// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "04/24/2020 13:00:39"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module video_processor (
	clk_FPGA,
	clk_en,
	reset,
	dataA,
	dataB,
	R,
	G,
	B,
	out_printtingScreen,
	out_hsync,
	out_vsync);
input 	reg clk_FPGA ;
input 	reg clk_en ;
input 	reg reset ;
input 	reg [31:0] dataA ;
input 	reg [31:0] dataB ;
output 	reg [2:0] R ;
output 	reg [2:0] G ;
output 	reg [2:0] B ;
output 	reg out_printtingScreen ;
output 	reg out_hsync ;
output 	reg out_vsync ;

// Design Ports Information
// dataA[14]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[15]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[16]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[17]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[18]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[19]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[20]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[21]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[22]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[23]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[24]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[25]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[26]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[27]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[28]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[29]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[30]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[31]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[28]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[29]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[30]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[31]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[0]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_printtingScreen	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_hsync	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_vsync	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_FPGA	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[0]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_en	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[2]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[3]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[1]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[13]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[4]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[5]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[6]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[7]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[8]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[9]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[10]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[11]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[12]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[1]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[3]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[5]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[6]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[7]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[8]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[27]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[17]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[26]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[16]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[25]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[15]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[24]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[14]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[23]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[13]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[22]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[12]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[21]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[11]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[20]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[9]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[18]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[10]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[19]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ConsoleFPGA_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \dataA[14]~input_o ;
wire \dataA[15]~input_o ;
wire \dataA[16]~input_o ;
wire \dataA[17]~input_o ;
wire \dataA[18]~input_o ;
wire \dataA[19]~input_o ;
wire \dataA[20]~input_o ;
wire \dataA[21]~input_o ;
wire \dataA[22]~input_o ;
wire \dataA[23]~input_o ;
wire \dataA[24]~input_o ;
wire \dataA[25]~input_o ;
wire \dataA[26]~input_o ;
wire \dataA[27]~input_o ;
wire \dataA[28]~input_o ;
wire \dataA[29]~input_o ;
wire \dataA[30]~input_o ;
wire \dataA[31]~input_o ;
wire \dataB[28]~input_o ;
wire \dataB[29]~input_o ;
wire \dataB[30]~input_o ;
wire \dataB[31]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk_FPGA~input_o ;
wire \clock_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \VGA_sync_inst|Add0~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \VGA_sync_inst|Add0~1 ;
wire \VGA_sync_inst|Add0~2_combout ;
wire \VGA_sync_inst|Add0~3 ;
wire \VGA_sync_inst|Add0~4_combout ;
wire \VGA_sync_inst|Add0~5 ;
wire \VGA_sync_inst|Add0~6_combout ;
wire \VGA_sync_inst|Add0~7 ;
wire \VGA_sync_inst|Add0~8_combout ;
wire \VGA_sync_inst|Add0~9 ;
wire \VGA_sync_inst|Add0~10_combout ;
wire \VGA_sync_inst|Add0~11 ;
wire \VGA_sync_inst|Add0~12_combout ;
wire \VGA_sync_inst|Add0~13 ;
wire \VGA_sync_inst|Add0~14_combout ;
wire \VGA_sync_inst|Add0~15 ;
wire \VGA_sync_inst|Add0~16_combout ;
wire \VGA_sync_inst|pixel_x~0_combout ;
wire \VGA_sync_inst|Add0~17 ;
wire \VGA_sync_inst|Add0~18_combout ;
wire \VGA_sync_inst|pixel_x~1_combout ;
wire \VGA_sync_inst|Equal0~0_combout ;
wire \VGA_sync_inst|Equal4~0_combout ;
wire \VGA_sync_inst|Equal4~1_combout ;
wire \VGA_sync_inst|pixel_x~2_combout ;
wire \full_print_module_inst|printModule_inst|state.AGUARDO_2~q ;
wire \VGA_sync_inst|pixel_y[0]~24_combout ;
wire \VGA_sync_inst|pixel_y[1]~8_combout ;
wire \VGA_sync_inst|pixel_y[1]~9 ;
wire \VGA_sync_inst|pixel_y[2]~10_combout ;
wire \VGA_sync_inst|pixel_y[2]~11 ;
wire \VGA_sync_inst|pixel_y[3]~12_combout ;
wire \VGA_sync_inst|pixel_y[3]~13 ;
wire \VGA_sync_inst|pixel_y[4]~14_combout ;
wire \VGA_sync_inst|pixel_y[4]~15 ;
wire \VGA_sync_inst|pixel_y[5]~16_combout ;
wire \VGA_sync_inst|pixel_y[5]~17 ;
wire \VGA_sync_inst|pixel_y[6]~18_combout ;
wire \VGA_sync_inst|pixel_y[6]~19 ;
wire \VGA_sync_inst|pixel_y[7]~20_combout ;
wire \VGA_sync_inst|pixel_y[7]~21 ;
wire \VGA_sync_inst|pixel_y[8]~22_combout ;
wire \VGA_sync_inst|LessThan1~0_combout ;
wire \VGA_sync_inst|video_enable~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|WideOr3~7_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|WideOr4~3_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|WideOr4~9_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|WideOr3~8_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|WideOr0~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Decoder0~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Decoder0~1_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|WideOr0~1_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|WideOr2~9_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|WideOr2~8_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|WideOr1~9_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|WideOr1~8_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|WideOr5~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|out_count_finished~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|out_count_finished~q ;
wire \full_print_module_inst|printModule_inst|Selector0~0_combout ;
wire \full_print_module_inst|printModule_inst|Selector0~1_combout ;
wire \full_print_module_inst|printModule_inst|state.RECEBE~q ;
wire \full_print_module_inst|printModule_inst|next.PROCESSA~0_combout ;
wire \full_print_module_inst|printModule_inst|state.PROCESSA~q ;
wire \full_print_module_inst|printModule_inst|Selector1~1_combout ;
wire \full_print_module_inst|printModule_inst|state.SPRITE~q ;
wire \full_print_module_inst|printModule_inst|out_memory_address~0_combout ;
wire \full_print_module_inst|printModule_inst|out_check_value[15]~feeder_combout ;
wire \full_print_module_inst|printModule_inst|out_check_value[13]~feeder_combout ;
wire \registerFile_inst|always1~2_combout ;
wire \registerFile_inst|always1~3_combout ;
wire \full_print_module_inst|printModule_inst|out_check_value[5]~feeder_combout ;
wire \registerFile_inst|always1~0_combout ;
wire \full_print_module_inst|printModule_inst|out_check_value[10]~feeder_combout ;
wire \full_print_module_inst|printModule_inst|out_check_value[11]~feeder_combout ;
wire \full_print_module_inst|printModule_inst|out_check_value[9]~feeder_combout ;
wire \registerFile_inst|always1~1_combout ;
wire \registerFile_inst|always1~4_combout ;
wire \dataA[1]~input_o ;
wire \dataB[27]~input_o ;
wire \clk_en~input_o ;
wire \controlUnit_inst|state.PRONTO~q ;
wire \full_print_module_inst|printModule_inst|out_printtingScreen~feeder_combout ;
wire \full_print_module_inst|printModule_inst|out_printtingScreen~q ;
wire \full_print_module_inst|printtingScreen~q ;
wire \controlUnit_inst|Selector2~0_combout ;
wire \controlUnit_inst|state.HABILITAR_IMPRESSAO~feeder_combout ;
wire \controlUnit_inst|state.HABILITAR_IMPRESSAO~q ;
wire \decorderInstruction_inst|opcode[1]~1_combout ;
wire \dataA[0]~input_o ;
wire \decorderInstruction_inst|opcode[0]~0_combout ;
wire \controlUnit_inst|Selector3~1_combout ;
wire \controlUnit_inst|memory_wr~q ;
wire \registerFile_inst|success~0_combout ;
wire \controlUnit_inst|register_wr~0_combout ;
wire \controlUnit_inst|register_wr~q ;
wire \registerFile_inst|Equal0~0_combout ;
wire \registerFile_inst|success~q ;
wire \controlUnit_inst|Selector3~0_combout ;
wire \controlUnit_inst|Selector3~2_combout ;
wire \controlUnit_inst|state.ESCRITA_NA_MEMORIA~feeder_combout ;
wire \controlUnit_inst|state.ESCRITA_NA_MEMORIA~q ;
wire \controlUnit_inst|Selector1~2_combout ;
wire \controlUnit_inst|Selector1~3_combout ;
wire \controlUnit_inst|state.ESCREVER_NO_BANCO~q ;
wire \controlUnit_inst|Selector0~1_combout ;
wire \controlUnit_inst|Selector0~0_combout ;
wire \controlUnit_inst|Selector0~2_combout ;
wire \controlUnit_inst|new_instruction~feeder_combout ;
wire \controlUnit_inst|new_instruction~q ;
wire \dataA[3]~input_o ;
wire \dataA[2]~input_o ;
wire \decorderInstruction_inst|register[0]~0_combout ;
wire \decorderInstruction_inst|data[27]~9_combout ;
wire \controlUnit_inst|selectorAddress~0_combout ;
wire \controlUnit_inst|selectorAddress~q ;
wire \registerFile_inst|Equal1~0_combout ;
wire \registerFile_inst|reg8~0_combout ;
wire \registerFile_inst|reg24[9]~feeder_combout ;
wire \dataA[8]~input_o ;
wire \dataA[4]~input_o ;
wire \decorderInstruction_inst|register[4]~6_combout ;
wire \registerFile_inst|Decoder0~32_combout ;
wire \registerFile_inst|Decoder0~33_combout ;
wire \dataA[5]~input_o ;
wire \decorderInstruction_inst|register[1]~3_combout ;
wire \decorderInstruction_inst|register[0]~2_combout ;
wire \registerFile_inst|Decoder0~34_combout ;
wire \dataA[7]~input_o ;
wire \decorderInstruction_inst|register[3]~5_combout ;
wire \dataA[6]~input_o ;
wire \decorderInstruction_inst|register[2]~4_combout ;
wire \registerFile_inst|Decoder0~74_combout ;
wire \registerFile_inst|always1~6_combout ;
wire \registerFile_inst|always1~5_combout ;
wire \registerFile_inst|always1~90_combout ;
wire \registerFile_inst|always1~81_combout ;
wire \registerFile_inst|always1~91_combout ;
wire \registerFile_inst|Decoder0~38_combout ;
wire \demultiplexador_inst_address|out2[2]~1_combout ;
wire \registerFile_inst|Decoder0~61_combout ;
wire \demultiplexador_inst_address|out2[3]~0_combout ;
wire \registerFile_inst|Decoder0~62_combout ;
wire \registerFile_inst|always1~13_combout ;
wire \registerFile_inst|always1~58_combout ;
wire \registerFile_inst|always1~14_combout ;
wire \registerFile_inst|always1~59_combout ;
wire \registerFile_inst|reg17[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~59_combout ;
wire \registerFile_inst|Decoder0~35_combout ;
wire \registerFile_inst|Decoder0~63_combout ;
wire \registerFile_inst|always1~60_combout ;
wire \registerFile_inst|always1~61_combout ;
wire \registerFile_inst|always1~62_combout ;
wire \registerFile_inst|out_readData[0]~14_combout ;
wire \registerFile_inst|always1~54_combout ;
wire \registerFile_inst|reg21[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~60_combout ;
wire \registerFile_inst|out_readData[0]~12_combout ;
wire \registerFile_inst|always1~53_combout ;
wire \registerFile_inst|reg20[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~75_combout ;
wire \registerFile_inst|always1~56_combout ;
wire \registerFile_inst|always1~55_combout ;
wire \registerFile_inst|always1~57_combout ;
wire \registerFile_inst|out_readData[0]~13_combout ;
wire \registerFile_inst|reg23[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~64_combout ;
wire \registerFile_inst|always1~63_combout ;
wire \registerFile_inst|always1~64_combout ;
wire \registerFile_inst|always1~65_combout ;
wire \registerFile_inst|Decoder0~65_combout ;
wire \registerFile_inst|always1~66_combout ;
wire \registerFile_inst|always1~67_combout ;
wire \registerFile_inst|always1~68_combout ;
wire \registerFile_inst|Decoder0~43_combout ;
wire \demultiplexador_inst_address|out2[0]~2_combout ;
wire \demultiplexador_inst_address|out2[1]~3_combout ;
wire \registerFile_inst|Decoder0~58_combout ;
wire \registerFile_inst|always1~51_combout ;
wire \registerFile_inst|always1~50_combout ;
wire \registerFile_inst|always1~52_combout ;
wire \registerFile_inst|Decoder0~66_combout ;
wire \registerFile_inst|always1~69_combout ;
wire \registerFile_inst|always1~70_combout ;
wire \registerFile_inst|always1~71_combout ;
wire \registerFile_inst|reg16[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~76_combout ;
wire \registerFile_inst|always1~72_combout ;
wire \registerFile_inst|always1~73_combout ;
wire \registerFile_inst|always1~74_combout ;
wire \registerFile_inst|out_readData[0]~15_combout ;
wire \registerFile_inst|out_readData[0]~16_combout ;
wire \registerFile_inst|reg12[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~45_combout ;
wire \registerFile_inst|always1~23_combout ;
wire \registerFile_inst|always1~24_combout ;
wire \registerFile_inst|Decoder0~36_combout ;
wire \registerFile_inst|Decoder0~42_combout ;
wire \registerFile_inst|always1~17_combout ;
wire \registerFile_inst|always1~18_combout ;
wire \registerFile_inst|always1~19_combout ;
wire \registerFile_inst|out_readData[0]~2_combout ;
wire \registerFile_inst|Decoder0~44_combout ;
wire \registerFile_inst|always1~20_combout ;
wire \registerFile_inst|always1~21_combout ;
wire \registerFile_inst|always1~22_combout ;
wire \registerFile_inst|reg14[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~46_combout ;
wire \registerFile_inst|always1~44_combout ;
wire \registerFile_inst|always1~45_combout ;
wire \registerFile_inst|always1~46_combout ;
wire \registerFile_inst|reg7[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~47_combout ;
wire \registerFile_inst|Decoder0~48_combout ;
wire \registerFile_inst|always1~48_combout ;
wire \registerFile_inst|always1~47_combout ;
wire \registerFile_inst|always1~49_combout ;
wire \registerFile_inst|Decoder0~39_combout ;
wire \registerFile_inst|always1~11_combout ;
wire \registerFile_inst|always1~10_combout ;
wire \registerFile_inst|always1~12_combout ;
wire \registerFile_inst|out_readData[0]~8_combout ;
wire \registerFile_inst|reg9[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~40_combout ;
wire \registerFile_inst|Decoder0~41_combout ;
wire \registerFile_inst|always1~15_combout ;
wire \registerFile_inst|always1~16_combout ;
wire \registerFile_inst|reg8[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~37_combout ;
wire \registerFile_inst|always1~8_combout ;
wire \registerFile_inst|always1~7_combout ;
wire \registerFile_inst|always1~9_combout ;
wire \registerFile_inst|out_readData[0]~3_combout ;
wire \registerFile_inst|reg2[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~54_combout ;
wire \demultiplexador_inst_address|out2[4]~4_combout ;
wire \registerFile_inst|Decoder0~57_combout ;
wire \registerFile_inst|always1~41_combout ;
wire \registerFile_inst|always1~42_combout ;
wire \registerFile_inst|always1~43_combout ;
wire \registerFile_inst|reg6[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~55_combout ;
wire \registerFile_inst|always1~35_combout ;
wire \registerFile_inst|always1~36_combout ;
wire \registerFile_inst|always1~37_combout ;
wire \registerFile_inst|reg5[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~56_combout ;
wire \registerFile_inst|always1~39_combout ;
wire \registerFile_inst|always1~38_combout ;
wire \registerFile_inst|always1~40_combout ;
wire \registerFile_inst|out_readData[0]~6_combout ;
wire \registerFile_inst|Decoder0~50_combout ;
wire \registerFile_inst|Decoder0~52_combout ;
wire \registerFile_inst|always1~30_combout ;
wire \registerFile_inst|always1~31_combout ;
wire \registerFile_inst|reg3[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~53_combout ;
wire \registerFile_inst|always1~33_combout ;
wire \registerFile_inst|always1~32_combout ;
wire \registerFile_inst|always1~34_combout ;
wire \registerFile_inst|out_readData[0]~5_combout ;
wire \registerFile_inst|Decoder0~51_combout ;
wire \registerFile_inst|always1~28_combout ;
wire \registerFile_inst|always1~27_combout ;
wire \registerFile_inst|always1~29_combout ;
wire \registerFile_inst|Decoder0~49_combout ;
wire \registerFile_inst|always1~25_combout ;
wire \registerFile_inst|always1~26_combout ;
wire \registerFile_inst|out_readData[0]~4_combout ;
wire \registerFile_inst|out_readData[0]~7_combout ;
wire \registerFile_inst|out_readData[0]~27_combout ;
wire \registerFile_inst|out_readData[0]~30_combout ;
wire \registerFile_inst|out_readData[0]~1_combout ;
wire \registerFile_inst|readData[9]~0_combout ;
wire \registerFile_inst|readData[9]~1_combout ;
wire \registerFile_inst|out_readData[0]~0_combout ;
wire \registerFile_inst|readData[9]~2_combout ;
wire \registerFile_inst|readData[9]~3_combout ;
wire \registerFile_inst|out_readData[0]~9_combout ;
wire \registerFile_inst|out_readData[0]~28_combout ;
wire \registerFile_inst|out_readData[0]~29_combout ;
wire \registerFile_inst|out_readData[0]~17_combout ;
wire \registerFile_inst|Decoder0~67_combout ;
wire \registerFile_inst|Decoder0~68_combout ;
wire \registerFile_inst|always1~75_combout ;
wire \registerFile_inst|always1~76_combout ;
wire \registerFile_inst|always1~77_combout ;
wire \registerFile_inst|Decoder0~70_combout ;
wire \registerFile_inst|always1~80_combout ;
wire \registerFile_inst|always1~82_combout ;
wire \registerFile_inst|reg26[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~69_combout ;
wire \registerFile_inst|always1~78_combout ;
wire \registerFile_inst|always1~79_combout ;
wire \registerFile_inst|out_readData[0]~21_combout ;
wire \registerFile_inst|out_readData[0]~26_combout ;
wire \registerFile_inst|Decoder0~73_combout ;
wire \registerFile_inst|out_readData[0]~22_combout ;
wire \registerFile_inst|Decoder0~77_combout ;
wire \registerFile_inst|always1~84_combout ;
wire \registerFile_inst|always1~83_combout ;
wire \registerFile_inst|always1~85_combout ;
wire \registerFile_inst|out_readData[0]~23_combout ;
wire \registerFile_inst|reg30[9]~feeder_combout ;
wire \registerFile_inst|Decoder0~72_combout ;
wire \registerFile_inst|always1~86_combout ;
wire \registerFile_inst|always1~87_combout ;
wire \registerFile_inst|out_readData[0]~24_combout ;
wire \registerFile_inst|Decoder0~71_combout ;
wire \registerFile_inst|always1~88_combout ;
wire \registerFile_inst|always1~89_combout ;
wire \registerFile_inst|out_readData[0]~25_combout ;
wire \registerFile_inst|readData[9]~13_combout ;
wire \registerFile_inst|readData[9]~14_combout ;
wire \registerFile_inst|readData[9]~15_combout ;
wire \registerFile_inst|readData[9]~16_combout ;
wire \registerFile_inst|out_readData[0]~19_combout ;
wire \registerFile_inst|out_readData[0]~20_combout ;
wire \registerFile_inst|readData[9]~8_combout ;
wire \registerFile_inst|readData[9]~9_combout ;
wire \registerFile_inst|readData[9]~10_combout ;
wire \registerFile_inst|readData[9]~11_combout ;
wire \registerFile_inst|out_readData[0]~18_combout ;
wire \registerFile_inst|readData[9]~12_combout ;
wire \registerFile_inst|readData[9]~17_combout ;
wire \registerFile_inst|out_readData[0]~10_combout ;
wire \registerFile_inst|out_readData[0]~11_combout ;
wire \registerFile_inst|readData[9]~4_combout ;
wire \registerFile_inst|readData[9]~5_combout ;
wire \registerFile_inst|readData[9]~6_combout ;
wire \registerFile_inst|readData[9]~7_combout ;
wire \registerFile_inst|readData[9]~18_combout ;
wire \registerFile_inst|readData[9]~19_combout ;
wire \registerFile_inst|readData[9]~20_combout ;
wire \dataB[6]~input_o ;
wire \decorderInstruction_inst|data[6]~6_combout ;
wire \dataB[24]~input_o ;
wire \decorderInstruction_inst|data[24]~15_combout ;
wire \dataB[15]~input_o ;
wire \decorderInstruction_inst|data[15]~14_combout ;
wire \registerFile_inst|reg9~4_combout ;
wire \registerFile_inst|reg9~5_combout ;
wire \registerFile_inst|reg24[6]~feeder_combout ;
wire \registerFile_inst|reg25[6]~feeder_combout ;
wire \registerFile_inst|readData[6]~78_combout ;
wire \registerFile_inst|reg28[6]~feeder_combout ;
wire \registerFile_inst|readData[6]~76_combout ;
wire \registerFile_inst|reg30[6]~feeder_combout ;
wire \registerFile_inst|readData[6]~77_combout ;
wire \registerFile_inst|readData[6]~79_combout ;
wire \registerFile_inst|reg17[6]~feeder_combout ;
wire \registerFile_inst|readData[6]~73_combout ;
wire \registerFile_inst|reg23[6]~feeder_combout ;
wire \registerFile_inst|reg20[6]~feeder_combout ;
wire \registerFile_inst|readData[6]~71_combout ;
wire \registerFile_inst|readData[6]~72_combout ;
wire \registerFile_inst|readData[6]~74_combout ;
wire \registerFile_inst|readData[6]~75_combout ;
wire \registerFile_inst|readData[6]~80_combout ;
wire \registerFile_inst|reg0[6]~feeder_combout ;
wire \registerFile_inst|readData[6]~69_combout ;
wire \registerFile_inst|reg5[6]~feeder_combout ;
wire \registerFile_inst|readData[6]~67_combout ;
wire \registerFile_inst|readData[6]~68_combout ;
wire \registerFile_inst|readData[6]~70_combout ;
wire \registerFile_inst|readData[6]~81_combout ;
wire \registerFile_inst|reg8[6]~feeder_combout ;
wire \registerFile_inst|readData[6]~65_combout ;
wire \registerFile_inst|reg11[6]~feeder_combout ;
wire \registerFile_inst|readData[6]~63_combout ;
wire \registerFile_inst|reg13[6]~feeder_combout ;
wire \registerFile_inst|readData[6]~64_combout ;
wire \registerFile_inst|readData[6]~66_combout ;
wire \registerFile_inst|readData[6]~82_combout ;
wire \registerFile_inst|readData[6]~83_combout ;
wire \dataB[7]~input_o ;
wire \decorderInstruction_inst|data[7]~7_combout ;
wire \dataB[16]~input_o ;
wire \decorderInstruction_inst|data[16]~12_combout ;
wire \dataB[25]~input_o ;
wire \decorderInstruction_inst|data[25]~13_combout ;
wire \registerFile_inst|reg9~2_combout ;
wire \registerFile_inst|reg9~3_combout ;
wire \registerFile_inst|reg24[7]~feeder_combout ;
wire \registerFile_inst|reg10[7]~feeder_combout ;
wire \registerFile_inst|reg8[7]~feeder_combout ;
wire \registerFile_inst|reg11[7]~feeder_combout ;
wire \registerFile_inst|reg14[7]~feeder_combout ;
wire \registerFile_inst|readData[7]~42_combout ;
wire \registerFile_inst|readData[7]~43_combout ;
wire \registerFile_inst|readData[7]~44_combout ;
wire \registerFile_inst|readData[7]~45_combout ;
wire \registerFile_inst|reg3[7]~feeder_combout ;
wire \registerFile_inst|reg6[7]~feeder_combout ;
wire \registerFile_inst|readData[7]~46_combout ;
wire \registerFile_inst|readData[7]~47_combout ;
wire \registerFile_inst|readData[7]~48_combout ;
wire \registerFile_inst|reg0[7]~feeder_combout ;
wire \registerFile_inst|readData[7]~49_combout ;
wire \registerFile_inst|reg28[7]~feeder_combout ;
wire \registerFile_inst|readData[7]~55_combout ;
wire \registerFile_inst|readData[7]~56_combout ;
wire \registerFile_inst|readData[7]~57_combout ;
wire \registerFile_inst|readData[7]~58_combout ;
wire \registerFile_inst|reg17[7]~feeder_combout ;
wire \registerFile_inst|reg20[7]~feeder_combout ;
wire \registerFile_inst|reg23[7]~feeder_combout ;
wire \registerFile_inst|readData[7]~50_combout ;
wire \registerFile_inst|readData[7]~51_combout ;
wire \registerFile_inst|readData[7]~52_combout ;
wire \registerFile_inst|readData[7]~53_combout ;
wire \registerFile_inst|readData[7]~54_combout ;
wire \registerFile_inst|readData[7]~59_combout ;
wire \registerFile_inst|readData[7]~60_combout ;
wire \registerFile_inst|readData[7]~61_combout ;
wire \registerFile_inst|readData[7]~62_combout ;
wire \dataB[17]~input_o ;
wire \decorderInstruction_inst|data[17]~10_combout ;
wire \dataB[26]~input_o ;
wire \decorderInstruction_inst|data[26]~11_combout ;
wire \registerFile_inst|reg9~0_combout ;
wire \dataB[8]~input_o ;
wire \decorderInstruction_inst|data[8]~8_combout ;
wire \registerFile_inst|reg9~1_combout ;
wire \registerFile_inst|reg24[8]~feeder_combout ;
wire \registerFile_inst|reg8[8]~feeder_combout ;
wire \registerFile_inst|readData[8]~23_combout ;
wire \registerFile_inst|reg13[8]~feeder_combout ;
wire \registerFile_inst|reg11[8]~feeder_combout ;
wire \registerFile_inst|readData[8]~21_combout ;
wire \registerFile_inst|readData[8]~22_combout ;
wire \registerFile_inst|readData[8]~24_combout ;
wire \registerFile_inst|reg30[8]~feeder_combout ;
wire \registerFile_inst|reg28[8]~feeder_combout ;
wire \registerFile_inst|readData[8]~34_combout ;
wire \registerFile_inst|readData[8]~35_combout ;
wire \registerFile_inst|reg25[8]~feeder_combout ;
wire \registerFile_inst|readData[8]~36_combout ;
wire \registerFile_inst|readData[8]~37_combout ;
wire \registerFile_inst|reg23[8]~feeder_combout ;
wire \registerFile_inst|reg20[8]~feeder_combout ;
wire \registerFile_inst|readData[8]~29_combout ;
wire \registerFile_inst|readData[8]~30_combout ;
wire \registerFile_inst|reg17[8]~feeder_combout ;
wire \registerFile_inst|readData[8]~31_combout ;
wire \registerFile_inst|readData[8]~32_combout ;
wire \registerFile_inst|readData[8]~33_combout ;
wire \registerFile_inst|readData[8]~38_combout ;
wire \registerFile_inst|reg5[8]~feeder_combout ;
wire \registerFile_inst|reg3[8]~feeder_combout ;
wire \registerFile_inst|readData[8]~25_combout ;
wire \registerFile_inst|readData[8]~26_combout ;
wire \registerFile_inst|reg0[8]~feeder_combout ;
wire \registerFile_inst|readData[8]~27_combout ;
wire \registerFile_inst|readData[8]~28_combout ;
wire \registerFile_inst|readData[8]~39_combout ;
wire \registerFile_inst|readData[8]~40_combout ;
wire \registerFile_inst|readData[8]~41_combout ;
wire \full_print_module_inst|printModule_inst|Equal0~0_combout ;
wire \dataB[19]~input_o ;
wire \decorderInstruction_inst|data[19]~27_combout ;
wire \dataB[10]~input_o ;
wire \decorderInstruction_inst|data[10]~26_combout ;
wire \registerFile_inst|reg9~16_combout ;
wire \dataB[1]~input_o ;
wire \decorderInstruction_inst|data[1]~1_combout ;
wire \registerFile_inst|reg9~17_combout ;
wire \registerFile_inst|reg24[1]~feeder_combout ;
wire \registerFile_inst|reg10[1]~feeder_combout ;
wire \registerFile_inst|reg11[1]~feeder_combout ;
wire \registerFile_inst|reg14[1]~feeder_combout ;
wire \registerFile_inst|readData[1]~189_combout ;
wire \registerFile_inst|readData[1]~190_combout ;
wire \registerFile_inst|readData[1]~191_combout ;
wire \registerFile_inst|readData[1]~192_combout ;
wire \registerFile_inst|reg6[1]~feeder_combout ;
wire \registerFile_inst|readData[1]~193_combout ;
wire \registerFile_inst|reg3[1]~feeder_combout ;
wire \registerFile_inst|readData[1]~194_combout ;
wire \registerFile_inst|readData[1]~195_combout ;
wire \registerFile_inst|reg0[1]~feeder_combout ;
wire \registerFile_inst|readData[1]~196_combout ;
wire \registerFile_inst|reg28[1]~feeder_combout ;
wire \registerFile_inst|readData[1]~202_combout ;
wire \registerFile_inst|reg30[1]~feeder_combout ;
wire \registerFile_inst|readData[1]~203_combout ;
wire \registerFile_inst|readData[1]~204_combout ;
wire \registerFile_inst|readData[1]~205_combout ;
wire \registerFile_inst|reg17[1]~feeder_combout ;
wire \registerFile_inst|reg20[1]~feeder_combout ;
wire \registerFile_inst|reg23[1]~feeder_combout ;
wire \registerFile_inst|readData[1]~197_combout ;
wire \registerFile_inst|readData[1]~198_combout ;
wire \registerFile_inst|readData[1]~199_combout ;
wire \registerFile_inst|readData[1]~200_combout ;
wire \registerFile_inst|readData[1]~201_combout ;
wire \registerFile_inst|readData[1]~206_combout ;
wire \registerFile_inst|readData[1]~207_combout ;
wire \registerFile_inst|readData[1]~208_combout ;
wire \registerFile_inst|readData[1]~209_combout ;
wire \dataB[9]~input_o ;
wire \decorderInstruction_inst|data[9]~24_combout ;
wire \dataB[18]~input_o ;
wire \decorderInstruction_inst|data[18]~25_combout ;
wire \registerFile_inst|reg9~14_combout ;
wire \dataB[0]~input_o ;
wire \decorderInstruction_inst|data[0]~0_combout ;
wire \registerFile_inst|reg9~15_combout ;
wire \registerFile_inst|reg8[0]~feeder_combout ;
wire \registerFile_inst|readData[0]~170_combout ;
wire \registerFile_inst|reg13[0]~feeder_combout ;
wire \registerFile_inst|reg11[0]~feeder_combout ;
wire \registerFile_inst|readData[0]~168_combout ;
wire \registerFile_inst|readData[0]~169_combout ;
wire \registerFile_inst|readData[0]~171_combout ;
wire \registerFile_inst|reg0[0]~feeder_combout ;
wire \registerFile_inst|readData[0]~174_combout ;
wire \registerFile_inst|reg3[0]~feeder_combout ;
wire \registerFile_inst|readData[0]~172_combout ;
wire \registerFile_inst|readData[0]~173_combout ;
wire \registerFile_inst|readData[0]~175_combout ;
wire \registerFile_inst|reg25[0]~feeder_combout ;
wire \registerFile_inst|readData[0]~183_combout ;
wire \registerFile_inst|reg31[0]~feeder_combout ;
wire \registerFile_inst|reg28[0]~feeder_combout ;
wire \registerFile_inst|readData[0]~181_combout ;
wire \registerFile_inst|readData[0]~182_combout ;
wire \registerFile_inst|readData[0]~184_combout ;
wire \registerFile_inst|reg17[0]~feeder_combout ;
wire \registerFile_inst|readData[0]~178_combout ;
wire \registerFile_inst|reg23[0]~feeder_combout ;
wire \registerFile_inst|reg20[0]~feeder_combout ;
wire \registerFile_inst|readData[0]~176_combout ;
wire \registerFile_inst|readData[0]~177_combout ;
wire \registerFile_inst|readData[0]~179_combout ;
wire \registerFile_inst|readData[0]~180_combout ;
wire \registerFile_inst|readData[0]~185_combout ;
wire \registerFile_inst|readData[0]~186_combout ;
wire \registerFile_inst|readData[0]~187_combout ;
wire \registerFile_inst|reg24[0]~feeder_combout ;
wire \registerFile_inst|readData[0]~188_combout ;
wire \dataB[4]~input_o ;
wire \decorderInstruction_inst|data[4]~4_combout ;
wire \dataB[13]~input_o ;
wire \decorderInstruction_inst|data[13]~18_combout ;
wire \dataB[22]~input_o ;
wire \decorderInstruction_inst|data[22]~19_combout ;
wire \registerFile_inst|reg9~8_combout ;
wire \registerFile_inst|reg9~9_combout ;
wire \registerFile_inst|reg5[4]~feeder_combout ;
wire \registerFile_inst|reg3[4]~feeder_combout ;
wire \registerFile_inst|readData[4]~109_combout ;
wire \registerFile_inst|readData[4]~110_combout ;
wire \registerFile_inst|reg0[4]~feeder_combout ;
wire \registerFile_inst|readData[4]~111_combout ;
wire \registerFile_inst|readData[4]~112_combout ;
wire \registerFile_inst|reg17[4]~feeder_combout ;
wire \registerFile_inst|readData[4]~115_combout ;
wire \registerFile_inst|reg23[4]~feeder_combout ;
wire \registerFile_inst|reg20[4]~feeder_combout ;
wire \registerFile_inst|readData[4]~113_combout ;
wire \registerFile_inst|readData[4]~114_combout ;
wire \registerFile_inst|readData[4]~116_combout ;
wire \registerFile_inst|readData[4]~117_combout ;
wire \registerFile_inst|reg25[4]~feeder_combout ;
wire \registerFile_inst|readData[4]~120_combout ;
wire \registerFile_inst|reg30[4]~feeder_combout ;
wire \registerFile_inst|reg28[4]~feeder_combout ;
wire \registerFile_inst|readData[4]~118_combout ;
wire \registerFile_inst|readData[4]~119_combout ;
wire \registerFile_inst|readData[4]~121_combout ;
wire \registerFile_inst|readData[4]~122_combout ;
wire \registerFile_inst|readData[4]~123_combout ;
wire \registerFile_inst|reg8[4]~feeder_combout ;
wire \registerFile_inst|readData[4]~107_combout ;
wire \registerFile_inst|reg13[4]~feeder_combout ;
wire \registerFile_inst|reg11[4]~feeder_combout ;
wire \registerFile_inst|readData[4]~105_combout ;
wire \registerFile_inst|readData[4]~106_combout ;
wire \registerFile_inst|readData[4]~108_combout ;
wire \registerFile_inst|readData[4]~124_combout ;
wire \registerFile_inst|reg24[4]~feeder_combout ;
wire \registerFile_inst|readData[4]~125_combout ;
wire \dataB[5]~input_o ;
wire \decorderInstruction_inst|data[5]~5_combout ;
wire \dataB[14]~input_o ;
wire \decorderInstruction_inst|data[14]~16_combout ;
wire \dataB[23]~input_o ;
wire \decorderInstruction_inst|data[23]~17_combout ;
wire \registerFile_inst|reg9~6_combout ;
wire \registerFile_inst|reg9~7_combout ;
wire \registerFile_inst|reg24[5]~feeder_combout ;
wire \registerFile_inst|reg10[5]~feeder_combout ;
wire \registerFile_inst|reg11[5]~feeder_combout ;
wire \registerFile_inst|reg14[5]~feeder_combout ;
wire \registerFile_inst|readData[5]~84_combout ;
wire \registerFile_inst|readData[5]~85_combout ;
wire \registerFile_inst|readData[5]~86_combout ;
wire \registerFile_inst|readData[5]~87_combout ;
wire \registerFile_inst|reg0[5]~feeder_combout ;
wire \registerFile_inst|reg6[5]~feeder_combout ;
wire \registerFile_inst|readData[5]~88_combout ;
wire \registerFile_inst|reg3[5]~feeder_combout ;
wire \registerFile_inst|readData[5]~89_combout ;
wire \registerFile_inst|readData[5]~90_combout ;
wire \registerFile_inst|readData[5]~91_combout ;
wire \registerFile_inst|reg28[5]~feeder_combout ;
wire \registerFile_inst|readData[5]~97_combout ;
wire \registerFile_inst|reg30[5]~feeder_combout ;
wire \registerFile_inst|readData[5]~98_combout ;
wire \registerFile_inst|readData[5]~99_combout ;
wire \registerFile_inst|readData[5]~100_combout ;
wire \registerFile_inst|reg17[5]~feeder_combout ;
wire \registerFile_inst|reg20[5]~feeder_combout ;
wire \registerFile_inst|reg23[5]~feeder_combout ;
wire \registerFile_inst|readData[5]~92_combout ;
wire \registerFile_inst|readData[5]~93_combout ;
wire \registerFile_inst|readData[5]~94_combout ;
wire \registerFile_inst|readData[5]~95_combout ;
wire \registerFile_inst|readData[5]~96_combout ;
wire \registerFile_inst|readData[5]~101_combout ;
wire \registerFile_inst|readData[5]~102_combout ;
wire \registerFile_inst|readData[5]~103_combout ;
wire \registerFile_inst|readData[5]~104_combout ;
wire \dataB[11]~input_o ;
wire \decorderInstruction_inst|data[11]~22_combout ;
wire \dataB[20]~input_o ;
wire \decorderInstruction_inst|data[20]~23_combout ;
wire \registerFile_inst|reg9~12_combout ;
wire \dataB[2]~input_o ;
wire \decorderInstruction_inst|data[2]~2_combout ;
wire \registerFile_inst|reg9~13_combout ;
wire \registerFile_inst|reg24[2]~feeder_combout ;
wire \registerFile_inst|reg17[2]~feeder_combout ;
wire \registerFile_inst|readData[2]~157_combout ;
wire \registerFile_inst|reg20[2]~feeder_combout ;
wire \registerFile_inst|readData[2]~155_combout ;
wire \registerFile_inst|reg23[2]~feeder_combout ;
wire \registerFile_inst|readData[2]~156_combout ;
wire \registerFile_inst|readData[2]~158_combout ;
wire \registerFile_inst|readData[2]~159_combout ;
wire \registerFile_inst|reg25[2]~feeder_combout ;
wire \registerFile_inst|readData[2]~162_combout ;
wire \registerFile_inst|reg30[2]~feeder_combout ;
wire \registerFile_inst|reg28[2]~feeder_combout ;
wire \registerFile_inst|readData[2]~160_combout ;
wire \registerFile_inst|readData[2]~161_combout ;
wire \registerFile_inst|readData[2]~163_combout ;
wire \registerFile_inst|readData[2]~164_combout ;
wire \registerFile_inst|reg0[2]~feeder_combout ;
wire \registerFile_inst|readData[2]~153_combout ;
wire \registerFile_inst|reg5[2]~feeder_combout ;
wire \registerFile_inst|reg3[2]~feeder_combout ;
wire \registerFile_inst|readData[2]~151_combout ;
wire \registerFile_inst|readData[2]~152_combout ;
wire \registerFile_inst|readData[2]~154_combout ;
wire \registerFile_inst|readData[2]~165_combout ;
wire \registerFile_inst|reg8[2]~feeder_combout ;
wire \registerFile_inst|readData[2]~149_combout ;
wire \registerFile_inst|reg13[2]~feeder_combout ;
wire \registerFile_inst|reg11[2]~feeder_combout ;
wire \registerFile_inst|readData[2]~147_combout ;
wire \registerFile_inst|readData[2]~148_combout ;
wire \registerFile_inst|readData[2]~150_combout ;
wire \registerFile_inst|readData[2]~166_combout ;
wire \registerFile_inst|readData[2]~167_combout ;
wire \dataB[21]~input_o ;
wire \decorderInstruction_inst|data[21]~21_combout ;
wire \dataB[12]~input_o ;
wire \decorderInstruction_inst|data[12]~20_combout ;
wire \registerFile_inst|reg9~10_combout ;
wire \dataB[3]~input_o ;
wire \decorderInstruction_inst|data[3]~3_combout ;
wire \registerFile_inst|reg9~11_combout ;
wire \registerFile_inst|reg24[3]~feeder_combout ;
wire \registerFile_inst|reg10[3]~feeder_combout ;
wire \registerFile_inst|reg11[3]~feeder_combout ;
wire \registerFile_inst|reg14[3]~feeder_combout ;
wire \registerFile_inst|readData[3]~126_combout ;
wire \registerFile_inst|readData[3]~127_combout ;
wire \registerFile_inst|readData[3]~128_combout ;
wire \registerFile_inst|readData[3]~129_combout ;
wire \registerFile_inst|reg28[3]~feeder_combout ;
wire \registerFile_inst|readData[3]~139_combout ;
wire \registerFile_inst|reg30[3]~feeder_combout ;
wire \registerFile_inst|readData[3]~140_combout ;
wire \registerFile_inst|readData[3]~141_combout ;
wire \registerFile_inst|readData[3]~142_combout ;
wire \registerFile_inst|reg15[3]~feeder_combout ;
wire \registerFile_inst|reg17[3]~feeder_combout ;
wire \registerFile_inst|reg20[3]~feeder_combout ;
wire \registerFile_inst|reg23[3]~feeder_combout ;
wire \registerFile_inst|readData[3]~134_combout ;
wire \registerFile_inst|readData[3]~135_combout ;
wire \registerFile_inst|readData[3]~136_combout ;
wire \registerFile_inst|readData[3]~137_combout ;
wire \registerFile_inst|readData[3]~138_combout ;
wire \registerFile_inst|readData[3]~143_combout ;
wire \registerFile_inst|reg0[3]~feeder_combout ;
wire \registerFile_inst|reg6[3]~feeder_combout ;
wire \registerFile_inst|readData[3]~130_combout ;
wire \registerFile_inst|reg3[3]~feeder_combout ;
wire \registerFile_inst|readData[3]~131_combout ;
wire \registerFile_inst|readData[3]~132_combout ;
wire \registerFile_inst|readData[3]~133_combout ;
wire \registerFile_inst|readData[3]~144_combout ;
wire \registerFile_inst|readData[3]~145_combout ;
wire \registerFile_inst|readData[3]~146_combout ;
wire \full_print_module_inst|printModule_inst|Equal0~1_combout ;
wire \full_print_module_inst|printModule_inst|Equal0~2_combout ;
wire \full_print_module_inst|printModule_inst|next.AGUARDO~0_combout ;
wire \full_print_module_inst|printModule_inst|state.AGUARDO~q ;
wire \full_print_module_inst|printModule_inst|Selector35~0_combout ;
wire \full_print_module_inst|printModule_inst|Selector35~1_combout ;
wire \full_print_module_inst|printModule_inst|out_sprite_on~q ;
wire \full_print_module_inst|printModule_inst|Selector1~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][9]~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][12]~2_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][8]~1_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][11]~4_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][7]~3_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][10]~5_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][9]~6_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][8]~7_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][7]~8_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[4]~11 ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[5]~13 ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[6]~15 ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[7]~17 ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[8]~19 ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[9]~21 ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[10]~23 ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[11]~25 ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[12]~27 ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[13]~28_combout ;
wire \VGA_sync_inst|Equal0~1_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Equal0~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ;
wire \full_print_module_inst|multiplexador_inst|out[13]~0_combout ;
wire \dataA[13]~input_o ;
wire \decorderInstruction_inst|register[13]~1_combout ;
wire \multiplexador_inst|out[13]~0_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \demultiplexador_inst_data|out1[0]~0_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[0]~0_combout ;
wire \full_print_module_inst|multiplexador_inst|out[0]~1_combout ;
wire \multiplexador_inst|out[0]~1_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[1]~1_combout ;
wire \full_print_module_inst|multiplexador_inst|out[1]~2_combout ;
wire \multiplexador_inst|out[1]~2_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[2]~2_combout ;
wire \full_print_module_inst|multiplexador_inst|out[2]~3_combout ;
wire \multiplexador_inst|out[2]~3_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[3]~3_combout ;
wire \full_print_module_inst|multiplexador_inst|out[3]~4_combout ;
wire \multiplexador_inst|out[3]~4_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[4]~10_combout ;
wire \full_print_module_inst|multiplexador_inst|out[4]~5_combout ;
wire \multiplexador_inst|out[4]~5_combout ;
wire \decorderInstruction_inst|register[5]~7_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[5]~12_combout ;
wire \full_print_module_inst|multiplexador_inst|out[5]~6_combout ;
wire \multiplexador_inst|out[5]~6_combout ;
wire \decorderInstruction_inst|register[6]~8_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[6]~14_combout ;
wire \full_print_module_inst|multiplexador_inst|out[6]~7_combout ;
wire \multiplexador_inst|out[6]~7_combout ;
wire \decorderInstruction_inst|register[7]~9_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[7]~16_combout ;
wire \full_print_module_inst|multiplexador_inst|out[7]~8_combout ;
wire \multiplexador_inst|out[7]~8_combout ;
wire \decorderInstruction_inst|register[8]~10_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[8]~18_combout ;
wire \full_print_module_inst|multiplexador_inst|out[8]~9_combout ;
wire \multiplexador_inst|out[8]~9_combout ;
wire \dataA[9]~input_o ;
wire \decorderInstruction_inst|register[9]~11_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[9]~20_combout ;
wire \full_print_module_inst|multiplexador_inst|out[9]~10_combout ;
wire \multiplexador_inst|out[9]~10_combout ;
wire \dataA[10]~input_o ;
wire \decorderInstruction_inst|register[10]~12_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[10]~22_combout ;
wire \full_print_module_inst|multiplexador_inst|out[10]~11_combout ;
wire \multiplexador_inst|out[10]~11_combout ;
wire \dataA[11]~input_o ;
wire \decorderInstruction_inst|register[11]~13_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[11]~24_combout ;
wire \full_print_module_inst|multiplexador_inst|out[11]~12_combout ;
wire \multiplexador_inst|out[11]~12_combout ;
wire \full_print_module_inst|sprite_line_counter_inst|out_memory_address[12]~26_combout ;
wire \full_print_module_inst|multiplexador_inst|out[12]~13_combout ;
wire \dataA[12]~input_o ;
wire \decorderInstruction_inst|register[12]~14_combout ;
wire \multiplexador_inst|out[12]~13_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \processor_out_selector~combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \multiplexador_inst_color|out[0]~0_combout ;
wire \demultiplexador_inst_data|out1[1]~1_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \multiplexador_inst_color|out[1]~1_combout ;
wire \demultiplexador_inst_data|out1[2]~2_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \multiplexador_inst_color|out[2]~2_combout ;
wire \demultiplexador_inst_data|out1[3]~3_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \multiplexador_inst_color|out[3]~3_combout ;
wire \demultiplexador_inst_data|out1[4]~4_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \multiplexador_inst_color|out[4]~4_combout ;
wire \demultiplexador_inst_data|out1[5]~5_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \multiplexador_inst_color|out[5]~5_combout ;
wire \demultiplexador_inst_data|out1[6]~6_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \multiplexador_inst_color|out[6]~6_combout ;
wire \demultiplexador_inst_data|out1[7]~7_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \multiplexador_inst_color|out[7]~7_combout ;
wire \demultiplexador_inst_data|out1[8]~8_combout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \multiplexador_inst_color|out[8]~8_combout ;
wire \out_printtingScreen~reg0feeder_combout ;
wire \out_printtingScreen~reg0_q ;
wire \VGA_sync_inst|Equal1~0_combout ;
wire \VGA_sync_inst|Equal0~2_combout ;
wire \VGA_sync_inst|hsync~0_combout ;
wire \VGA_sync_inst|hsync~q ;
wire \VGA_sync_inst|always3~0_combout ;
wire \VGA_sync_inst|always3~1_combout ;
wire \VGA_sync_inst|vsync~0_combout ;
wire \VGA_sync_inst|vsync~q ;
wire [31:0] \registerFile_inst|reg28 ;
wire [31:0] \registerFile_inst|reg29 ;
wire [18:0] \full_print_module_inst|printModule_inst|out_check_value ;
wire [31:0] \registerFile_inst|reg9 ;
wire [31:0] \registerFile_inst|reg8 ;
wire [31:0] \registerFile_inst|reg24 ;
wire [31:0] \full_print_module_inst|printModule_inst|out_sprite_datas ;
wire [31:0] \registerFile_inst|reg10 ;
wire [1:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \controlUnit_inst|selectField ;
wire [31:0] \registerFile_inst|reg13 ;
wire [31:0] \registerFile_inst|out_readData ;
wire [31:0] \registerFile_inst|reg11 ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [31:0] \registerFile_inst|reg14 ;
wire [31:0] \registerFile_inst|reg26 ;
wire [13:0] \full_print_module_inst|memory_address ;
wire [31:0] \registerFile_inst|reg7 ;
wire [31:0] \registerFile_inst|reg27 ;
wire [4:0] \clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \registerFile_inst|reg12 ;
wire [4:0] \full_print_module_inst|sprite_line_counter_inst|state ;
wire [31:0] \registerFile_inst|reg1 ;
wire [13:0] \full_print_module_inst|sprite_line_counter_inst|out_memory_address ;
wire [31:0] \registerFile_inst|reg0 ;
wire [8:0] \VGA_sync_inst|pixel_y ;
wire [13:0] \decorderInstruction_inst|out_register ;
wire [31:0] \registerFile_inst|reg4 ;
wire [31:0] \registerFile_inst|reg3 ;
wire [31:0] \registerFile_inst|reg6 ;
wire [31:0] \registerFile_inst|reg5 ;
wire [31:0] \registerFile_inst|reg2 ;
wire [31:0] \registerFile_inst|reg15 ;
wire [31:0] \registerFile_inst|reg21 ;
wire [31:0] \registerFile_inst|reg20 ;
wire [31:0] \registerFile_inst|reg18 ;
wire [31:0] \registerFile_inst|reg17 ;
wire [31:0] \registerFile_inst|reg23 ;
wire [31:0] \registerFile_inst|reg22 ;
wire [31:0] \registerFile_inst|reg19 ;
wire [31:0] \registerFile_inst|reg16 ;
wire [31:0] \registerFile_inst|reg25 ;
wire [9:0] \VGA_sync_inst|pixel_x ;
wire [3:0] \decorderInstruction_inst|out_opcode ;
wire [31:0] \registerFile_inst|reg31 ;
wire [31:0] \decorderInstruction_inst|out_data ;
wire [31:0] \registerFile_inst|reg30 ;

wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [4:0] \clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \R[0]~output (
	.i(\multiplexador_inst_color|out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \R[1]~output (
	.i(\multiplexador_inst_color|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \R[2]~output (
	.i(\multiplexador_inst_color|out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[2]),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \G[0]~output (
	.i(\multiplexador_inst_color|out[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \G[1]~output (
	.i(\multiplexador_inst_color|out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \G[2]~output (
	.i(\multiplexador_inst_color|out[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[2]),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \B[0]~output (
	.i(\multiplexador_inst_color|out[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \B[1]~output (
	.i(\multiplexador_inst_color|out[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \B[2]~output (
	.i(\multiplexador_inst_color|out[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \out_printtingScreen~output (
	.i(\out_printtingScreen~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_printtingScreen),
	.obar());
// synopsys translate_off
defparam \out_printtingScreen~output .bus_hold = "false";
defparam \out_printtingScreen~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \out_hsync~output (
	.i(\VGA_sync_inst|hsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_hsync),
	.obar());
// synopsys translate_off
defparam \out_hsync~output .bus_hold = "false";
defparam \out_hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \out_vsync~output (
	.i(\VGA_sync_inst|vsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_vsync),
	.obar());
// synopsys translate_off
defparam \out_vsync~output .bus_hold = "false";
defparam \out_vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk_FPGA~input (
	.i(clk_FPGA),
	.ibar(gnd),
	.o(\clk_FPGA~input_o ));
// synopsys translate_off
defparam \clk_FPGA~input .bus_hold = "false";
defparam \clk_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \clock_pll_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_FPGA~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c1_high = 12;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c1_low = 12;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \clock_pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N8
cycloneive_lcell_comb \VGA_sync_inst|Add0~0 (
// Equation(s):
// \VGA_sync_inst|Add0~0_combout  = \VGA_sync_inst|pixel_x [0] $ (VCC)
// \VGA_sync_inst|Add0~1  = CARRY(\VGA_sync_inst|pixel_x [0])

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_sync_inst|Add0~0_combout ),
	.cout(\VGA_sync_inst|Add0~1 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA_sync_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X32_Y8_N9
dffeas \VGA_sync_inst|pixel_x[0] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[0] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N10
cycloneive_lcell_comb \VGA_sync_inst|Add0~2 (
// Equation(s):
// \VGA_sync_inst|Add0~2_combout  = (\VGA_sync_inst|pixel_x [1] & (!\VGA_sync_inst|Add0~1 )) # (!\VGA_sync_inst|pixel_x [1] & ((\VGA_sync_inst|Add0~1 ) # (GND)))
// \VGA_sync_inst|Add0~3  = CARRY((!\VGA_sync_inst|Add0~1 ) # (!\VGA_sync_inst|pixel_x [1]))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~1 ),
	.combout(\VGA_sync_inst|Add0~2_combout ),
	.cout(\VGA_sync_inst|Add0~3 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA_sync_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N11
dffeas \VGA_sync_inst|pixel_x[1] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[1] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N12
cycloneive_lcell_comb \VGA_sync_inst|Add0~4 (
// Equation(s):
// \VGA_sync_inst|Add0~4_combout  = (\VGA_sync_inst|pixel_x [2] & (\VGA_sync_inst|Add0~3  $ (GND))) # (!\VGA_sync_inst|pixel_x [2] & (!\VGA_sync_inst|Add0~3  & VCC))
// \VGA_sync_inst|Add0~5  = CARRY((\VGA_sync_inst|pixel_x [2] & !\VGA_sync_inst|Add0~3 ))

	.dataa(\VGA_sync_inst|pixel_x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~3 ),
	.combout(\VGA_sync_inst|Add0~4_combout ),
	.cout(\VGA_sync_inst|Add0~5 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA_sync_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N13
dffeas \VGA_sync_inst|pixel_x[2] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[2] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N14
cycloneive_lcell_comb \VGA_sync_inst|Add0~6 (
// Equation(s):
// \VGA_sync_inst|Add0~6_combout  = (\VGA_sync_inst|pixel_x [3] & (!\VGA_sync_inst|Add0~5 )) # (!\VGA_sync_inst|pixel_x [3] & ((\VGA_sync_inst|Add0~5 ) # (GND)))
// \VGA_sync_inst|Add0~7  = CARRY((!\VGA_sync_inst|Add0~5 ) # (!\VGA_sync_inst|pixel_x [3]))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~5 ),
	.combout(\VGA_sync_inst|Add0~6_combout ),
	.cout(\VGA_sync_inst|Add0~7 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA_sync_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N15
dffeas \VGA_sync_inst|pixel_x[3] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[3] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N16
cycloneive_lcell_comb \VGA_sync_inst|Add0~8 (
// Equation(s):
// \VGA_sync_inst|Add0~8_combout  = (\VGA_sync_inst|pixel_x [4] & (\VGA_sync_inst|Add0~7  $ (GND))) # (!\VGA_sync_inst|pixel_x [4] & (!\VGA_sync_inst|Add0~7  & VCC))
// \VGA_sync_inst|Add0~9  = CARRY((\VGA_sync_inst|pixel_x [4] & !\VGA_sync_inst|Add0~7 ))

	.dataa(\VGA_sync_inst|pixel_x [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~7 ),
	.combout(\VGA_sync_inst|Add0~8_combout ),
	.cout(\VGA_sync_inst|Add0~9 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~8 .lut_mask = 16'hA50A;
defparam \VGA_sync_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N17
dffeas \VGA_sync_inst|pixel_x[4] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[4] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N18
cycloneive_lcell_comb \VGA_sync_inst|Add0~10 (
// Equation(s):
// \VGA_sync_inst|Add0~10_combout  = (\VGA_sync_inst|pixel_x [5] & (!\VGA_sync_inst|Add0~9 )) # (!\VGA_sync_inst|pixel_x [5] & ((\VGA_sync_inst|Add0~9 ) # (GND)))
// \VGA_sync_inst|Add0~11  = CARRY((!\VGA_sync_inst|Add0~9 ) # (!\VGA_sync_inst|pixel_x [5]))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~9 ),
	.combout(\VGA_sync_inst|Add0~10_combout ),
	.cout(\VGA_sync_inst|Add0~11 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA_sync_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N20
cycloneive_lcell_comb \VGA_sync_inst|Add0~12 (
// Equation(s):
// \VGA_sync_inst|Add0~12_combout  = (\VGA_sync_inst|pixel_x [6] & (\VGA_sync_inst|Add0~11  $ (GND))) # (!\VGA_sync_inst|pixel_x [6] & (!\VGA_sync_inst|Add0~11  & VCC))
// \VGA_sync_inst|Add0~13  = CARRY((\VGA_sync_inst|pixel_x [6] & !\VGA_sync_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~11 ),
	.combout(\VGA_sync_inst|Add0~12_combout ),
	.cout(\VGA_sync_inst|Add0~13 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA_sync_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N21
dffeas \VGA_sync_inst|pixel_x[6] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[6] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N22
cycloneive_lcell_comb \VGA_sync_inst|Add0~14 (
// Equation(s):
// \VGA_sync_inst|Add0~14_combout  = (\VGA_sync_inst|pixel_x [7] & (!\VGA_sync_inst|Add0~13 )) # (!\VGA_sync_inst|pixel_x [7] & ((\VGA_sync_inst|Add0~13 ) # (GND)))
// \VGA_sync_inst|Add0~15  = CARRY((!\VGA_sync_inst|Add0~13 ) # (!\VGA_sync_inst|pixel_x [7]))

	.dataa(\VGA_sync_inst|pixel_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~13 ),
	.combout(\VGA_sync_inst|Add0~14_combout ),
	.cout(\VGA_sync_inst|Add0~15 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \VGA_sync_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N23
dffeas \VGA_sync_inst|pixel_x[7] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[7] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N24
cycloneive_lcell_comb \VGA_sync_inst|Add0~16 (
// Equation(s):
// \VGA_sync_inst|Add0~16_combout  = (\VGA_sync_inst|pixel_x [8] & (\VGA_sync_inst|Add0~15  $ (GND))) # (!\VGA_sync_inst|pixel_x [8] & (!\VGA_sync_inst|Add0~15  & VCC))
// \VGA_sync_inst|Add0~17  = CARRY((\VGA_sync_inst|pixel_x [8] & !\VGA_sync_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|Add0~15 ),
	.combout(\VGA_sync_inst|Add0~16_combout ),
	.cout(\VGA_sync_inst|Add0~17 ));
// synopsys translate_off
defparam \VGA_sync_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \VGA_sync_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
cycloneive_lcell_comb \VGA_sync_inst|pixel_x~0 (
// Equation(s):
// \VGA_sync_inst|pixel_x~0_combout  = (\VGA_sync_inst|Add0~16_combout  & !\VGA_sync_inst|Equal4~1_combout )

	.dataa(gnd),
	.datab(\VGA_sync_inst|Add0~16_combout ),
	.datac(gnd),
	.datad(\VGA_sync_inst|Equal4~1_combout ),
	.cin(gnd),
	.combout(\VGA_sync_inst|pixel_x~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x~0 .lut_mask = 16'h00CC;
defparam \VGA_sync_inst|pixel_x~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N1
dffeas \VGA_sync_inst|pixel_x[8] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_x~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[8] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N26
cycloneive_lcell_comb \VGA_sync_inst|Add0~18 (
// Equation(s):
// \VGA_sync_inst|Add0~18_combout  = \VGA_sync_inst|Add0~17  $ (\VGA_sync_inst|pixel_x [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_sync_inst|pixel_x [9]),
	.cin(\VGA_sync_inst|Add0~17 ),
	.combout(\VGA_sync_inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|Add0~18 .lut_mask = 16'h0FF0;
defparam \VGA_sync_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N2
cycloneive_lcell_comb \VGA_sync_inst|pixel_x~1 (
// Equation(s):
// \VGA_sync_inst|pixel_x~1_combout  = (\VGA_sync_inst|Add0~18_combout  & !\VGA_sync_inst|Equal4~1_combout )

	.dataa(gnd),
	.datab(\VGA_sync_inst|Add0~18_combout ),
	.datac(gnd),
	.datad(\VGA_sync_inst|Equal4~1_combout ),
	.cin(gnd),
	.combout(\VGA_sync_inst|pixel_x~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x~1 .lut_mask = 16'h00CC;
defparam \VGA_sync_inst|pixel_x~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N3
dffeas \VGA_sync_inst|pixel_x[9] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_x~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[9] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N0
cycloneive_lcell_comb \VGA_sync_inst|Equal0~0 (
// Equation(s):
// \VGA_sync_inst|Equal0~0_combout  = (\VGA_sync_inst|pixel_x [9] & (\VGA_sync_inst|pixel_x [1] & (\VGA_sync_inst|pixel_x [3] & \VGA_sync_inst|pixel_x [2])))

	.dataa(\VGA_sync_inst|pixel_x [9]),
	.datab(\VGA_sync_inst|pixel_x [1]),
	.datac(\VGA_sync_inst|pixel_x [3]),
	.datad(\VGA_sync_inst|pixel_x [2]),
	.cin(gnd),
	.combout(\VGA_sync_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|Equal0~0 .lut_mask = 16'h8000;
defparam \VGA_sync_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N2
cycloneive_lcell_comb \VGA_sync_inst|Equal4~0 (
// Equation(s):
// \VGA_sync_inst|Equal4~0_combout  = (!\VGA_sync_inst|pixel_x [7] & (!\VGA_sync_inst|pixel_x [5] & (\VGA_sync_inst|pixel_x [8] & !\VGA_sync_inst|pixel_x [6])))

	.dataa(\VGA_sync_inst|pixel_x [7]),
	.datab(\VGA_sync_inst|pixel_x [5]),
	.datac(\VGA_sync_inst|pixel_x [8]),
	.datad(\VGA_sync_inst|pixel_x [6]),
	.cin(gnd),
	.combout(\VGA_sync_inst|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|Equal4~0 .lut_mask = 16'h0010;
defparam \VGA_sync_inst|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N4
cycloneive_lcell_comb \VGA_sync_inst|Equal4~1 (
// Equation(s):
// \VGA_sync_inst|Equal4~1_combout  = (\VGA_sync_inst|pixel_x [4] & (\VGA_sync_inst|Equal0~0_combout  & (\VGA_sync_inst|pixel_x [0] & \VGA_sync_inst|Equal4~0_combout )))

	.dataa(\VGA_sync_inst|pixel_x [4]),
	.datab(\VGA_sync_inst|Equal0~0_combout ),
	.datac(\VGA_sync_inst|pixel_x [0]),
	.datad(\VGA_sync_inst|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_sync_inst|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|Equal4~1 .lut_mask = 16'h8000;
defparam \VGA_sync_inst|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cycloneive_lcell_comb \VGA_sync_inst|pixel_x~2 (
// Equation(s):
// \VGA_sync_inst|pixel_x~2_combout  = (\VGA_sync_inst|Add0~10_combout  & !\VGA_sync_inst|Equal4~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_sync_inst|Add0~10_combout ),
	.datad(\VGA_sync_inst|Equal4~1_combout ),
	.cin(gnd),
	.combout(\VGA_sync_inst|pixel_x~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x~2 .lut_mask = 16'h00F0;
defparam \VGA_sync_inst|pixel_x~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N9
dffeas \VGA_sync_inst|pixel_x[5] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_x~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_x[5] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \full_print_module_inst|printModule_inst|state.AGUARDO_2 (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|state.AGUARDO_2 .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|state.AGUARDO_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[0]~24 (
// Equation(s):
// \VGA_sync_inst|pixel_y[0]~24_combout  = \VGA_sync_inst|pixel_y [0] $ (\VGA_sync_inst|Equal4~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_sync_inst|pixel_y [0]),
	.datad(\VGA_sync_inst|Equal4~1_combout ),
	.cin(gnd),
	.combout(\VGA_sync_inst|pixel_y[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[0]~24 .lut_mask = 16'h0FF0;
defparam \VGA_sync_inst|pixel_y[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N11
dffeas \VGA_sync_inst|pixel_y[0] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[0]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[0] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[1]~8 (
// Equation(s):
// \VGA_sync_inst|pixel_y[1]~8_combout  = (\VGA_sync_inst|pixel_y [0] & (\VGA_sync_inst|pixel_y [1] $ (VCC))) # (!\VGA_sync_inst|pixel_y [0] & (\VGA_sync_inst|pixel_y [1] & VCC))
// \VGA_sync_inst|pixel_y[1]~9  = CARRY((\VGA_sync_inst|pixel_y [0] & \VGA_sync_inst|pixel_y [1]))

	.dataa(\VGA_sync_inst|pixel_y [0]),
	.datab(\VGA_sync_inst|pixel_y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_sync_inst|pixel_y[1]~8_combout ),
	.cout(\VGA_sync_inst|pixel_y[1]~9 ));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[1]~8 .lut_mask = 16'h6688;
defparam \VGA_sync_inst|pixel_y[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N17
dffeas \VGA_sync_inst|pixel_y[1] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[1] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[2]~10 (
// Equation(s):
// \VGA_sync_inst|pixel_y[2]~10_combout  = (\VGA_sync_inst|pixel_y [2] & (!\VGA_sync_inst|pixel_y[1]~9 )) # (!\VGA_sync_inst|pixel_y [2] & ((\VGA_sync_inst|pixel_y[1]~9 ) # (GND)))
// \VGA_sync_inst|pixel_y[2]~11  = CARRY((!\VGA_sync_inst|pixel_y[1]~9 ) # (!\VGA_sync_inst|pixel_y [2]))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|pixel_y[1]~9 ),
	.combout(\VGA_sync_inst|pixel_y[2]~10_combout ),
	.cout(\VGA_sync_inst|pixel_y[2]~11 ));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[2]~10 .lut_mask = 16'h3C3F;
defparam \VGA_sync_inst|pixel_y[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N19
dffeas \VGA_sync_inst|pixel_y[2] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[2]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[2] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N20
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[3]~12 (
// Equation(s):
// \VGA_sync_inst|pixel_y[3]~12_combout  = (\VGA_sync_inst|pixel_y [3] & (\VGA_sync_inst|pixel_y[2]~11  $ (GND))) # (!\VGA_sync_inst|pixel_y [3] & (!\VGA_sync_inst|pixel_y[2]~11  & VCC))
// \VGA_sync_inst|pixel_y[3]~13  = CARRY((\VGA_sync_inst|pixel_y [3] & !\VGA_sync_inst|pixel_y[2]~11 ))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|pixel_y[2]~11 ),
	.combout(\VGA_sync_inst|pixel_y[3]~12_combout ),
	.cout(\VGA_sync_inst|pixel_y[3]~13 ));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[3]~12 .lut_mask = 16'hC30C;
defparam \VGA_sync_inst|pixel_y[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N21
dffeas \VGA_sync_inst|pixel_y[3] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[3]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[3] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[4]~14 (
// Equation(s):
// \VGA_sync_inst|pixel_y[4]~14_combout  = (\VGA_sync_inst|pixel_y [4] & (!\VGA_sync_inst|pixel_y[3]~13 )) # (!\VGA_sync_inst|pixel_y [4] & ((\VGA_sync_inst|pixel_y[3]~13 ) # (GND)))
// \VGA_sync_inst|pixel_y[4]~15  = CARRY((!\VGA_sync_inst|pixel_y[3]~13 ) # (!\VGA_sync_inst|pixel_y [4]))

	.dataa(\VGA_sync_inst|pixel_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|pixel_y[3]~13 ),
	.combout(\VGA_sync_inst|pixel_y[4]~14_combout ),
	.cout(\VGA_sync_inst|pixel_y[4]~15 ));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[4]~14 .lut_mask = 16'h5A5F;
defparam \VGA_sync_inst|pixel_y[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N23
dffeas \VGA_sync_inst|pixel_y[4] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[4] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[5]~16 (
// Equation(s):
// \VGA_sync_inst|pixel_y[5]~16_combout  = (\VGA_sync_inst|pixel_y [5] & (\VGA_sync_inst|pixel_y[4]~15  $ (GND))) # (!\VGA_sync_inst|pixel_y [5] & (!\VGA_sync_inst|pixel_y[4]~15  & VCC))
// \VGA_sync_inst|pixel_y[5]~17  = CARRY((\VGA_sync_inst|pixel_y [5] & !\VGA_sync_inst|pixel_y[4]~15 ))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|pixel_y[4]~15 ),
	.combout(\VGA_sync_inst|pixel_y[5]~16_combout ),
	.cout(\VGA_sync_inst|pixel_y[5]~17 ));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[5]~16 .lut_mask = 16'hC30C;
defparam \VGA_sync_inst|pixel_y[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N25
dffeas \VGA_sync_inst|pixel_y[5] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[5]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[5] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N26
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[6]~18 (
// Equation(s):
// \VGA_sync_inst|pixel_y[6]~18_combout  = (\VGA_sync_inst|pixel_y [6] & (!\VGA_sync_inst|pixel_y[5]~17 )) # (!\VGA_sync_inst|pixel_y [6] & ((\VGA_sync_inst|pixel_y[5]~17 ) # (GND)))
// \VGA_sync_inst|pixel_y[6]~19  = CARRY((!\VGA_sync_inst|pixel_y[5]~17 ) # (!\VGA_sync_inst|pixel_y [6]))

	.dataa(\VGA_sync_inst|pixel_y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|pixel_y[5]~17 ),
	.combout(\VGA_sync_inst|pixel_y[6]~18_combout ),
	.cout(\VGA_sync_inst|pixel_y[6]~19 ));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[6]~18 .lut_mask = 16'h5A5F;
defparam \VGA_sync_inst|pixel_y[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N27
dffeas \VGA_sync_inst|pixel_y[6] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[6]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[6] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[7]~20 (
// Equation(s):
// \VGA_sync_inst|pixel_y[7]~20_combout  = (\VGA_sync_inst|pixel_y [7] & (\VGA_sync_inst|pixel_y[6]~19  $ (GND))) # (!\VGA_sync_inst|pixel_y [7] & (!\VGA_sync_inst|pixel_y[6]~19  & VCC))
// \VGA_sync_inst|pixel_y[7]~21  = CARRY((\VGA_sync_inst|pixel_y [7] & !\VGA_sync_inst|pixel_y[6]~19 ))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_sync_inst|pixel_y[6]~19 ),
	.combout(\VGA_sync_inst|pixel_y[7]~20_combout ),
	.cout(\VGA_sync_inst|pixel_y[7]~21 ));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[7]~20 .lut_mask = 16'hC30C;
defparam \VGA_sync_inst|pixel_y[7]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N29
dffeas \VGA_sync_inst|pixel_y[7] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[7]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[7] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N30
cycloneive_lcell_comb \VGA_sync_inst|pixel_y[8]~22 (
// Equation(s):
// \VGA_sync_inst|pixel_y[8]~22_combout  = \VGA_sync_inst|pixel_y [8] $ (\VGA_sync_inst|pixel_y[7]~21 )

	.dataa(\VGA_sync_inst|pixel_y [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA_sync_inst|pixel_y[7]~21 ),
	.combout(\VGA_sync_inst|pixel_y[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[8]~22 .lut_mask = 16'h5A5A;
defparam \VGA_sync_inst|pixel_y[8]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N31
dffeas \VGA_sync_inst|pixel_y[8] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|pixel_y[8]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_sync_inst|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|pixel_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|pixel_y[8] .is_wysiwyg = "true";
defparam \VGA_sync_inst|pixel_y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneive_lcell_comb \VGA_sync_inst|LessThan1~0 (
// Equation(s):
// \VGA_sync_inst|LessThan1~0_combout  = (\VGA_sync_inst|pixel_y [8] & (\VGA_sync_inst|pixel_y [5] & (\VGA_sync_inst|pixel_y [6] & \VGA_sync_inst|pixel_y [7])))

	.dataa(\VGA_sync_inst|pixel_y [8]),
	.datab(\VGA_sync_inst|pixel_y [5]),
	.datac(\VGA_sync_inst|pixel_y [6]),
	.datad(\VGA_sync_inst|pixel_y [7]),
	.cin(gnd),
	.combout(\VGA_sync_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|LessThan1~0 .lut_mask = 16'h8000;
defparam \VGA_sync_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \VGA_sync_inst|video_enable~0 (
// Equation(s):
// \VGA_sync_inst|video_enable~0_combout  = (!\VGA_sync_inst|LessThan1~0_combout  & (((!\VGA_sync_inst|pixel_x [8] & !\VGA_sync_inst|pixel_x [7])) # (!\VGA_sync_inst|pixel_x [9])))

	.dataa(\VGA_sync_inst|pixel_x [8]),
	.datab(\VGA_sync_inst|pixel_x [9]),
	.datac(\VGA_sync_inst|LessThan1~0_combout ),
	.datad(\VGA_sync_inst|pixel_x [7]),
	.cin(gnd),
	.combout(\VGA_sync_inst|video_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|video_enable~0 .lut_mask = 16'h0307;
defparam \VGA_sync_inst|video_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N6
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|WideOr3~7 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|WideOr3~7_combout  = ((\full_print_module_inst|sprite_line_counter_inst|state [4] & ((\full_print_module_inst|sprite_line_counter_inst|state [3]) # (\full_print_module_inst|sprite_line_counter_inst|state 
// [2])))) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [3]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|WideOr3~7_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr3~7 .lut_mask = 16'hCF8F;
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N0
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|WideOr4~3 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|WideOr4~3_combout  = (\full_print_module_inst|sprite_line_counter_inst|state [3]) # (\full_print_module_inst|sprite_line_counter_inst|state [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [3]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|WideOr4~3_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr4~3 .lut_mask = 16'hFFF0;
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N24
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|WideOr4~9 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|WideOr4~9_combout  = (\full_print_module_inst|printModule_inst|out_sprite_on~q  & (!\full_print_module_inst|sprite_line_counter_inst|state [0] & ((!\full_print_module_inst|sprite_line_counter_inst|state 
// [4]) # (!\full_print_module_inst|sprite_line_counter_inst|WideOr4~3_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(\full_print_module_inst|sprite_line_counter_inst|WideOr4~3_combout ),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|WideOr4~9_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr4~9 .lut_mask = 16'h020A;
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N25
dffeas \full_print_module_inst|sprite_line_counter_inst|state[0] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|WideOr4~9_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|state[0] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N26
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|WideOr3~8 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|WideOr3~8_combout  = (!\full_print_module_inst|sprite_line_counter_inst|WideOr3~7_combout  & (\full_print_module_inst|sprite_line_counter_inst|state [1] $ 
// (\full_print_module_inst|sprite_line_counter_inst|state [0])))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|WideOr3~7_combout ),
	.datab(gnd),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [1]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|WideOr3~8_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr3~8 .lut_mask = 16'h0550;
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N27
dffeas \full_print_module_inst|sprite_line_counter_inst|state[1] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|WideOr3~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|state[1] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N20
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|WideOr0~0 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|WideOr0~0_combout  = (!\full_print_module_inst|sprite_line_counter_inst|state [2] & (\full_print_module_inst|sprite_line_counter_inst|state [4] & (\full_print_module_inst|sprite_line_counter_inst|state [1] 
// $ (\full_print_module_inst|sprite_line_counter_inst|state [0]))))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [1]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr0~0 .lut_mask = 16'h0440;
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N8
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Decoder0~0 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Decoder0~0_combout  = (!\full_print_module_inst|sprite_line_counter_inst|state [2] & (\full_print_module_inst|sprite_line_counter_inst|state [4] & (!\full_print_module_inst|sprite_line_counter_inst|state 
// [1] & !\full_print_module_inst|sprite_line_counter_inst|state [0])))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [1]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Decoder0~0 .lut_mask = 16'h0004;
defparam \full_print_module_inst|sprite_line_counter_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N10
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Decoder0~1 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Decoder0~1_combout  = (\full_print_module_inst|sprite_line_counter_inst|state [2] & (!\full_print_module_inst|sprite_line_counter_inst|state [4] & (\full_print_module_inst|sprite_line_counter_inst|state [1] 
// & \full_print_module_inst|sprite_line_counter_inst|state [0])))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [1]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Decoder0~1 .lut_mask = 16'h2000;
defparam \full_print_module_inst|sprite_line_counter_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N16
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|WideOr0~1 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|WideOr0~1_combout  = (\full_print_module_inst|sprite_line_counter_inst|state [3] & (((\full_print_module_inst|sprite_line_counter_inst|Decoder0~1_combout )))) # 
// (!\full_print_module_inst|sprite_line_counter_inst|state [3] & ((\full_print_module_inst|sprite_line_counter_inst|WideOr0~0_combout ) # ((\full_print_module_inst|sprite_line_counter_inst|Decoder0~0_combout ))))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [3]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|WideOr0~0_combout ),
	.datac(\full_print_module_inst|sprite_line_counter_inst|Decoder0~0_combout ),
	.datad(\full_print_module_inst|sprite_line_counter_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr0~1 .lut_mask = 16'hFE54;
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N17
dffeas \full_print_module_inst|sprite_line_counter_inst|state[4] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|WideOr0~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|state[4] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N2
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|WideOr2~9 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|WideOr2~9_combout  = (\full_print_module_inst|sprite_line_counter_inst|state [4]) # (\full_print_module_inst|sprite_line_counter_inst|state [2] $ (((!\full_print_module_inst|sprite_line_counter_inst|state 
// [0]) # (!\full_print_module_inst|sprite_line_counter_inst|state [1]))))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [1]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|WideOr2~9_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr2~9 .lut_mask = 16'hEDDD;
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N12
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|WideOr2~8 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|WideOr2~8_combout  = (\full_print_module_inst|printModule_inst|out_sprite_on~q  & !\full_print_module_inst|sprite_line_counter_inst|WideOr2~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datad(\full_print_module_inst|sprite_line_counter_inst|WideOr2~9_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|WideOr2~8_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr2~8 .lut_mask = 16'h00F0;
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N13
dffeas \full_print_module_inst|sprite_line_counter_inst|state[2] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|WideOr2~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|state[2] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N28
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|WideOr1~9 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|WideOr1~9_combout  = (!\full_print_module_inst|sprite_line_counter_inst|state [4] & (((!\full_print_module_inst|sprite_line_counter_inst|state [0]) # (!\full_print_module_inst|sprite_line_counter_inst|state 
// [1])) # (!\full_print_module_inst|sprite_line_counter_inst|state [2])))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [1]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|WideOr1~9_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr1~9 .lut_mask = 16'h1333;
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N30
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|WideOr1~8 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|WideOr1~8_combout  = (\full_print_module_inst|printModule_inst|out_sprite_on~q  & ((\full_print_module_inst|sprite_line_counter_inst|state [3] & 
// (\full_print_module_inst|sprite_line_counter_inst|WideOr1~9_combout )) # (!\full_print_module_inst|sprite_line_counter_inst|state [3] & ((\full_print_module_inst|sprite_line_counter_inst|Decoder0~1_combout )))))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(\full_print_module_inst|sprite_line_counter_inst|WideOr1~9_combout ),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [3]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|WideOr1~8_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr1~8 .lut_mask = 16'h8A80;
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N31
dffeas \full_print_module_inst|sprite_line_counter_inst|state[3] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|WideOr1~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|state[3] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N14
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|WideOr5~0 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|WideOr5~0_combout  = (\full_print_module_inst|sprite_line_counter_inst|state [3]) # ((\full_print_module_inst|sprite_line_counter_inst|state [2]) # ((\full_print_module_inst|sprite_line_counter_inst|state 
// [0] & \full_print_module_inst|sprite_line_counter_inst|state [1])))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [3]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [1]),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr5~0 .lut_mask = 16'hFFEA;
defparam \full_print_module_inst|sprite_line_counter_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N22
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|out_count_finished~0 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|out_count_finished~0_combout  = ((\full_print_module_inst|sprite_line_counter_inst|WideOr5~0_combout  & \full_print_module_inst|sprite_line_counter_inst|state [4])) # 
// (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(\full_print_module_inst|sprite_line_counter_inst|WideOr5~0_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|out_count_finished~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_count_finished~0 .lut_mask = 16'hCF0F;
defparam \full_print_module_inst|sprite_line_counter_inst|out_count_finished~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N23
dffeas \full_print_module_inst|sprite_line_counter_inst|out_count_finished (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|out_count_finished~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_count_finished~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_count_finished .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_count_finished .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Selector0~0 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Selector0~0_combout  = (\full_print_module_inst|printModule_inst|state.AGUARDO_2~q ) # ((\full_print_module_inst|printModule_inst|state.SPRITE~q  & 
// \full_print_module_inst|sprite_line_counter_inst|out_count_finished~q ))

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.datac(\full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_count_finished~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Selector0~0 .lut_mask = 16'hFCF0;
defparam \full_print_module_inst|printModule_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Selector0~1 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Selector0~1_combout  = (!\full_print_module_inst|printModule_inst|Selector0~0_combout  & ((\VGA_sync_inst|video_enable~0_combout ) # (\full_print_module_inst|printModule_inst|state.RECEBE~q )))

	.dataa(gnd),
	.datab(\VGA_sync_inst|video_enable~0_combout ),
	.datac(\full_print_module_inst|printModule_inst|state.RECEBE~q ),
	.datad(\full_print_module_inst|printModule_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Selector0~1 .lut_mask = 16'h00FC;
defparam \full_print_module_inst|printModule_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N23
dffeas \full_print_module_inst|printModule_inst|state.RECEBE (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|state.RECEBE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|state.RECEBE .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|state.RECEBE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|next.PROCESSA~0 (
// Equation(s):
// \full_print_module_inst|printModule_inst|next.PROCESSA~0_combout  = (!\full_print_module_inst|printModule_inst|state.RECEBE~q  & \VGA_sync_inst|video_enable~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|state.RECEBE~q ),
	.datad(\VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|next.PROCESSA~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|next.PROCESSA~0 .lut_mask = 16'h0F00;
defparam \full_print_module_inst|printModule_inst|next.PROCESSA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N27
dffeas \full_print_module_inst|printModule_inst|state.PROCESSA (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|next.PROCESSA~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|state.PROCESSA .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|state.PROCESSA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Selector1~1 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Selector1~1_combout  = (\full_print_module_inst|printModule_inst|Equal0~2_combout  & (((\full_print_module_inst|printModule_inst|state.SPRITE~q  & 
// !\full_print_module_inst|sprite_line_counter_inst|out_count_finished~q )))) # (!\full_print_module_inst|printModule_inst|Equal0~2_combout  & ((\full_print_module_inst|printModule_inst|state.PROCESSA~q ) # 
// ((\full_print_module_inst|printModule_inst|state.SPRITE~q  & !\full_print_module_inst|sprite_line_counter_inst|out_count_finished~q ))))

	.dataa(\full_print_module_inst|printModule_inst|Equal0~2_combout ),
	.datab(\full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.datac(\full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_count_finished~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Selector1~1 .lut_mask = 16'h44F4;
defparam \full_print_module_inst|printModule_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N25
dffeas \full_print_module_inst|printModule_inst|state.SPRITE (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|state.SPRITE .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|state.SPRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|out_memory_address~0 (
// Equation(s):
// \full_print_module_inst|printModule_inst|out_memory_address~0_combout  = (!\full_print_module_inst|printModule_inst|state.AGUARDO~q  & (!\full_print_module_inst|printModule_inst|state.AGUARDO_2~q  & !\full_print_module_inst|printModule_inst|state.SPRITE~q 
// ))

	.dataa(\full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.datad(\full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_memory_address~0 .lut_mask = 16'h0005;
defparam \full_print_module_inst|printModule_inst|out_memory_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \full_print_module_inst|printModule_inst|out_check_value[14] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_sync_inst|pixel_x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[14] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|out_check_value[15]~feeder (
// Equation(s):
// \full_print_module_inst|printModule_inst|out_check_value[15]~feeder_combout  = \VGA_sync_inst|pixel_x [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_sync_inst|pixel_x [6]),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|out_check_value[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[15]~feeder .lut_mask = 16'hFF00;
defparam \full_print_module_inst|printModule_inst|out_check_value[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N5
dffeas \full_print_module_inst|printModule_inst|out_check_value[15] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|out_check_value[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[15] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \full_print_module_inst|printModule_inst|out_check_value[16] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_sync_inst|pixel_x [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [16]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[16] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|out_check_value[13]~feeder (
// Equation(s):
// \full_print_module_inst|printModule_inst|out_check_value[13]~feeder_combout  = \VGA_sync_inst|pixel_x [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_sync_inst|pixel_x [4]),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|out_check_value[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[13]~feeder .lut_mask = 16'hFF00;
defparam \full_print_module_inst|printModule_inst|out_check_value[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \full_print_module_inst|printModule_inst|out_check_value[13] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|out_check_value[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[13] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \registerFile_inst|always1~2 (
// Equation(s):
// \registerFile_inst|always1~2_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [14] & (!\full_print_module_inst|printModule_inst|out_check_value [15] & (!\full_print_module_inst|printModule_inst|out_check_value [16] & 
// !\full_print_module_inst|printModule_inst|out_check_value [13])))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [14]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [15]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [16]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [13]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~2 .lut_mask = 16'h0001;
defparam \registerFile_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N19
dffeas \full_print_module_inst|printModule_inst|out_check_value[18] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_sync_inst|pixel_x [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [18]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[18] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \full_print_module_inst|printModule_inst|out_check_value[17] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_sync_inst|pixel_x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [17]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[17] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \registerFile_inst|always1~3 (
// Equation(s):
// \registerFile_inst|always1~3_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [18] & !\full_print_module_inst|printModule_inst|out_check_value [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [18]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [17]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~3 .lut_mask = 16'h000F;
defparam \registerFile_inst|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N23
dffeas \full_print_module_inst|printModule_inst|out_check_value[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_sync_inst|pixel_y [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[7] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|out_check_value[5]~feeder (
// Equation(s):
// \full_print_module_inst|printModule_inst|out_check_value[5]~feeder_combout  = \VGA_sync_inst|pixel_y [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_sync_inst|pixel_y [5]),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|out_check_value[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[5]~feeder .lut_mask = 16'hFF00;
defparam \full_print_module_inst|printModule_inst|out_check_value[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N3
dffeas \full_print_module_inst|printModule_inst|out_check_value[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|out_check_value[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[5] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N9
dffeas \full_print_module_inst|printModule_inst|out_check_value[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_sync_inst|pixel_y [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[8] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \full_print_module_inst|printModule_inst|out_check_value[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_sync_inst|pixel_y [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[6] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \registerFile_inst|always1~0 (
// Equation(s):
// \registerFile_inst|always1~0_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [7] & (!\full_print_module_inst|printModule_inst|out_check_value [5] & (!\full_print_module_inst|printModule_inst|out_check_value [8] & 
// !\full_print_module_inst|printModule_inst|out_check_value [6])))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [7]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [5]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [8]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [6]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~0 .lut_mask = 16'h0001;
defparam \registerFile_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|out_check_value[10]~feeder (
// Equation(s):
// \full_print_module_inst|printModule_inst|out_check_value[10]~feeder_combout  = \VGA_sync_inst|pixel_x [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_sync_inst|pixel_x [1]),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|out_check_value[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[10]~feeder .lut_mask = 16'hFF00;
defparam \full_print_module_inst|printModule_inst|out_check_value[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N27
dffeas \full_print_module_inst|printModule_inst|out_check_value[10] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|out_check_value[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[10] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|out_check_value[11]~feeder (
// Equation(s):
// \full_print_module_inst|printModule_inst|out_check_value[11]~feeder_combout  = \VGA_sync_inst|pixel_x [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_sync_inst|pixel_x [2]),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|out_check_value[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[11]~feeder .lut_mask = 16'hFF00;
defparam \full_print_module_inst|printModule_inst|out_check_value[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N21
dffeas \full_print_module_inst|printModule_inst|out_check_value[11] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|out_check_value[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[11] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N7
dffeas \full_print_module_inst|printModule_inst|out_check_value[12] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_sync_inst|pixel_x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[12] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|out_check_value[9]~feeder (
// Equation(s):
// \full_print_module_inst|printModule_inst|out_check_value[9]~feeder_combout  = \VGA_sync_inst|pixel_x [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_sync_inst|pixel_x [0]),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|out_check_value[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[9]~feeder .lut_mask = 16'hFF00;
defparam \full_print_module_inst|printModule_inst|out_check_value[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N13
dffeas \full_print_module_inst|printModule_inst|out_check_value[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|out_check_value[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[9] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \registerFile_inst|always1~1 (
// Equation(s):
// \registerFile_inst|always1~1_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [10] & (!\full_print_module_inst|printModule_inst|out_check_value [11] & (!\full_print_module_inst|printModule_inst|out_check_value [12] & 
// !\full_print_module_inst|printModule_inst|out_check_value [9])))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [10]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [11]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [12]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [9]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~1 .lut_mask = 16'h0001;
defparam \registerFile_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \registerFile_inst|always1~4 (
// Equation(s):
// \registerFile_inst|always1~4_combout  = (\registerFile_inst|always1~2_combout  & (\registerFile_inst|always1~3_combout  & (\registerFile_inst|always1~0_combout  & \registerFile_inst|always1~1_combout )))

	.dataa(\registerFile_inst|always1~2_combout ),
	.datab(\registerFile_inst|always1~3_combout ),
	.datac(\registerFile_inst|always1~0_combout ),
	.datad(\registerFile_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~4 .lut_mask = 16'h8000;
defparam \registerFile_inst|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneive_io_ibuf \dataA[1]~input (
	.i(dataA[1]),
	.ibar(gnd),
	.o(\dataA[1]~input_o ));
// synopsys translate_off
defparam \dataA[1]~input .bus_hold = "false";
defparam \dataA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \dataB[27]~input (
	.i(dataB[27]),
	.ibar(gnd),
	.o(\dataB[27]~input_o ));
// synopsys translate_off
defparam \dataB[27]~input .bus_hold = "false";
defparam \dataB[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \clk_en~input (
	.i(clk_en),
	.ibar(gnd),
	.o(\clk_en~input_o ));
// synopsys translate_off
defparam \clk_en~input .bus_hold = "false";
defparam \clk_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \controlUnit_inst|state.PRONTO (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\controlUnit_inst|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit_inst|state.PRONTO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit_inst|state.PRONTO .is_wysiwyg = "true";
defparam \controlUnit_inst|state.PRONTO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|out_printtingScreen~feeder (
// Equation(s):
// \full_print_module_inst|printModule_inst|out_printtingScreen~feeder_combout  = \VGA_sync_inst|video_enable~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|out_printtingScreen~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_printtingScreen~feeder .lut_mask = 16'hFF00;
defparam \full_print_module_inst|printModule_inst|out_printtingScreen~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N27
dffeas \full_print_module_inst|printModule_inst|out_printtingScreen (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|out_printtingScreen~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_printtingScreen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_printtingScreen .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_printtingScreen .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \full_print_module_inst|printtingScreen (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\full_print_module_inst|printModule_inst|out_printtingScreen~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printtingScreen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printtingScreen .is_wysiwyg = "true";
defparam \full_print_module_inst|printtingScreen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \controlUnit_inst|Selector2~0 (
// Equation(s):
// \controlUnit_inst|Selector2~0_combout  = (\full_print_module_inst|printtingScreen~q  & ((!\controlUnit_inst|Selector0~1_combout ) # (!\controlUnit_inst|state.PRONTO~q )))

	.dataa(\controlUnit_inst|state.PRONTO~q ),
	.datab(\full_print_module_inst|printtingScreen~q ),
	.datac(gnd),
	.datad(\controlUnit_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\controlUnit_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|Selector2~0 .lut_mask = 16'h44CC;
defparam \controlUnit_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \controlUnit_inst|state.HABILITAR_IMPRESSAO~feeder (
// Equation(s):
// \controlUnit_inst|state.HABILITAR_IMPRESSAO~feeder_combout  = \controlUnit_inst|Selector2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controlUnit_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\controlUnit_inst|state.HABILITAR_IMPRESSAO~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|state.HABILITAR_IMPRESSAO~feeder .lut_mask = 16'hFF00;
defparam \controlUnit_inst|state.HABILITAR_IMPRESSAO~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N15
dffeas \controlUnit_inst|state.HABILITAR_IMPRESSAO (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\controlUnit_inst|state.HABILITAR_IMPRESSAO~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit_inst|state.HABILITAR_IMPRESSAO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit_inst|state.HABILITAR_IMPRESSAO .is_wysiwyg = "true";
defparam \controlUnit_inst|state.HABILITAR_IMPRESSAO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \decorderInstruction_inst|opcode[1]~1 (
// Equation(s):
// \decorderInstruction_inst|opcode[1]~1_combout  = (\dataA[1]~input_o ) # (\decorderInstruction_inst|register[0]~0_combout )

	.dataa(gnd),
	.datab(\dataA[1]~input_o ),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decorderInstruction_inst|opcode[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|opcode[1]~1 .lut_mask = 16'hFCFC;
defparam \decorderInstruction_inst|opcode[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \decorderInstruction_inst|out_opcode[1] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|opcode[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_opcode[1] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_opcode[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \dataA[0]~input (
	.i(dataA[0]),
	.ibar(gnd),
	.o(\dataA[0]~input_o ));
// synopsys translate_off
defparam \dataA[0]~input .bus_hold = "false";
defparam \dataA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \decorderInstruction_inst|opcode[0]~0 (
// Equation(s):
// \decorderInstruction_inst|opcode[0]~0_combout  = (\decorderInstruction_inst|register[0]~0_combout ) # (\dataA[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|opcode[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|opcode[0]~0 .lut_mask = 16'hFFF0;
defparam \decorderInstruction_inst|opcode[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \decorderInstruction_inst|out_opcode[0] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|opcode[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_opcode[0] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_opcode[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \decorderInstruction_inst|out_opcode[2] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\decorderInstruction_inst|register[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_opcode[2] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \controlUnit_inst|Selector3~1 (
// Equation(s):
// \controlUnit_inst|Selector3~1_combout  = (!\controlUnit_inst|state.PRONTO~q  & (\decorderInstruction_inst|out_opcode [0] & (!\full_print_module_inst|printtingScreen~q  & !\decorderInstruction_inst|out_opcode [2])))

	.dataa(\controlUnit_inst|state.PRONTO~q ),
	.datab(\decorderInstruction_inst|out_opcode [0]),
	.datac(\full_print_module_inst|printtingScreen~q ),
	.datad(\decorderInstruction_inst|out_opcode [2]),
	.cin(gnd),
	.combout(\controlUnit_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|Selector3~1 .lut_mask = 16'h0004;
defparam \controlUnit_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N19
dffeas \controlUnit_inst|memory_wr (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\controlUnit_inst|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit_inst|memory_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit_inst|memory_wr .is_wysiwyg = "true";
defparam \controlUnit_inst|memory_wr .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N21
dffeas \controlUnit_inst|selectField[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\decorderInstruction_inst|out_opcode [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit_inst|selectField [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit_inst|selectField[1] .is_wysiwyg = "true";
defparam \controlUnit_inst|selectField[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N31
dffeas \controlUnit_inst|selectField[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\decorderInstruction_inst|out_opcode [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit_inst|selectField [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit_inst|selectField[2] .is_wysiwyg = "true";
defparam \controlUnit_inst|selectField[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N11
dffeas \controlUnit_inst|selectField[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\decorderInstruction_inst|out_opcode [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit_inst|selectField [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit_inst|selectField[0] .is_wysiwyg = "true";
defparam \controlUnit_inst|selectField[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \registerFile_inst|success~0 (
// Equation(s):
// \registerFile_inst|success~0_combout  = (\registerFile_inst|success~q ) # ((!\controlUnit_inst|selectField [2] & (\controlUnit_inst|selectField [1] $ (\controlUnit_inst|selectField [0]))))

	.dataa(\controlUnit_inst|selectField [1]),
	.datab(\controlUnit_inst|selectField [2]),
	.datac(\registerFile_inst|success~q ),
	.datad(\controlUnit_inst|selectField [0]),
	.cin(gnd),
	.combout(\registerFile_inst|success~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|success~0 .lut_mask = 16'hF1F2;
defparam \registerFile_inst|success~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneive_lcell_comb \controlUnit_inst|register_wr~0 (
// Equation(s):
// \controlUnit_inst|register_wr~0_combout  = !\controlUnit_inst|Selector2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\controlUnit_inst|Selector2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlUnit_inst|register_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|register_wr~0 .lut_mask = 16'h0F0F;
defparam \controlUnit_inst|register_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N1
dffeas \controlUnit_inst|register_wr (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\controlUnit_inst|register_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit_inst|register_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit_inst|register_wr .is_wysiwyg = "true";
defparam \controlUnit_inst|register_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneive_lcell_comb \registerFile_inst|Equal0~0 (
// Equation(s):
// \registerFile_inst|Equal0~0_combout  = (!\controlUnit_inst|selectField [2] & (!\controlUnit_inst|selectField [0] & !\controlUnit_inst|selectField [1]))

	.dataa(\controlUnit_inst|selectField [2]),
	.datab(gnd),
	.datac(\controlUnit_inst|selectField [0]),
	.datad(\controlUnit_inst|selectField [1]),
	.cin(gnd),
	.combout(\registerFile_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Equal0~0 .lut_mask = 16'h0005;
defparam \registerFile_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N17
dffeas \registerFile_inst|success (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|success~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\controlUnit_inst|register_wr~q ),
	.sload(\registerFile_inst|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|success~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|success .is_wysiwyg = "true";
defparam \registerFile_inst|success .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \controlUnit_inst|Selector3~0 (
// Equation(s):
// \controlUnit_inst|Selector3~0_combout  = (\controlUnit_inst|memory_wr~q  & !\registerFile_inst|success~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controlUnit_inst|memory_wr~q ),
	.datad(\registerFile_inst|success~q ),
	.cin(gnd),
	.combout(\controlUnit_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|Selector3~0 .lut_mask = 16'h00F0;
defparam \controlUnit_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \controlUnit_inst|Selector3~2 (
// Equation(s):
// \controlUnit_inst|Selector3~2_combout  = (\decorderInstruction_inst|out_opcode [1] & (\controlUnit_inst|state.ESCRITA_NA_MEMORIA~q  & ((\controlUnit_inst|Selector3~0_combout )))) # (!\decorderInstruction_inst|out_opcode [1] & 
// ((\controlUnit_inst|Selector3~1_combout ) # ((\controlUnit_inst|state.ESCRITA_NA_MEMORIA~q  & \controlUnit_inst|Selector3~0_combout ))))

	.dataa(\decorderInstruction_inst|out_opcode [1]),
	.datab(\controlUnit_inst|state.ESCRITA_NA_MEMORIA~q ),
	.datac(\controlUnit_inst|Selector3~1_combout ),
	.datad(\controlUnit_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\controlUnit_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|Selector3~2 .lut_mask = 16'hDC50;
defparam \controlUnit_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \controlUnit_inst|state.ESCRITA_NA_MEMORIA~feeder (
// Equation(s):
// \controlUnit_inst|state.ESCRITA_NA_MEMORIA~feeder_combout  = \controlUnit_inst|Selector3~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controlUnit_inst|Selector3~2_combout ),
	.cin(gnd),
	.combout(\controlUnit_inst|state.ESCRITA_NA_MEMORIA~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|state.ESCRITA_NA_MEMORIA~feeder .lut_mask = 16'hFF00;
defparam \controlUnit_inst|state.ESCRITA_NA_MEMORIA~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \controlUnit_inst|state.ESCRITA_NA_MEMORIA (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\controlUnit_inst|state.ESCRITA_NA_MEMORIA~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit_inst|state.ESCRITA_NA_MEMORIA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit_inst|state.ESCRITA_NA_MEMORIA .is_wysiwyg = "true";
defparam \controlUnit_inst|state.ESCRITA_NA_MEMORIA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \controlUnit_inst|Selector1~2 (
// Equation(s):
// \controlUnit_inst|Selector1~2_combout  = (!\controlUnit_inst|state.PRONTO~q  & (!\decorderInstruction_inst|out_opcode [2] & (!\decorderInstruction_inst|out_opcode [0] & !\full_print_module_inst|printtingScreen~q )))

	.dataa(\controlUnit_inst|state.PRONTO~q ),
	.datab(\decorderInstruction_inst|out_opcode [2]),
	.datac(\decorderInstruction_inst|out_opcode [0]),
	.datad(\full_print_module_inst|printtingScreen~q ),
	.cin(gnd),
	.combout(\controlUnit_inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|Selector1~2 .lut_mask = 16'h0001;
defparam \controlUnit_inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \controlUnit_inst|Selector1~3 (
// Equation(s):
// \controlUnit_inst|Selector1~3_combout  = (\controlUnit_inst|Selector1~2_combout ) # ((\controlUnit_inst|memory_wr~q  & (\controlUnit_inst|state.ESCREVER_NO_BANCO~q  & !\registerFile_inst|success~q )))

	.dataa(\controlUnit_inst|Selector1~2_combout ),
	.datab(\controlUnit_inst|memory_wr~q ),
	.datac(\controlUnit_inst|state.ESCREVER_NO_BANCO~q ),
	.datad(\registerFile_inst|success~q ),
	.cin(gnd),
	.combout(\controlUnit_inst|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|Selector1~3 .lut_mask = 16'hAAEA;
defparam \controlUnit_inst|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \controlUnit_inst|state.ESCREVER_NO_BANCO (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\controlUnit_inst|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit_inst|state.ESCREVER_NO_BANCO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit_inst|state.ESCREVER_NO_BANCO .is_wysiwyg = "true";
defparam \controlUnit_inst|state.ESCREVER_NO_BANCO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \controlUnit_inst|Selector0~1 (
// Equation(s):
// \controlUnit_inst|Selector0~1_combout  = (!\controlUnit_inst|state.HABILITAR_IMPRESSAO~q  & ((\controlUnit_inst|Selector3~0_combout ) # ((!\controlUnit_inst|state.ESCRITA_NA_MEMORIA~q  & !\controlUnit_inst|state.ESCREVER_NO_BANCO~q ))))

	.dataa(\controlUnit_inst|state.HABILITAR_IMPRESSAO~q ),
	.datab(\controlUnit_inst|state.ESCRITA_NA_MEMORIA~q ),
	.datac(\controlUnit_inst|state.ESCREVER_NO_BANCO~q ),
	.datad(\controlUnit_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\controlUnit_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|Selector0~1 .lut_mask = 16'h5501;
defparam \controlUnit_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \controlUnit_inst|Selector0~0 (
// Equation(s):
// \controlUnit_inst|Selector0~0_combout  = (!\controlUnit_inst|state.PRONTO~q  & ((\decorderInstruction_inst|out_opcode [2]) # ((\decorderInstruction_inst|out_opcode [0] & \decorderInstruction_inst|out_opcode [1]))))

	.dataa(\controlUnit_inst|state.PRONTO~q ),
	.datab(\decorderInstruction_inst|out_opcode [0]),
	.datac(\decorderInstruction_inst|out_opcode [2]),
	.datad(\decorderInstruction_inst|out_opcode [1]),
	.cin(gnd),
	.combout(\controlUnit_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|Selector0~0 .lut_mask = 16'h5450;
defparam \controlUnit_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \controlUnit_inst|Selector0~2 (
// Equation(s):
// \controlUnit_inst|Selector0~2_combout  = (\full_print_module_inst|printtingScreen~q ) # ((\controlUnit_inst|Selector0~1_combout  & !\controlUnit_inst|Selector0~0_combout ))

	.dataa(\controlUnit_inst|Selector0~1_combout ),
	.datab(gnd),
	.datac(\controlUnit_inst|Selector0~0_combout ),
	.datad(\full_print_module_inst|printtingScreen~q ),
	.cin(gnd),
	.combout(\controlUnit_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|Selector0~2 .lut_mask = 16'hFF0A;
defparam \controlUnit_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \controlUnit_inst|new_instruction~feeder (
// Equation(s):
// \controlUnit_inst|new_instruction~feeder_combout  = \controlUnit_inst|Selector0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controlUnit_inst|Selector0~2_combout ),
	.cin(gnd),
	.combout(\controlUnit_inst|new_instruction~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|new_instruction~feeder .lut_mask = 16'hFF00;
defparam \controlUnit_inst|new_instruction~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N31
dffeas \controlUnit_inst|new_instruction (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\controlUnit_inst|new_instruction~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit_inst|new_instruction~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit_inst|new_instruction .is_wysiwyg = "true";
defparam \controlUnit_inst|new_instruction .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \dataA[3]~input (
	.i(dataA[3]),
	.ibar(gnd),
	.o(\dataA[3]~input_o ));
// synopsys translate_off
defparam \dataA[3]~input .bus_hold = "false";
defparam \dataA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \dataA[2]~input (
	.i(dataA[2]),
	.ibar(gnd),
	.o(\dataA[2]~input_o ));
// synopsys translate_off
defparam \dataA[2]~input .bus_hold = "false";
defparam \dataA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \decorderInstruction_inst|register[0]~0 (
// Equation(s):
// \decorderInstruction_inst|register[0]~0_combout  = ((\controlUnit_inst|new_instruction~q ) # ((\dataA[3]~input_o ) # (\dataA[2]~input_o ))) # (!\clk_en~input_o )

	.dataa(\clk_en~input_o ),
	.datab(\controlUnit_inst|new_instruction~q ),
	.datac(\dataA[3]~input_o ),
	.datad(\dataA[2]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[0]~0 .lut_mask = 16'hFFFD;
defparam \decorderInstruction_inst|register[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \decorderInstruction_inst|data[27]~9 (
// Equation(s):
// \decorderInstruction_inst|data[27]~9_combout  = (\dataB[27]~input_o  & (!\decorderInstruction_inst|register[0]~0_combout  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\dataA[1]~input_o ),
	.datab(\dataB[27]~input_o ),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[27]~9_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[27]~9 .lut_mask = 16'h040C;
defparam \decorderInstruction_inst|data[27]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \decorderInstruction_inst|out_data[27] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[27]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[27] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneive_lcell_comb \controlUnit_inst|selectorAddress~0 (
// Equation(s):
// \controlUnit_inst|selectorAddress~0_combout  = !\controlUnit_inst|Selector3~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controlUnit_inst|Selector3~2_combout ),
	.cin(gnd),
	.combout(\controlUnit_inst|selectorAddress~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit_inst|selectorAddress~0 .lut_mask = 16'h00FF;
defparam \controlUnit_inst|selectorAddress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N23
dffeas \controlUnit_inst|selectorAddress (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\controlUnit_inst|selectorAddress~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit_inst|selectorAddress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit_inst|selectorAddress .is_wysiwyg = "true";
defparam \controlUnit_inst|selectorAddress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \registerFile_inst|Equal1~0 (
// Equation(s):
// \registerFile_inst|Equal1~0_combout  = (!\controlUnit_inst|selectField [2] & (!\controlUnit_inst|selectField [1] & \controlUnit_inst|selectField [0]))

	.dataa(\controlUnit_inst|selectField [2]),
	.datab(gnd),
	.datac(\controlUnit_inst|selectField [1]),
	.datad(\controlUnit_inst|selectField [0]),
	.cin(gnd),
	.combout(\registerFile_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Equal1~0 .lut_mask = 16'h0500;
defparam \registerFile_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \registerFile_inst|reg8~0 (
// Equation(s):
// \registerFile_inst|reg8~0_combout  = (\decorderInstruction_inst|out_data [27] & (!\registerFile_inst|Equal0~0_combout  & (\controlUnit_inst|selectorAddress~q  & !\registerFile_inst|Equal1~0_combout )))

	.dataa(\decorderInstruction_inst|out_data [27]),
	.datab(\registerFile_inst|Equal0~0_combout ),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\registerFile_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg8~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg8~0 .lut_mask = 16'h0020;
defparam \registerFile_inst|reg8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \registerFile_inst|reg24[9]~feeder (
// Equation(s):
// \registerFile_inst|reg24[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg8~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg24[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg24[9]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg24[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N8
cycloneive_io_ibuf \dataA[8]~input (
	.i(dataA[8]),
	.ibar(gnd),
	.o(\dataA[8]~input_o ));
// synopsys translate_off
defparam \dataA[8]~input .bus_hold = "false";
defparam \dataA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N8
cycloneive_io_ibuf \dataA[4]~input (
	.i(dataA[4]),
	.ibar(gnd),
	.o(\dataA[4]~input_o ));
// synopsys translate_off
defparam \dataA[4]~input .bus_hold = "false";
defparam \dataA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \decorderInstruction_inst|register[4]~6 (
// Equation(s):
// \decorderInstruction_inst|register[4]~6_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & ((\dataA[0]~input_o  & ((\dataA[4]~input_o ))) # (!\dataA[0]~input_o  & (\dataA[8]~input_o ))))

	.dataa(\dataA[8]~input_o ),
	.datab(\dataA[0]~input_o ),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[4]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[4]~6 .lut_mask = 16'h0E02;
defparam \decorderInstruction_inst|register[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \decorderInstruction_inst|out_register[4] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|register[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[4] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneive_lcell_comb \registerFile_inst|Decoder0~32 (
// Equation(s):
// \registerFile_inst|Decoder0~32_combout  = (!\controlUnit_inst|selectField [2] & (\controlUnit_inst|register_wr~q  & ((!\controlUnit_inst|selectField [1]) # (!\controlUnit_inst|selectField [0]))))

	.dataa(\controlUnit_inst|selectField [0]),
	.datab(\controlUnit_inst|selectField [1]),
	.datac(\controlUnit_inst|selectField [2]),
	.datad(\controlUnit_inst|register_wr~q ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~32 .lut_mask = 16'h0700;
defparam \registerFile_inst|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \registerFile_inst|Decoder0~33 (
// Equation(s):
// \registerFile_inst|Decoder0~33_combout  = (\controlUnit_inst|selectorAddress~q  & \registerFile_inst|Decoder0~32_combout )

	.dataa(\controlUnit_inst|selectorAddress~q ),
	.datab(gnd),
	.datac(\registerFile_inst|Decoder0~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~33 .lut_mask = 16'hA0A0;
defparam \registerFile_inst|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \dataA[5]~input (
	.i(dataA[5]),
	.ibar(gnd),
	.o(\dataA[5]~input_o ));
// synopsys translate_off
defparam \dataA[5]~input .bus_hold = "false";
defparam \dataA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \decorderInstruction_inst|register[1]~3 (
// Equation(s):
// \decorderInstruction_inst|register[1]~3_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & ((\dataA[0]~input_o  & (\dataA[1]~input_o )) # (!\dataA[0]~input_o  & ((\dataA[5]~input_o )))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataA[1]~input_o ),
	.datac(\dataA[5]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[1]~3 .lut_mask = 16'h4450;
defparam \decorderInstruction_inst|register[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \decorderInstruction_inst|out_register[1] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|register[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[1] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \decorderInstruction_inst|register[0]~2 (
// Equation(s):
// \decorderInstruction_inst|register[0]~2_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & ((\dataA[0]~input_o ) # (\dataA[4]~input_o )))

	.dataa(gnd),
	.datab(\dataA[0]~input_o ),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[4]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[0]~2 .lut_mask = 16'h0F0C;
defparam \decorderInstruction_inst|register[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \decorderInstruction_inst|out_register[0] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|register[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[0] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N20
cycloneive_lcell_comb \registerFile_inst|Decoder0~34 (
// Equation(s):
// \registerFile_inst|Decoder0~34_combout  = (\decorderInstruction_inst|out_register [4] & (\registerFile_inst|Decoder0~33_combout  & (!\decorderInstruction_inst|out_register [1] & !\decorderInstruction_inst|out_register [0])))

	.dataa(\decorderInstruction_inst|out_register [4]),
	.datab(\registerFile_inst|Decoder0~33_combout ),
	.datac(\decorderInstruction_inst|out_register [1]),
	.datad(\decorderInstruction_inst|out_register [0]),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~34 .lut_mask = 16'h0008;
defparam \registerFile_inst|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \dataA[7]~input (
	.i(dataA[7]),
	.ibar(gnd),
	.o(\dataA[7]~input_o ));
// synopsys translate_off
defparam \dataA[7]~input .bus_hold = "false";
defparam \dataA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \decorderInstruction_inst|register[3]~5 (
// Equation(s):
// \decorderInstruction_inst|register[3]~5_combout  = (\dataA[7]~input_o  & (!\decorderInstruction_inst|register[0]~0_combout  & !\dataA[0]~input_o ))

	.dataa(\dataA[7]~input_o ),
	.datab(gnd),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[3]~5 .lut_mask = 16'h000A;
defparam \decorderInstruction_inst|register[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \decorderInstruction_inst|out_register[3] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|register[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[3] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \dataA[6]~input (
	.i(dataA[6]),
	.ibar(gnd),
	.o(\dataA[6]~input_o ));
// synopsys translate_off
defparam \dataA[6]~input .bus_hold = "false";
defparam \dataA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \decorderInstruction_inst|register[2]~4 (
// Equation(s):
// \decorderInstruction_inst|register[2]~4_combout  = (\dataA[6]~input_o  & (!\decorderInstruction_inst|register[0]~0_combout  & !\dataA[0]~input_o ))

	.dataa(\dataA[6]~input_o ),
	.datab(gnd),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[2]~4 .lut_mask = 16'h000A;
defparam \decorderInstruction_inst|register[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \decorderInstruction_inst|out_register[2] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|register[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[2] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \registerFile_inst|Decoder0~74 (
// Equation(s):
// \registerFile_inst|Decoder0~74_combout  = (\controlUnit_inst|selectorAddress~q  & (\registerFile_inst|Decoder0~34_combout  & (\decorderInstruction_inst|out_register [3] & !\decorderInstruction_inst|out_register [2])))

	.dataa(\controlUnit_inst|selectorAddress~q ),
	.datab(\registerFile_inst|Decoder0~34_combout ),
	.datac(\decorderInstruction_inst|out_register [3]),
	.datad(\decorderInstruction_inst|out_register [2]),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~74_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~74 .lut_mask = 16'h0080;
defparam \registerFile_inst|Decoder0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \registerFile_inst|reg24[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg24[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg24 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg24[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg24[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \full_print_module_inst|printModule_inst|out_check_value[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_sync_inst|pixel_y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[3] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N29
dffeas \full_print_module_inst|printModule_inst|out_check_value[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_sync_inst|pixel_y [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[1] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \full_print_module_inst|printModule_inst|out_check_value[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_sync_inst|pixel_y [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[0] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N3
dffeas \full_print_module_inst|printModule_inst|out_check_value[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_sync_inst|pixel_y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[2] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \registerFile_inst|always1~6 (
// Equation(s):
// \registerFile_inst|always1~6_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [1] & (!\full_print_module_inst|printModule_inst|out_check_value [0] & \full_print_module_inst|printModule_inst|out_check_value [2]))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.datac(gnd),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [2]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~6 .lut_mask = 16'h1100;
defparam \registerFile_inst|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N17
dffeas \full_print_module_inst|printModule_inst|out_check_value[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_sync_inst|pixel_y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|out_memory_address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_check_value[4] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_check_value[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \registerFile_inst|always1~5 (
// Equation(s):
// \registerFile_inst|always1~5_combout  = (\full_print_module_inst|printModule_inst|out_check_value [4] & !\full_print_module_inst|printModule_inst|out_check_value [2])

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datac(gnd),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [2]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~5 .lut_mask = 16'h00CC;
defparam \registerFile_inst|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \registerFile_inst|always1~90 (
// Equation(s):
// \registerFile_inst|always1~90_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|reg24 [9] & \registerFile_inst|always1~6_combout ))))

	.dataa(\registerFile_inst|reg24 [9]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|always1~6_combout ),
	.datad(\registerFile_inst|always1~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~90_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~90 .lut_mask = 16'h3320;
defparam \registerFile_inst|always1~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \registerFile_inst|always1~81 (
// Equation(s):
// \registerFile_inst|always1~81_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & (!\full_print_module_inst|printModule_inst|out_check_value [1] & !\full_print_module_inst|printModule_inst|out_check_value [0]))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datac(gnd),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~81_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~81 .lut_mask = 16'h0011;
defparam \registerFile_inst|always1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \registerFile_inst|always1~91 (
// Equation(s):
// \registerFile_inst|always1~91_combout  = (\registerFile_inst|always1~90_combout ) # ((!\full_print_module_inst|printModule_inst|out_check_value [4] & ((!\registerFile_inst|always1~81_combout ) # (!\registerFile_inst|reg24 [9]))))

	.dataa(\registerFile_inst|always1~90_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datac(\registerFile_inst|reg24 [9]),
	.datad(\registerFile_inst|always1~81_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~91_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~91 .lut_mask = 16'hABBB;
defparam \registerFile_inst|always1~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
cycloneive_lcell_comb \registerFile_inst|Decoder0~38 (
// Equation(s):
// \registerFile_inst|Decoder0~38_combout  = (\registerFile_inst|Decoder0~32_combout  & (\controlUnit_inst|selectorAddress~q  & \decorderInstruction_inst|out_register [1]))

	.dataa(\registerFile_inst|Decoder0~32_combout ),
	.datab(\controlUnit_inst|selectorAddress~q ),
	.datac(\decorderInstruction_inst|out_register [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~38 .lut_mask = 16'h8080;
defparam \registerFile_inst|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
cycloneive_lcell_comb \demultiplexador_inst_address|out2[2]~1 (
// Equation(s):
// \demultiplexador_inst_address|out2[2]~1_combout  = (\controlUnit_inst|selectorAddress~q  & \decorderInstruction_inst|out_register [2])

	.dataa(gnd),
	.datab(\controlUnit_inst|selectorAddress~q ),
	.datac(gnd),
	.datad(\decorderInstruction_inst|out_register [2]),
	.cin(gnd),
	.combout(\demultiplexador_inst_address|out2[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \demultiplexador_inst_address|out2[2]~1 .lut_mask = 16'hCC00;
defparam \demultiplexador_inst_address|out2[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
cycloneive_lcell_comb \registerFile_inst|Decoder0~61 (
// Equation(s):
// \registerFile_inst|Decoder0~61_combout  = (\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [4] & !\decorderInstruction_inst|out_register [0]))

	.dataa(gnd),
	.datab(\controlUnit_inst|selectorAddress~q ),
	.datac(\decorderInstruction_inst|out_register [4]),
	.datad(\decorderInstruction_inst|out_register [0]),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~61_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~61 .lut_mask = 16'h00C0;
defparam \registerFile_inst|Decoder0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N6
cycloneive_lcell_comb \demultiplexador_inst_address|out2[3]~0 (
// Equation(s):
// \demultiplexador_inst_address|out2[3]~0_combout  = (\controlUnit_inst|selectorAddress~q  & \decorderInstruction_inst|out_register [3])

	.dataa(gnd),
	.datab(\controlUnit_inst|selectorAddress~q ),
	.datac(gnd),
	.datad(\decorderInstruction_inst|out_register [3]),
	.cin(gnd),
	.combout(\demultiplexador_inst_address|out2[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \demultiplexador_inst_address|out2[3]~0 .lut_mask = 16'hCC00;
defparam \demultiplexador_inst_address|out2[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
cycloneive_lcell_comb \registerFile_inst|Decoder0~62 (
// Equation(s):
// \registerFile_inst|Decoder0~62_combout  = (\registerFile_inst|Decoder0~38_combout  & (!\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~61_combout  & !\demultiplexador_inst_address|out2[3]~0_combout )))

	.dataa(\registerFile_inst|Decoder0~38_combout ),
	.datab(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datac(\registerFile_inst|Decoder0~61_combout ),
	.datad(\demultiplexador_inst_address|out2[3]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~62_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~62 .lut_mask = 16'h0020;
defparam \registerFile_inst|Decoder0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N19
dffeas \registerFile_inst|reg18[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg18 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg18[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg18[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \registerFile_inst|always1~13 (
// Equation(s):
// \registerFile_inst|always1~13_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [0] & !\full_print_module_inst|printModule_inst|out_check_value [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~13 .lut_mask = 16'h000F;
defparam \registerFile_inst|always1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \registerFile_inst|always1~58 (
// Equation(s):
// \registerFile_inst|always1~58_combout  = (\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [2] & ((!\registerFile_inst|reg18 [9]) # (!\registerFile_inst|always1~13_combout ))))

	.dataa(\registerFile_inst|always1~13_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [2]),
	.datac(\registerFile_inst|reg18 [9]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~58_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~58 .lut_mask = 16'hFF4C;
defparam \registerFile_inst|always1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \registerFile_inst|always1~14 (
// Equation(s):
// \registerFile_inst|always1~14_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & (!\full_print_module_inst|printModule_inst|out_check_value [2] & (!\full_print_module_inst|printModule_inst|out_check_value [4] & 
// \registerFile_inst|always1~13_combout )))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [2]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datad(\registerFile_inst|always1~13_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~14 .lut_mask = 16'h0100;
defparam \registerFile_inst|always1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \registerFile_inst|always1~59 (
// Equation(s):
// \registerFile_inst|always1~59_combout  = (\registerFile_inst|reg18 [9] & ((\registerFile_inst|always1~14_combout ) # ((\registerFile_inst|always1~58_combout  & \full_print_module_inst|printModule_inst|out_check_value [4])))) # (!\registerFile_inst|reg18 
// [9] & (\registerFile_inst|always1~58_combout  & (\full_print_module_inst|printModule_inst|out_check_value [4])))

	.dataa(\registerFile_inst|reg18 [9]),
	.datab(\registerFile_inst|always1~58_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datad(\registerFile_inst|always1~14_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~59_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~59 .lut_mask = 16'hEAC0;
defparam \registerFile_inst|always1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \registerFile_inst|reg17[9]~feeder (
// Equation(s):
// \registerFile_inst|reg17[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg8~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg17[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg17[9]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg17[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
cycloneive_lcell_comb \registerFile_inst|Decoder0~59 (
// Equation(s):
// \registerFile_inst|Decoder0~59_combout  = (\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [4] & \decorderInstruction_inst|out_register [0]))

	.dataa(gnd),
	.datab(\controlUnit_inst|selectorAddress~q ),
	.datac(\decorderInstruction_inst|out_register [4]),
	.datad(\decorderInstruction_inst|out_register [0]),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~59_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~59 .lut_mask = 16'hC000;
defparam \registerFile_inst|Decoder0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \registerFile_inst|Decoder0~35 (
// Equation(s):
// \registerFile_inst|Decoder0~35_combout  = (\registerFile_inst|Decoder0~32_combout  & ((!\decorderInstruction_inst|out_register [1]) # (!\controlUnit_inst|selectorAddress~q )))

	.dataa(gnd),
	.datab(\controlUnit_inst|selectorAddress~q ),
	.datac(\decorderInstruction_inst|out_register [1]),
	.datad(\registerFile_inst|Decoder0~32_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~35 .lut_mask = 16'h3F00;
defparam \registerFile_inst|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \registerFile_inst|Decoder0~63 (
// Equation(s):
// \registerFile_inst|Decoder0~63_combout  = (!\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~59_combout  & (!\demultiplexador_inst_address|out2[3]~0_combout  & \registerFile_inst|Decoder0~35_combout )))

	.dataa(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datab(\registerFile_inst|Decoder0~59_combout ),
	.datac(\demultiplexador_inst_address|out2[3]~0_combout ),
	.datad(\registerFile_inst|Decoder0~35_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~63_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~63 .lut_mask = 16'h0400;
defparam \registerFile_inst|Decoder0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N25
dffeas \registerFile_inst|reg17[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg17[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg17 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg17[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg17[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneive_lcell_comb \registerFile_inst|always1~60 (
// Equation(s):
// \registerFile_inst|always1~60_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|always1~6_combout  & \registerFile_inst|reg17 [9]))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\registerFile_inst|always1~6_combout ),
	.datac(\registerFile_inst|always1~5_combout ),
	.datad(\registerFile_inst|reg17 [9]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~60_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~60 .lut_mask = 16'h5450;
defparam \registerFile_inst|always1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneive_lcell_comb \registerFile_inst|always1~61 (
// Equation(s):
// \registerFile_inst|always1~61_combout  = (\full_print_module_inst|printModule_inst|out_check_value [1]) # ((\full_print_module_inst|printModule_inst|out_check_value [0]) # ((\full_print_module_inst|printModule_inst|out_check_value [3]) # 
// (!\registerFile_inst|reg17 [9])))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datad(\registerFile_inst|reg17 [9]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~61_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~61 .lut_mask = 16'hFEFF;
defparam \registerFile_inst|always1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \registerFile_inst|always1~62 (
// Equation(s):
// \registerFile_inst|always1~62_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~60_combout ) # ((\registerFile_inst|always1~61_combout  & !\full_print_module_inst|printModule_inst|out_check_value [4]))))

	.dataa(\registerFile_inst|always1~60_combout ),
	.datab(\registerFile_inst|always1~61_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datad(\registerFile_inst|always1~4_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~62_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~62 .lut_mask = 16'hAE00;
defparam \registerFile_inst|always1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~14 (
// Equation(s):
// \registerFile_inst|out_readData[0]~14_combout  = (!\registerFile_inst|always1~62_combout  & ((\registerFile_inst|always1~59_combout ) # (!\registerFile_inst|always1~4_combout )))

	.dataa(\registerFile_inst|always1~59_combout ),
	.datab(gnd),
	.datac(\registerFile_inst|always1~4_combout ),
	.datad(\registerFile_inst|always1~62_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~14 .lut_mask = 16'h00AF;
defparam \registerFile_inst|out_readData[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \registerFile_inst|always1~54 (
// Equation(s):
// \registerFile_inst|always1~54_combout  = (\registerFile_inst|always1~4_combout  & ((!\full_print_module_inst|printModule_inst|out_check_value [3]) # (!\full_print_module_inst|printModule_inst|out_check_value [4])))

	.dataa(\registerFile_inst|always1~4_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datac(gnd),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~54_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~54 .lut_mask = 16'h22AA;
defparam \registerFile_inst|always1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
cycloneive_lcell_comb \registerFile_inst|reg21[9]~feeder (
// Equation(s):
// \registerFile_inst|reg21[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg8~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg21[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg21[9]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg21[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \registerFile_inst|Decoder0~60 (
// Equation(s):
// \registerFile_inst|Decoder0~60_combout  = (\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~59_combout  & (!\demultiplexador_inst_address|out2[3]~0_combout  & \registerFile_inst|Decoder0~35_combout )))

	.dataa(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datab(\registerFile_inst|Decoder0~59_combout ),
	.datac(\demultiplexador_inst_address|out2[3]~0_combout ),
	.datad(\registerFile_inst|Decoder0~35_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~60_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~60 .lut_mask = 16'h0800;
defparam \registerFile_inst|Decoder0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N9
dffeas \registerFile_inst|reg21[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg21[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg21 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg21[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg21[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~12 (
// Equation(s):
// \registerFile_inst|out_readData[0]~12_combout  = (\full_print_module_inst|printModule_inst|out_check_value [2] & \full_print_module_inst|printModule_inst|out_check_value [4])

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~12 .lut_mask = 16'hAA00;
defparam \registerFile_inst|out_readData[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N26
cycloneive_lcell_comb \registerFile_inst|always1~53 (
// Equation(s):
// \registerFile_inst|always1~53_combout  = (\registerFile_inst|reg21 [9] & ((\registerFile_inst|always1~14_combout ) # ((!\registerFile_inst|always1~13_combout  & \registerFile_inst|out_readData[0]~12_combout )))) # (!\registerFile_inst|reg21 [9] & 
// (((\registerFile_inst|out_readData[0]~12_combout ))))

	.dataa(\registerFile_inst|always1~13_combout ),
	.datab(\registerFile_inst|reg21 [9]),
	.datac(\registerFile_inst|out_readData[0]~12_combout ),
	.datad(\registerFile_inst|always1~14_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~53_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~53 .lut_mask = 16'hFC70;
defparam \registerFile_inst|always1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \registerFile_inst|reg20[9]~feeder (
// Equation(s):
// \registerFile_inst|reg20[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg20[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg20[9]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg20[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \registerFile_inst|Decoder0~75 (
// Equation(s):
// \registerFile_inst|Decoder0~75_combout  = (!\decorderInstruction_inst|out_register [3] & (\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [2] & \registerFile_inst|Decoder0~34_combout )))

	.dataa(\decorderInstruction_inst|out_register [3]),
	.datab(\controlUnit_inst|selectorAddress~q ),
	.datac(\decorderInstruction_inst|out_register [2]),
	.datad(\registerFile_inst|Decoder0~34_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~75_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~75 .lut_mask = 16'h4000;
defparam \registerFile_inst|Decoder0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N1
dffeas \registerFile_inst|reg20[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg20[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg20 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg20[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg20[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \registerFile_inst|always1~56 (
// Equation(s):
// \registerFile_inst|always1~56_combout  = ((\full_print_module_inst|printModule_inst|out_check_value [1]) # ((\full_print_module_inst|printModule_inst|out_check_value [0]) # (\full_print_module_inst|printModule_inst|out_check_value [3]))) # 
// (!\registerFile_inst|reg20 [9])

	.dataa(\registerFile_inst|reg20 [9]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~56_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~56 .lut_mask = 16'hFFFD;
defparam \registerFile_inst|always1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \registerFile_inst|always1~55 (
// Equation(s):
// \registerFile_inst|always1~55_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|always1~6_combout  & \registerFile_inst|reg20 [9]))))

	.dataa(\registerFile_inst|always1~6_combout ),
	.datab(\registerFile_inst|always1~5_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datad(\registerFile_inst|reg20 [9]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~55_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~55 .lut_mask = 16'h0E0C;
defparam \registerFile_inst|always1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \registerFile_inst|always1~57 (
// Equation(s):
// \registerFile_inst|always1~57_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~55_combout ) # ((\registerFile_inst|always1~56_combout  & !\full_print_module_inst|printModule_inst|out_check_value [4]))))

	.dataa(\registerFile_inst|always1~4_combout ),
	.datab(\registerFile_inst|always1~56_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datad(\registerFile_inst|always1~55_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~57_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~57 .lut_mask = 16'hAA08;
defparam \registerFile_inst|always1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~13 (
// Equation(s):
// \registerFile_inst|out_readData[0]~13_combout  = (!\registerFile_inst|always1~57_combout  & ((\registerFile_inst|always1~53_combout ) # (!\registerFile_inst|always1~54_combout )))

	.dataa(gnd),
	.datab(\registerFile_inst|always1~54_combout ),
	.datac(\registerFile_inst|always1~53_combout ),
	.datad(\registerFile_inst|always1~57_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~13 .lut_mask = 16'h00F3;
defparam \registerFile_inst|out_readData[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \registerFile_inst|reg23[9]~feeder (
// Equation(s):
// \registerFile_inst|reg23[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg8~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg23[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg23[9]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg23[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
cycloneive_lcell_comb \registerFile_inst|Decoder0~64 (
// Equation(s):
// \registerFile_inst|Decoder0~64_combout  = (\registerFile_inst|Decoder0~38_combout  & (\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~59_combout  & !\demultiplexador_inst_address|out2[3]~0_combout )))

	.dataa(\registerFile_inst|Decoder0~38_combout ),
	.datab(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datac(\registerFile_inst|Decoder0~59_combout ),
	.datad(\demultiplexador_inst_address|out2[3]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~64_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~64 .lut_mask = 16'h0080;
defparam \registerFile_inst|Decoder0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N23
dffeas \registerFile_inst|reg23[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg23[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg23 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg23[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg23[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \registerFile_inst|always1~63 (
// Equation(s):
// \registerFile_inst|always1~63_combout  = (\full_print_module_inst|printModule_inst|out_check_value [2] & (((\full_print_module_inst|printModule_inst|out_check_value [1]) # (\full_print_module_inst|printModule_inst|out_check_value [0])) # 
// (!\registerFile_inst|reg23 [9])))

	.dataa(\registerFile_inst|reg23 [9]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [2]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~63_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~63 .lut_mask = 16'hF0D0;
defparam \registerFile_inst|always1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \registerFile_inst|always1~64 (
// Equation(s):
// \registerFile_inst|always1~64_combout  = (\full_print_module_inst|printModule_inst|out_check_value [4] & ((\full_print_module_inst|printModule_inst|out_check_value [3]) # (\registerFile_inst|always1~63_combout )))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datad(\registerFile_inst|always1~63_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~64_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~64 .lut_mask = 16'hAAA0;
defparam \registerFile_inst|always1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \registerFile_inst|always1~65 (
// Equation(s):
// \registerFile_inst|always1~65_combout  = ((\registerFile_inst|always1~64_combout ) # ((\registerFile_inst|reg23 [9] & \registerFile_inst|always1~14_combout ))) # (!\registerFile_inst|always1~4_combout )

	.dataa(\registerFile_inst|reg23 [9]),
	.datab(\registerFile_inst|always1~4_combout ),
	.datac(\registerFile_inst|always1~14_combout ),
	.datad(\registerFile_inst|always1~64_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~65_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~65 .lut_mask = 16'hFFB3;
defparam \registerFile_inst|always1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N30
cycloneive_lcell_comb \registerFile_inst|Decoder0~65 (
// Equation(s):
// \registerFile_inst|Decoder0~65_combout  = (\registerFile_inst|Decoder0~38_combout  & (\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~61_combout  & !\demultiplexador_inst_address|out2[3]~0_combout )))

	.dataa(\registerFile_inst|Decoder0~38_combout ),
	.datab(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datac(\registerFile_inst|Decoder0~61_combout ),
	.datad(\demultiplexador_inst_address|out2[3]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~65_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~65 .lut_mask = 16'h0080;
defparam \registerFile_inst|Decoder0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N29
dffeas \registerFile_inst|reg22[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg22 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg22[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg22[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \registerFile_inst|always1~66 (
// Equation(s):
// \registerFile_inst|always1~66_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|reg22 [9] & \registerFile_inst|always1~6_combout ))))

	.dataa(\registerFile_inst|reg22 [9]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|always1~6_combout ),
	.datad(\registerFile_inst|always1~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~66_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~66 .lut_mask = 16'h3320;
defparam \registerFile_inst|always1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cycloneive_lcell_comb \registerFile_inst|always1~67 (
// Equation(s):
// \registerFile_inst|always1~67_combout  = (\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [1]) # ((\full_print_module_inst|printModule_inst|out_check_value [0]) # 
// (!\registerFile_inst|reg22 [9])))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datac(\registerFile_inst|reg22 [9]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~67_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~67 .lut_mask = 16'hFFEF;
defparam \registerFile_inst|always1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \registerFile_inst|always1~68 (
// Equation(s):
// \registerFile_inst|always1~68_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~66_combout ) # ((!\full_print_module_inst|printModule_inst|out_check_value [4] & \registerFile_inst|always1~67_combout ))))

	.dataa(\registerFile_inst|always1~4_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datac(\registerFile_inst|always1~66_combout ),
	.datad(\registerFile_inst|always1~67_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~68_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~68 .lut_mask = 16'hA2A0;
defparam \registerFile_inst|always1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \registerFile_inst|Decoder0~43 (
// Equation(s):
// \registerFile_inst|Decoder0~43_combout  = (\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [3] & (!\decorderInstruction_inst|out_register [4] & \decorderInstruction_inst|out_register [2])))

	.dataa(\controlUnit_inst|selectorAddress~q ),
	.datab(\decorderInstruction_inst|out_register [3]),
	.datac(\decorderInstruction_inst|out_register [4]),
	.datad(\decorderInstruction_inst|out_register [2]),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~43 .lut_mask = 16'h0800;
defparam \registerFile_inst|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \demultiplexador_inst_address|out2[0]~2 (
// Equation(s):
// \demultiplexador_inst_address|out2[0]~2_combout  = (\controlUnit_inst|selectorAddress~q  & \decorderInstruction_inst|out_register [0])

	.dataa(\controlUnit_inst|selectorAddress~q ),
	.datab(gnd),
	.datac(\decorderInstruction_inst|out_register [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\demultiplexador_inst_address|out2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \demultiplexador_inst_address|out2[0]~2 .lut_mask = 16'hA0A0;
defparam \demultiplexador_inst_address|out2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \demultiplexador_inst_address|out2[1]~3 (
// Equation(s):
// \demultiplexador_inst_address|out2[1]~3_combout  = (\decorderInstruction_inst|out_register [1] & \controlUnit_inst|selectorAddress~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\decorderInstruction_inst|out_register [1]),
	.datad(\controlUnit_inst|selectorAddress~q ),
	.cin(gnd),
	.combout(\demultiplexador_inst_address|out2[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \demultiplexador_inst_address|out2[1]~3 .lut_mask = 16'hF000;
defparam \demultiplexador_inst_address|out2[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \registerFile_inst|Decoder0~58 (
// Equation(s):
// \registerFile_inst|Decoder0~58_combout  = (\registerFile_inst|Decoder0~43_combout  & (\demultiplexador_inst_address|out2[0]~2_combout  & (\registerFile_inst|Decoder0~32_combout  & \demultiplexador_inst_address|out2[1]~3_combout )))

	.dataa(\registerFile_inst|Decoder0~43_combout ),
	.datab(\demultiplexador_inst_address|out2[0]~2_combout ),
	.datac(\registerFile_inst|Decoder0~32_combout ),
	.datad(\demultiplexador_inst_address|out2[1]~3_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~58_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~58 .lut_mask = 16'h8000;
defparam \registerFile_inst|Decoder0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N27
dffeas \registerFile_inst|reg15[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg15 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg15[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg15[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \registerFile_inst|always1~51 (
// Equation(s):
// \registerFile_inst|always1~51_combout  = (\full_print_module_inst|printModule_inst|out_check_value [1]) # ((\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [0]) # 
// (!\registerFile_inst|reg15 [9])))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|reg15 [9]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~51_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~51 .lut_mask = 16'hFFEF;
defparam \registerFile_inst|always1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \registerFile_inst|always1~50 (
// Equation(s):
// \registerFile_inst|always1~50_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|reg15 [9] & \registerFile_inst|always1~6_combout ))))

	.dataa(\registerFile_inst|always1~5_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|reg15 [9]),
	.datad(\registerFile_inst|always1~6_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~50_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~50 .lut_mask = 16'h3222;
defparam \registerFile_inst|always1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \registerFile_inst|always1~52 (
// Equation(s):
// \registerFile_inst|always1~52_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~50_combout ) # ((!\full_print_module_inst|printModule_inst|out_check_value [4] & \registerFile_inst|always1~51_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datab(\registerFile_inst|always1~51_combout ),
	.datac(\registerFile_inst|always1~4_combout ),
	.datad(\registerFile_inst|always1~50_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~52_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~52 .lut_mask = 16'hF040;
defparam \registerFile_inst|always1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
cycloneive_lcell_comb \registerFile_inst|Decoder0~66 (
// Equation(s):
// \registerFile_inst|Decoder0~66_combout  = (\registerFile_inst|Decoder0~38_combout  & (!\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~59_combout  & !\demultiplexador_inst_address|out2[3]~0_combout )))

	.dataa(\registerFile_inst|Decoder0~38_combout ),
	.datab(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datac(\registerFile_inst|Decoder0~59_combout ),
	.datad(\demultiplexador_inst_address|out2[3]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~66_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~66 .lut_mask = 16'h0020;
defparam \registerFile_inst|Decoder0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N21
dffeas \registerFile_inst|reg19[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg19 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg19[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg19[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneive_lcell_comb \registerFile_inst|always1~69 (
// Equation(s):
// \registerFile_inst|always1~69_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|reg19 [9] & \registerFile_inst|always1~6_combout ))))

	.dataa(\registerFile_inst|reg19 [9]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|always1~5_combout ),
	.datad(\registerFile_inst|always1~6_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~69_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~69 .lut_mask = 16'h3230;
defparam \registerFile_inst|always1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \registerFile_inst|always1~70 (
// Equation(s):
// \registerFile_inst|always1~70_combout  = (\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [1]) # ((\full_print_module_inst|printModule_inst|out_check_value [0]) # 
// (!\registerFile_inst|reg19 [9])))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datac(\registerFile_inst|reg19 [9]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~70_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~70 .lut_mask = 16'hFFEF;
defparam \registerFile_inst|always1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \registerFile_inst|always1~71 (
// Equation(s):
// \registerFile_inst|always1~71_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~69_combout ) # ((!\full_print_module_inst|printModule_inst|out_check_value [4] & \registerFile_inst|always1~70_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datab(\registerFile_inst|always1~69_combout ),
	.datac(\registerFile_inst|always1~4_combout ),
	.datad(\registerFile_inst|always1~70_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~71_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~71 .lut_mask = 16'hD0C0;
defparam \registerFile_inst|always1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \registerFile_inst|reg16[9]~feeder (
// Equation(s):
// \registerFile_inst|reg16[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg16[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg16[9]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg16[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \registerFile_inst|Decoder0~76 (
// Equation(s):
// \registerFile_inst|Decoder0~76_combout  = (\registerFile_inst|Decoder0~34_combout  & (((!\decorderInstruction_inst|out_register [3] & !\decorderInstruction_inst|out_register [2])) # (!\controlUnit_inst|selectorAddress~q )))

	.dataa(\decorderInstruction_inst|out_register [3]),
	.datab(\controlUnit_inst|selectorAddress~q ),
	.datac(\decorderInstruction_inst|out_register [2]),
	.datad(\registerFile_inst|Decoder0~34_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~76_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~76 .lut_mask = 16'h3700;
defparam \registerFile_inst|Decoder0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N13
dffeas \registerFile_inst|reg16[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg16[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg16 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg16[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg16[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \registerFile_inst|always1~72 (
// Equation(s):
// \registerFile_inst|always1~72_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|reg16 [9] & \registerFile_inst|always1~6_combout ))))

	.dataa(\registerFile_inst|reg16 [9]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|always1~6_combout ),
	.datad(\registerFile_inst|always1~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~72_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~72 .lut_mask = 16'h3320;
defparam \registerFile_inst|always1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \registerFile_inst|always1~73 (
// Equation(s):
// \registerFile_inst|always1~73_combout  = ((\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [1]) # (\full_print_module_inst|printModule_inst|out_check_value [0]))) # 
// (!\registerFile_inst|reg16 [9])

	.dataa(\registerFile_inst|reg16 [9]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~73_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~73 .lut_mask = 16'hFFFD;
defparam \registerFile_inst|always1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \registerFile_inst|always1~74 (
// Equation(s):
// \registerFile_inst|always1~74_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~72_combout ) # ((\registerFile_inst|always1~73_combout  & !\full_print_module_inst|printModule_inst|out_check_value [4]))))

	.dataa(\registerFile_inst|always1~72_combout ),
	.datab(\registerFile_inst|always1~73_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datad(\registerFile_inst|always1~4_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~74_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~74 .lut_mask = 16'hAE00;
defparam \registerFile_inst|always1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~15 (
// Equation(s):
// \registerFile_inst|out_readData[0]~15_combout  = (!\registerFile_inst|always1~68_combout  & (!\registerFile_inst|always1~52_combout  & (!\registerFile_inst|always1~71_combout  & !\registerFile_inst|always1~74_combout )))

	.dataa(\registerFile_inst|always1~68_combout ),
	.datab(\registerFile_inst|always1~52_combout ),
	.datac(\registerFile_inst|always1~71_combout ),
	.datad(\registerFile_inst|always1~74_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~15 .lut_mask = 16'h0001;
defparam \registerFile_inst|out_readData[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~16 (
// Equation(s):
// \registerFile_inst|out_readData[0]~16_combout  = (\registerFile_inst|out_readData[0]~14_combout  & (\registerFile_inst|out_readData[0]~13_combout  & (\registerFile_inst|always1~65_combout  & \registerFile_inst|out_readData[0]~15_combout )))

	.dataa(\registerFile_inst|out_readData[0]~14_combout ),
	.datab(\registerFile_inst|out_readData[0]~13_combout ),
	.datac(\registerFile_inst|always1~65_combout ),
	.datad(\registerFile_inst|out_readData[0]~15_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~16 .lut_mask = 16'h8000;
defparam \registerFile_inst|out_readData[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N18
cycloneive_lcell_comb \registerFile_inst|reg12[9]~feeder (
// Equation(s):
// \registerFile_inst|reg12[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg12[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg12[9]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg12[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \registerFile_inst|Decoder0~45 (
// Equation(s):
// \registerFile_inst|Decoder0~45_combout  = (\registerFile_inst|Decoder0~32_combout  & (!\demultiplexador_inst_address|out2[0]~2_combout  & (\registerFile_inst|Decoder0~43_combout  & !\demultiplexador_inst_address|out2[1]~3_combout )))

	.dataa(\registerFile_inst|Decoder0~32_combout ),
	.datab(\demultiplexador_inst_address|out2[0]~2_combout ),
	.datac(\registerFile_inst|Decoder0~43_combout ),
	.datad(\demultiplexador_inst_address|out2[1]~3_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~45 .lut_mask = 16'h0020;
defparam \registerFile_inst|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N19
dffeas \registerFile_inst|reg12[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg12[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg12 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg12[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg12[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N4
cycloneive_lcell_comb \registerFile_inst|always1~23 (
// Equation(s):
// \registerFile_inst|always1~23_combout  = (\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [2] & ((!\registerFile_inst|always1~13_combout ) # (!\registerFile_inst|reg12 [9]))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\registerFile_inst|reg12 [9]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [2]),
	.datad(\registerFile_inst|always1~13_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~23_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~23 .lut_mask = 16'hBAFA;
defparam \registerFile_inst|always1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
cycloneive_lcell_comb \registerFile_inst|always1~24 (
// Equation(s):
// \registerFile_inst|always1~24_combout  = (\registerFile_inst|always1~23_combout  & ((\full_print_module_inst|printModule_inst|out_check_value [4]) # ((\registerFile_inst|reg12 [9] & \registerFile_inst|always1~14_combout )))) # 
// (!\registerFile_inst|always1~23_combout  & (\registerFile_inst|reg12 [9] & ((\registerFile_inst|always1~14_combout ))))

	.dataa(\registerFile_inst|always1~23_combout ),
	.datab(\registerFile_inst|reg12 [9]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datad(\registerFile_inst|always1~14_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~24_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~24 .lut_mask = 16'hECA0;
defparam \registerFile_inst|always1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \registerFile_inst|Decoder0~36 (
// Equation(s):
// \registerFile_inst|Decoder0~36_combout  = (\decorderInstruction_inst|out_register [3] & (!\decorderInstruction_inst|out_register [4] & \controlUnit_inst|selectorAddress~q ))

	.dataa(\decorderInstruction_inst|out_register [3]),
	.datab(\decorderInstruction_inst|out_register [4]),
	.datac(gnd),
	.datad(\controlUnit_inst|selectorAddress~q ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~36 .lut_mask = 16'h2200;
defparam \registerFile_inst|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \registerFile_inst|Decoder0~42 (
// Equation(s):
// \registerFile_inst|Decoder0~42_combout  = (\registerFile_inst|Decoder0~36_combout  & (\registerFile_inst|Decoder0~38_combout  & (!\demultiplexador_inst_address|out2[2]~1_combout  & \demultiplexador_inst_address|out2[0]~2_combout )))

	.dataa(\registerFile_inst|Decoder0~36_combout ),
	.datab(\registerFile_inst|Decoder0~38_combout ),
	.datac(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datad(\demultiplexador_inst_address|out2[0]~2_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~42 .lut_mask = 16'h0800;
defparam \registerFile_inst|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N9
dffeas \registerFile_inst|reg11[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg11 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg11[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg11[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cycloneive_lcell_comb \registerFile_inst|always1~17 (
// Equation(s):
// \registerFile_inst|always1~17_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|always1~6_combout  & \registerFile_inst|reg11 [9]))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\registerFile_inst|always1~6_combout ),
	.datac(\registerFile_inst|reg11 [9]),
	.datad(\registerFile_inst|always1~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~17 .lut_mask = 16'h5540;
defparam \registerFile_inst|always1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \registerFile_inst|always1~18 (
// Equation(s):
// \registerFile_inst|always1~18_combout  = (\full_print_module_inst|printModule_inst|out_check_value [0]) # ((\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [1]) # 
// (!\registerFile_inst|reg11 [9])))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|reg11 [9]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~18 .lut_mask = 16'hFFEF;
defparam \registerFile_inst|always1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cycloneive_lcell_comb \registerFile_inst|always1~19 (
// Equation(s):
// \registerFile_inst|always1~19_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~17_combout ) # ((!\full_print_module_inst|printModule_inst|out_check_value [4] & \registerFile_inst|always1~18_combout ))))

	.dataa(\registerFile_inst|always1~4_combout ),
	.datab(\registerFile_inst|always1~17_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datad(\registerFile_inst|always1~18_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~19 .lut_mask = 16'h8A88;
defparam \registerFile_inst|always1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~2 (
// Equation(s):
// \registerFile_inst|out_readData[0]~2_combout  = (!\registerFile_inst|always1~19_combout  & ((\registerFile_inst|always1~24_combout ) # (!\registerFile_inst|always1~4_combout )))

	.dataa(\registerFile_inst|always1~4_combout ),
	.datab(gnd),
	.datac(\registerFile_inst|always1~24_combout ),
	.datad(\registerFile_inst|always1~19_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~2 .lut_mask = 16'h00F5;
defparam \registerFile_inst|out_readData[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \registerFile_inst|Decoder0~44 (
// Equation(s):
// \registerFile_inst|Decoder0~44_combout  = (\registerFile_inst|Decoder0~43_combout  & (\demultiplexador_inst_address|out2[0]~2_combout  & (\registerFile_inst|Decoder0~32_combout  & !\demultiplexador_inst_address|out2[1]~3_combout )))

	.dataa(\registerFile_inst|Decoder0~43_combout ),
	.datab(\demultiplexador_inst_address|out2[0]~2_combout ),
	.datac(\registerFile_inst|Decoder0~32_combout ),
	.datad(\demultiplexador_inst_address|out2[1]~3_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~44 .lut_mask = 16'h0080;
defparam \registerFile_inst|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N19
dffeas \registerFile_inst|reg13[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg13 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg13[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg13[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \registerFile_inst|always1~20 (
// Equation(s):
// \registerFile_inst|always1~20_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|reg13 [9] & \registerFile_inst|always1~6_combout ))))

	.dataa(\registerFile_inst|reg13 [9]),
	.datab(\registerFile_inst|always1~5_combout ),
	.datac(\registerFile_inst|always1~6_combout ),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~20 .lut_mask = 16'h00EC;
defparam \registerFile_inst|always1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \registerFile_inst|always1~21 (
// Equation(s):
// \registerFile_inst|always1~21_combout  = (\full_print_module_inst|printModule_inst|out_check_value [1]) # ((\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [0]) # 
// (!\registerFile_inst|reg13 [9])))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|reg13 [9]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~21_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~21 .lut_mask = 16'hFFEF;
defparam \registerFile_inst|always1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \registerFile_inst|always1~22 (
// Equation(s):
// \registerFile_inst|always1~22_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~20_combout ) # ((!\full_print_module_inst|printModule_inst|out_check_value [4] & \registerFile_inst|always1~21_combout ))))

	.dataa(\registerFile_inst|always1~4_combout ),
	.datab(\registerFile_inst|always1~20_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datad(\registerFile_inst|always1~21_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~22_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~22 .lut_mask = 16'h8A88;
defparam \registerFile_inst|always1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneive_lcell_comb \registerFile_inst|reg14[9]~feeder (
// Equation(s):
// \registerFile_inst|reg14[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg14[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg14[9]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg14[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \registerFile_inst|Decoder0~46 (
// Equation(s):
// \registerFile_inst|Decoder0~46_combout  = (\registerFile_inst|Decoder0~32_combout  & (!\demultiplexador_inst_address|out2[0]~2_combout  & (\registerFile_inst|Decoder0~43_combout  & \demultiplexador_inst_address|out2[1]~3_combout )))

	.dataa(\registerFile_inst|Decoder0~32_combout ),
	.datab(\demultiplexador_inst_address|out2[0]~2_combout ),
	.datac(\registerFile_inst|Decoder0~43_combout ),
	.datad(\demultiplexador_inst_address|out2[1]~3_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~46 .lut_mask = 16'h2000;
defparam \registerFile_inst|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N17
dffeas \registerFile_inst|reg14[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg14[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg14 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg14[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg14[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneive_lcell_comb \registerFile_inst|always1~44 (
// Equation(s):
// \registerFile_inst|always1~44_combout  = (\full_print_module_inst|printModule_inst|out_check_value [2] & ((\full_print_module_inst|printModule_inst|out_check_value [0]) # ((\full_print_module_inst|printModule_inst|out_check_value [1]) # 
// (!\registerFile_inst|reg14 [9]))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [2]),
	.datad(\registerFile_inst|reg14 [9]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~44_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~44 .lut_mask = 16'hE0F0;
defparam \registerFile_inst|always1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \registerFile_inst|always1~45 (
// Equation(s):
// \registerFile_inst|always1~45_combout  = (\full_print_module_inst|printModule_inst|out_check_value [4] & ((\full_print_module_inst|printModule_inst|out_check_value [3]) # (\registerFile_inst|always1~44_combout )))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(gnd),
	.datad(\registerFile_inst|always1~44_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~45_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~45 .lut_mask = 16'hAA88;
defparam \registerFile_inst|always1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N14
cycloneive_lcell_comb \registerFile_inst|always1~46 (
// Equation(s):
// \registerFile_inst|always1~46_combout  = ((\registerFile_inst|always1~45_combout ) # ((\registerFile_inst|reg14 [9] & \registerFile_inst|always1~14_combout ))) # (!\registerFile_inst|always1~4_combout )

	.dataa(\registerFile_inst|reg14 [9]),
	.datab(\registerFile_inst|always1~14_combout ),
	.datac(\registerFile_inst|always1~4_combout ),
	.datad(\registerFile_inst|always1~45_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~46_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~46 .lut_mask = 16'hFF8F;
defparam \registerFile_inst|always1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \registerFile_inst|reg7[9]~feeder (
// Equation(s):
// \registerFile_inst|reg7[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg7[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg7[9]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg7[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \registerFile_inst|Decoder0~47 (
// Equation(s):
// \registerFile_inst|Decoder0~47_combout  = (\controlUnit_inst|selectorAddress~q  & (!\decorderInstruction_inst|out_register [4] & \decorderInstruction_inst|out_register [0]))

	.dataa(gnd),
	.datab(\controlUnit_inst|selectorAddress~q ),
	.datac(\decorderInstruction_inst|out_register [4]),
	.datad(\decorderInstruction_inst|out_register [0]),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~47_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~47 .lut_mask = 16'h0C00;
defparam \registerFile_inst|Decoder0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
cycloneive_lcell_comb \registerFile_inst|Decoder0~48 (
// Equation(s):
// \registerFile_inst|Decoder0~48_combout  = (\registerFile_inst|Decoder0~47_combout  & (\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~38_combout  & !\demultiplexador_inst_address|out2[3]~0_combout )))

	.dataa(\registerFile_inst|Decoder0~47_combout ),
	.datab(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datac(\registerFile_inst|Decoder0~38_combout ),
	.datad(\demultiplexador_inst_address|out2[3]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~48_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~48 .lut_mask = 16'h0080;
defparam \registerFile_inst|Decoder0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \registerFile_inst|reg7[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg7[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg7[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg7[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \registerFile_inst|always1~48 (
// Equation(s):
// \registerFile_inst|always1~48_combout  = (\full_print_module_inst|printModule_inst|out_check_value [1]) # ((\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [0]) # 
// (!\registerFile_inst|reg7 [9])))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.datad(\registerFile_inst|reg7 [9]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~48_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~48 .lut_mask = 16'hFEFF;
defparam \registerFile_inst|always1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \registerFile_inst|always1~47 (
// Equation(s):
// \registerFile_inst|always1~47_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|reg7 [9] & \registerFile_inst|always1~6_combout ))))

	.dataa(\registerFile_inst|reg7 [9]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|always1~6_combout ),
	.datad(\registerFile_inst|always1~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~47_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~47 .lut_mask = 16'h3320;
defparam \registerFile_inst|always1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \registerFile_inst|always1~49 (
// Equation(s):
// \registerFile_inst|always1~49_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~47_combout ) # ((\registerFile_inst|always1~48_combout  & !\full_print_module_inst|printModule_inst|out_check_value [4]))))

	.dataa(\registerFile_inst|always1~48_combout ),
	.datab(\registerFile_inst|always1~47_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datad(\registerFile_inst|always1~4_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~49_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~49 .lut_mask = 16'hCE00;
defparam \registerFile_inst|always1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \registerFile_inst|Decoder0~39 (
// Equation(s):
// \registerFile_inst|Decoder0~39_combout  = (\registerFile_inst|Decoder0~36_combout  & (\registerFile_inst|Decoder0~38_combout  & (!\demultiplexador_inst_address|out2[2]~1_combout  & !\demultiplexador_inst_address|out2[0]~2_combout )))

	.dataa(\registerFile_inst|Decoder0~36_combout ),
	.datab(\registerFile_inst|Decoder0~38_combout ),
	.datac(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datad(\demultiplexador_inst_address|out2[0]~2_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~39 .lut_mask = 16'h0008;
defparam \registerFile_inst|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N1
dffeas \registerFile_inst|reg10[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg10 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg10[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg10[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \registerFile_inst|always1~11 (
// Equation(s):
// \registerFile_inst|always1~11_combout  = (\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [1]) # ((\full_print_module_inst|printModule_inst|out_check_value [0]) # 
// (!\registerFile_inst|reg10 [9])))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datac(\registerFile_inst|reg10 [9]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~11 .lut_mask = 16'hFFEF;
defparam \registerFile_inst|always1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \registerFile_inst|always1~10 (
// Equation(s):
// \registerFile_inst|always1~10_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|reg10 [9] & \registerFile_inst|always1~6_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\registerFile_inst|reg10 [9]),
	.datac(\registerFile_inst|always1~5_combout ),
	.datad(\registerFile_inst|always1~6_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~10 .lut_mask = 16'h5450;
defparam \registerFile_inst|always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneive_lcell_comb \registerFile_inst|always1~12 (
// Equation(s):
// \registerFile_inst|always1~12_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~10_combout ) # ((\registerFile_inst|always1~11_combout  & !\full_print_module_inst|printModule_inst|out_check_value [4]))))

	.dataa(\registerFile_inst|always1~11_combout ),
	.datab(\registerFile_inst|always1~4_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datad(\registerFile_inst|always1~10_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~12 .lut_mask = 16'hCC08;
defparam \registerFile_inst|always1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~8 (
// Equation(s):
// \registerFile_inst|out_readData[0]~8_combout  = (!\registerFile_inst|always1~22_combout  & (\registerFile_inst|always1~46_combout  & (!\registerFile_inst|always1~49_combout  & !\registerFile_inst|always1~12_combout )))

	.dataa(\registerFile_inst|always1~22_combout ),
	.datab(\registerFile_inst|always1~46_combout ),
	.datac(\registerFile_inst|always1~49_combout ),
	.datad(\registerFile_inst|always1~12_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~8 .lut_mask = 16'h0004;
defparam \registerFile_inst|out_readData[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \registerFile_inst|reg9[9]~feeder (
// Equation(s):
// \registerFile_inst|reg9[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg8~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg9[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9[9]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg9[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \registerFile_inst|Decoder0~40 (
// Equation(s):
// \registerFile_inst|Decoder0~40_combout  = (\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [0] & !\decorderInstruction_inst|out_register [2]))

	.dataa(\controlUnit_inst|selectorAddress~q ),
	.datab(\decorderInstruction_inst|out_register [0]),
	.datac(\decorderInstruction_inst|out_register [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~40 .lut_mask = 16'h0808;
defparam \registerFile_inst|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \registerFile_inst|Decoder0~41 (
// Equation(s):
// \registerFile_inst|Decoder0~41_combout  = (\registerFile_inst|Decoder0~32_combout  & (\registerFile_inst|Decoder0~36_combout  & (\registerFile_inst|Decoder0~40_combout  & !\demultiplexador_inst_address|out2[1]~3_combout )))

	.dataa(\registerFile_inst|Decoder0~32_combout ),
	.datab(\registerFile_inst|Decoder0~36_combout ),
	.datac(\registerFile_inst|Decoder0~40_combout ),
	.datad(\demultiplexador_inst_address|out2[1]~3_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~41 .lut_mask = 16'h0080;
defparam \registerFile_inst|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N17
dffeas \registerFile_inst|reg9[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg9[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg9 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg9[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg9[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \registerFile_inst|always1~15 (
// Equation(s):
// \registerFile_inst|always1~15_combout  = (\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [2] & ((!\registerFile_inst|reg9 [9]) # (!\registerFile_inst|always1~13_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [2]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|always1~13_combout ),
	.datad(\registerFile_inst|reg9 [9]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~15 .lut_mask = 16'hCEEE;
defparam \registerFile_inst|always1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N30
cycloneive_lcell_comb \registerFile_inst|always1~16 (
// Equation(s):
// \registerFile_inst|always1~16_combout  = (\registerFile_inst|always1~15_combout  & ((\full_print_module_inst|printModule_inst|out_check_value [4]) # ((\registerFile_inst|always1~14_combout  & \registerFile_inst|reg9 [9])))) # 
// (!\registerFile_inst|always1~15_combout  & (\registerFile_inst|always1~14_combout  & ((\registerFile_inst|reg9 [9]))))

	.dataa(\registerFile_inst|always1~15_combout ),
	.datab(\registerFile_inst|always1~14_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datad(\registerFile_inst|reg9 [9]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~16 .lut_mask = 16'hECA0;
defparam \registerFile_inst|always1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \registerFile_inst|reg8[9]~feeder (
// Equation(s):
// \registerFile_inst|reg8[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg8[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg8[9]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg8[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \registerFile_inst|Decoder0~37 (
// Equation(s):
// \registerFile_inst|Decoder0~37_combout  = (\registerFile_inst|Decoder0~36_combout  & (!\demultiplexador_inst_address|out2[0]~2_combout  & (!\demultiplexador_inst_address|out2[2]~1_combout  & \registerFile_inst|Decoder0~35_combout )))

	.dataa(\registerFile_inst|Decoder0~36_combout ),
	.datab(\demultiplexador_inst_address|out2[0]~2_combout ),
	.datac(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datad(\registerFile_inst|Decoder0~35_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~37 .lut_mask = 16'h0200;
defparam \registerFile_inst|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \registerFile_inst|reg8[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg8[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg8 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg8[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg8[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \registerFile_inst|always1~8 (
// Equation(s):
// \registerFile_inst|always1~8_combout  = (\full_print_module_inst|printModule_inst|out_check_value [0]) # ((\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [1]) # 
// (!\registerFile_inst|reg8 [9])))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|reg8 [9]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~8 .lut_mask = 16'hFFEF;
defparam \registerFile_inst|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
cycloneive_lcell_comb \registerFile_inst|always1~7 (
// Equation(s):
// \registerFile_inst|always1~7_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|reg8 [9] & \registerFile_inst|always1~6_combout ))))

	.dataa(\registerFile_inst|reg8 [9]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|always1~6_combout ),
	.datad(\registerFile_inst|always1~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~7 .lut_mask = 16'h3320;
defparam \registerFile_inst|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N18
cycloneive_lcell_comb \registerFile_inst|always1~9 (
// Equation(s):
// \registerFile_inst|always1~9_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~7_combout ) # ((\registerFile_inst|always1~8_combout  & !\full_print_module_inst|printModule_inst|out_check_value [4]))))

	.dataa(\registerFile_inst|always1~8_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datac(\registerFile_inst|always1~4_combout ),
	.datad(\registerFile_inst|always1~7_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~9 .lut_mask = 16'hF020;
defparam \registerFile_inst|always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N8
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~3 (
// Equation(s):
// \registerFile_inst|out_readData[0]~3_combout  = (!\registerFile_inst|always1~9_combout  & ((\registerFile_inst|always1~16_combout ) # (!\registerFile_inst|always1~4_combout )))

	.dataa(\registerFile_inst|always1~16_combout ),
	.datab(\registerFile_inst|always1~4_combout ),
	.datac(gnd),
	.datad(\registerFile_inst|always1~9_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~3 .lut_mask = 16'h00BB;
defparam \registerFile_inst|out_readData[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \registerFile_inst|reg2[9]~feeder (
// Equation(s):
// \registerFile_inst|reg2[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg8~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg2[9]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneive_lcell_comb \registerFile_inst|Decoder0~54 (
// Equation(s):
// \registerFile_inst|Decoder0~54_combout  = (!\decorderInstruction_inst|out_register [0] & (\registerFile_inst|Decoder0~32_combout  & (\decorderInstruction_inst|out_register [1] & \controlUnit_inst|selectorAddress~q )))

	.dataa(\decorderInstruction_inst|out_register [0]),
	.datab(\registerFile_inst|Decoder0~32_combout ),
	.datac(\decorderInstruction_inst|out_register [1]),
	.datad(\controlUnit_inst|selectorAddress~q ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~54_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~54 .lut_mask = 16'h4000;
defparam \registerFile_inst|Decoder0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \demultiplexador_inst_address|out2[4]~4 (
// Equation(s):
// \demultiplexador_inst_address|out2[4]~4_combout  = (\controlUnit_inst|selectorAddress~q  & \decorderInstruction_inst|out_register [4])

	.dataa(gnd),
	.datab(\controlUnit_inst|selectorAddress~q ),
	.datac(gnd),
	.datad(\decorderInstruction_inst|out_register [4]),
	.cin(gnd),
	.combout(\demultiplexador_inst_address|out2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \demultiplexador_inst_address|out2[4]~4 .lut_mask = 16'hCC00;
defparam \demultiplexador_inst_address|out2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneive_lcell_comb \registerFile_inst|Decoder0~57 (
// Equation(s):
// \registerFile_inst|Decoder0~57_combout  = (!\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~54_combout  & (!\demultiplexador_inst_address|out2[4]~4_combout  & !\demultiplexador_inst_address|out2[3]~0_combout )))

	.dataa(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datab(\registerFile_inst|Decoder0~54_combout ),
	.datac(\demultiplexador_inst_address|out2[4]~4_combout ),
	.datad(\demultiplexador_inst_address|out2[3]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~57_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~57 .lut_mask = 16'h0004;
defparam \registerFile_inst|Decoder0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N25
dffeas \registerFile_inst|reg2[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg2[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N4
cycloneive_lcell_comb \registerFile_inst|always1~41 (
// Equation(s):
// \registerFile_inst|always1~41_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|always1~6_combout  & \registerFile_inst|reg2 [9]))))

	.dataa(\registerFile_inst|always1~6_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|reg2 [9]),
	.datad(\registerFile_inst|always1~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~41_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~41 .lut_mask = 16'h3320;
defparam \registerFile_inst|always1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \registerFile_inst|always1~42 (
// Equation(s):
// \registerFile_inst|always1~42_combout  = ((\full_print_module_inst|printModule_inst|out_check_value [0]) # ((\full_print_module_inst|printModule_inst|out_check_value [1]) # (\full_print_module_inst|printModule_inst|out_check_value [3]))) # 
// (!\registerFile_inst|reg2 [9])

	.dataa(\registerFile_inst|reg2 [9]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~42_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~42 .lut_mask = 16'hFFFD;
defparam \registerFile_inst|always1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N6
cycloneive_lcell_comb \registerFile_inst|always1~43 (
// Equation(s):
// \registerFile_inst|always1~43_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~41_combout ) # ((!\full_print_module_inst|printModule_inst|out_check_value [4] & \registerFile_inst|always1~42_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datab(\registerFile_inst|always1~4_combout ),
	.datac(\registerFile_inst|always1~41_combout ),
	.datad(\registerFile_inst|always1~42_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~43_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~43 .lut_mask = 16'hC4C0;
defparam \registerFile_inst|always1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \registerFile_inst|reg6[9]~feeder (
// Equation(s):
// \registerFile_inst|reg6[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg8~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg6[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg6[9]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg6[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \registerFile_inst|Decoder0~55 (
// Equation(s):
// \registerFile_inst|Decoder0~55_combout  = (\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~54_combout  & (!\demultiplexador_inst_address|out2[4]~4_combout  & !\demultiplexador_inst_address|out2[3]~0_combout )))

	.dataa(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datab(\registerFile_inst|Decoder0~54_combout ),
	.datac(\demultiplexador_inst_address|out2[4]~4_combout ),
	.datad(\demultiplexador_inst_address|out2[3]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~55_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~55 .lut_mask = 16'h0008;
defparam \registerFile_inst|Decoder0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas \registerFile_inst|reg6[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg6[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg6[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg6[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \registerFile_inst|always1~35 (
// Equation(s):
// \registerFile_inst|always1~35_combout  = (\full_print_module_inst|printModule_inst|out_check_value [2] & (((\full_print_module_inst|printModule_inst|out_check_value [1]) # (\full_print_module_inst|printModule_inst|out_check_value [0])) # 
// (!\registerFile_inst|reg6 [9])))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [2]),
	.datab(\registerFile_inst|reg6 [9]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~35_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~35 .lut_mask = 16'hAAA2;
defparam \registerFile_inst|always1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \registerFile_inst|always1~36 (
// Equation(s):
// \registerFile_inst|always1~36_combout  = (\full_print_module_inst|printModule_inst|out_check_value [4] & ((\registerFile_inst|always1~35_combout ) # (\full_print_module_inst|printModule_inst|out_check_value [3])))

	.dataa(\registerFile_inst|always1~35_combout ),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~36_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~36 .lut_mask = 16'hFA00;
defparam \registerFile_inst|always1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneive_lcell_comb \registerFile_inst|always1~37 (
// Equation(s):
// \registerFile_inst|always1~37_combout  = (\registerFile_inst|always1~36_combout ) # (((\registerFile_inst|reg6 [9] & \registerFile_inst|always1~14_combout )) # (!\registerFile_inst|always1~4_combout ))

	.dataa(\registerFile_inst|always1~36_combout ),
	.datab(\registerFile_inst|reg6 [9]),
	.datac(\registerFile_inst|always1~14_combout ),
	.datad(\registerFile_inst|always1~4_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~37_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~37 .lut_mask = 16'hEAFF;
defparam \registerFile_inst|always1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \registerFile_inst|reg5[9]~feeder (
// Equation(s):
// \registerFile_inst|reg5[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg5[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg5[9]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg5[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \registerFile_inst|Decoder0~56 (
// Equation(s):
// \registerFile_inst|Decoder0~56_combout  = (\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~35_combout  & (!\demultiplexador_inst_address|out2[3]~0_combout  & \registerFile_inst|Decoder0~47_combout )))

	.dataa(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datab(\registerFile_inst|Decoder0~35_combout ),
	.datac(\demultiplexador_inst_address|out2[3]~0_combout ),
	.datad(\registerFile_inst|Decoder0~47_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~56_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~56 .lut_mask = 16'h0800;
defparam \registerFile_inst|Decoder0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \registerFile_inst|reg5[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg5[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg5[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \registerFile_inst|always1~39 (
// Equation(s):
// \registerFile_inst|always1~39_combout  = ((\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [0]) # (\full_print_module_inst|printModule_inst|out_check_value [1]))) # 
// (!\registerFile_inst|reg5 [9])

	.dataa(\registerFile_inst|reg5 [9]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~39_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~39 .lut_mask = 16'hFFFD;
defparam \registerFile_inst|always1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \registerFile_inst|always1~38 (
// Equation(s):
// \registerFile_inst|always1~38_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|reg5 [9] & \registerFile_inst|always1~6_combout ))))

	.dataa(\registerFile_inst|reg5 [9]),
	.datab(\registerFile_inst|always1~6_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datad(\registerFile_inst|always1~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~38_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~38 .lut_mask = 16'h0F08;
defparam \registerFile_inst|always1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneive_lcell_comb \registerFile_inst|always1~40 (
// Equation(s):
// \registerFile_inst|always1~40_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~38_combout ) # ((!\full_print_module_inst|printModule_inst|out_check_value [4] & \registerFile_inst|always1~39_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datab(\registerFile_inst|always1~4_combout ),
	.datac(\registerFile_inst|always1~39_combout ),
	.datad(\registerFile_inst|always1~38_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~40_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~40 .lut_mask = 16'hCC40;
defparam \registerFile_inst|always1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~6 (
// Equation(s):
// \registerFile_inst|out_readData[0]~6_combout  = (!\registerFile_inst|always1~43_combout  & (!\controlUnit_inst|register_wr~q  & (\registerFile_inst|always1~37_combout  & !\registerFile_inst|always1~40_combout )))

	.dataa(\registerFile_inst|always1~43_combout ),
	.datab(\controlUnit_inst|register_wr~q ),
	.datac(\registerFile_inst|always1~37_combout ),
	.datad(\registerFile_inst|always1~40_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~6 .lut_mask = 16'h0010;
defparam \registerFile_inst|out_readData[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \registerFile_inst|Decoder0~50 (
// Equation(s):
// \registerFile_inst|Decoder0~50_combout  = (\registerFile_inst|Decoder0~32_combout  & (((!\decorderInstruction_inst|out_register [0] & !\decorderInstruction_inst|out_register [1])) # (!\controlUnit_inst|selectorAddress~q )))

	.dataa(\decorderInstruction_inst|out_register [0]),
	.datab(\registerFile_inst|Decoder0~32_combout ),
	.datac(\decorderInstruction_inst|out_register [1]),
	.datad(\controlUnit_inst|selectorAddress~q ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~50_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~50 .lut_mask = 16'h04CC;
defparam \registerFile_inst|Decoder0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \registerFile_inst|Decoder0~52 (
// Equation(s):
// \registerFile_inst|Decoder0~52_combout  = (\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~50_combout  & (!\demultiplexador_inst_address|out2[4]~4_combout  & !\demultiplexador_inst_address|out2[3]~0_combout )))

	.dataa(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datab(\registerFile_inst|Decoder0~50_combout ),
	.datac(\demultiplexador_inst_address|out2[4]~4_combout ),
	.datad(\demultiplexador_inst_address|out2[3]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~52_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~52 .lut_mask = 16'h0008;
defparam \registerFile_inst|Decoder0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N9
dffeas \registerFile_inst|reg4[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg4[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneive_lcell_comb \registerFile_inst|always1~30 (
// Equation(s):
// \registerFile_inst|always1~30_combout  = (\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [2] & ((!\registerFile_inst|always1~13_combout ) # (!\registerFile_inst|reg4 [9]))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [2]),
	.datab(\registerFile_inst|reg4 [9]),
	.datac(\registerFile_inst|always1~13_combout ),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~30_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~30 .lut_mask = 16'hFF2A;
defparam \registerFile_inst|always1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneive_lcell_comb \registerFile_inst|always1~31 (
// Equation(s):
// \registerFile_inst|always1~31_combout  = (\full_print_module_inst|printModule_inst|out_check_value [4] & ((\registerFile_inst|always1~30_combout ) # ((\registerFile_inst|reg4 [9] & \registerFile_inst|always1~14_combout )))) # 
// (!\full_print_module_inst|printModule_inst|out_check_value [4] & (\registerFile_inst|reg4 [9] & ((\registerFile_inst|always1~14_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datab(\registerFile_inst|reg4 [9]),
	.datac(\registerFile_inst|always1~30_combout ),
	.datad(\registerFile_inst|always1~14_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~31_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~31 .lut_mask = 16'hECA0;
defparam \registerFile_inst|always1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneive_lcell_comb \registerFile_inst|reg3[9]~feeder (
// Equation(s):
// \registerFile_inst|reg3[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg3[9]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N4
cycloneive_lcell_comb \registerFile_inst|Decoder0~53 (
// Equation(s):
// \registerFile_inst|Decoder0~53_combout  = (!\demultiplexador_inst_address|out2[3]~0_combout  & (!\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~38_combout  & \registerFile_inst|Decoder0~47_combout )))

	.dataa(\demultiplexador_inst_address|out2[3]~0_combout ),
	.datab(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datac(\registerFile_inst|Decoder0~38_combout ),
	.datad(\registerFile_inst|Decoder0~47_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~53_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~53 .lut_mask = 16'h1000;
defparam \registerFile_inst|Decoder0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N27
dffeas \registerFile_inst|reg3[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg3[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \registerFile_inst|always1~33 (
// Equation(s):
// \registerFile_inst|always1~33_combout  = (\full_print_module_inst|printModule_inst|out_check_value [3]) # (((\full_print_module_inst|printModule_inst|out_check_value [1]) # (\full_print_module_inst|printModule_inst|out_check_value [0])) # 
// (!\registerFile_inst|reg3 [9]))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\registerFile_inst|reg3 [9]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~33_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~33 .lut_mask = 16'hFFFB;
defparam \registerFile_inst|always1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \registerFile_inst|always1~32 (
// Equation(s):
// \registerFile_inst|always1~32_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|reg3 [9] & \registerFile_inst|always1~6_combout ))))

	.dataa(\registerFile_inst|reg3 [9]),
	.datab(\registerFile_inst|always1~5_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datad(\registerFile_inst|always1~6_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~32_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~32 .lut_mask = 16'h0E0C;
defparam \registerFile_inst|always1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneive_lcell_comb \registerFile_inst|always1~34 (
// Equation(s):
// \registerFile_inst|always1~34_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~32_combout ) # ((!\full_print_module_inst|printModule_inst|out_check_value [4] & \registerFile_inst|always1~33_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datab(\registerFile_inst|always1~33_combout ),
	.datac(\registerFile_inst|always1~32_combout ),
	.datad(\registerFile_inst|always1~4_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~34_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~34 .lut_mask = 16'hF400;
defparam \registerFile_inst|always1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~5 (
// Equation(s):
// \registerFile_inst|out_readData[0]~5_combout  = (!\registerFile_inst|always1~34_combout  & ((\registerFile_inst|always1~31_combout ) # (!\registerFile_inst|always1~4_combout )))

	.dataa(\registerFile_inst|always1~4_combout ),
	.datab(gnd),
	.datac(\registerFile_inst|always1~31_combout ),
	.datad(\registerFile_inst|always1~34_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~5 .lut_mask = 16'h00F5;
defparam \registerFile_inst|out_readData[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N30
cycloneive_lcell_comb \registerFile_inst|Decoder0~51 (
// Equation(s):
// \registerFile_inst|Decoder0~51_combout  = (!\demultiplexador_inst_address|out2[2]~1_combout  & (!\demultiplexador_inst_address|out2[4]~4_combout  & (!\demultiplexador_inst_address|out2[3]~0_combout  & \registerFile_inst|Decoder0~50_combout )))

	.dataa(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datab(\demultiplexador_inst_address|out2[4]~4_combout ),
	.datac(\demultiplexador_inst_address|out2[3]~0_combout ),
	.datad(\registerFile_inst|Decoder0~50_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~51_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~51 .lut_mask = 16'h0100;
defparam \registerFile_inst|Decoder0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N25
dffeas \registerFile_inst|reg0[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N24
cycloneive_lcell_comb \registerFile_inst|always1~28 (
// Equation(s):
// \registerFile_inst|always1~28_combout  = (\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [1]) # ((\full_print_module_inst|printModule_inst|out_check_value [0]) # 
// (!\registerFile_inst|reg0 [9])))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datac(\registerFile_inst|reg0 [9]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~28_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~28 .lut_mask = 16'hFFEF;
defparam \registerFile_inst|always1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneive_lcell_comb \registerFile_inst|always1~27 (
// Equation(s):
// \registerFile_inst|always1~27_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|always1~6_combout  & \registerFile_inst|reg0 [9]))))

	.dataa(\registerFile_inst|always1~6_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|reg0 [9]),
	.datad(\registerFile_inst|always1~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~27_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~27 .lut_mask = 16'h3320;
defparam \registerFile_inst|always1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N14
cycloneive_lcell_comb \registerFile_inst|always1~29 (
// Equation(s):
// \registerFile_inst|always1~29_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~27_combout ) # ((!\full_print_module_inst|printModule_inst|out_check_value [4] & \registerFile_inst|always1~28_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datab(\registerFile_inst|always1~4_combout ),
	.datac(\registerFile_inst|always1~28_combout ),
	.datad(\registerFile_inst|always1~27_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~29_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~29 .lut_mask = 16'hCC40;
defparam \registerFile_inst|always1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \registerFile_inst|Decoder0~49 (
// Equation(s):
// \registerFile_inst|Decoder0~49_combout  = (\registerFile_inst|Decoder0~47_combout  & (!\demultiplexador_inst_address|out2[3]~0_combout  & (!\demultiplexador_inst_address|out2[2]~1_combout  & \registerFile_inst|Decoder0~35_combout )))

	.dataa(\registerFile_inst|Decoder0~47_combout ),
	.datab(\demultiplexador_inst_address|out2[3]~0_combout ),
	.datac(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datad(\registerFile_inst|Decoder0~35_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~49_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~49 .lut_mask = 16'h0200;
defparam \registerFile_inst|Decoder0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N17
dffeas \registerFile_inst|reg1[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg1[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N16
cycloneive_lcell_comb \registerFile_inst|always1~25 (
// Equation(s):
// \registerFile_inst|always1~25_combout  = (\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [2] & ((!\registerFile_inst|always1~13_combout ) # (!\registerFile_inst|reg1 [9]))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [2]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|reg1 [9]),
	.datad(\registerFile_inst|always1~13_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~25_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~25 .lut_mask = 16'hCEEE;
defparam \registerFile_inst|always1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N10
cycloneive_lcell_comb \registerFile_inst|always1~26 (
// Equation(s):
// \registerFile_inst|always1~26_combout  = (\full_print_module_inst|printModule_inst|out_check_value [4] & ((\registerFile_inst|always1~25_combout ) # ((\registerFile_inst|always1~14_combout  & \registerFile_inst|reg1 [9])))) # 
// (!\full_print_module_inst|printModule_inst|out_check_value [4] & (\registerFile_inst|always1~14_combout  & ((\registerFile_inst|reg1 [9]))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datab(\registerFile_inst|always1~14_combout ),
	.datac(\registerFile_inst|always1~25_combout ),
	.datad(\registerFile_inst|reg1 [9]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~26_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~26 .lut_mask = 16'hECA0;
defparam \registerFile_inst|always1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N0
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~4 (
// Equation(s):
// \registerFile_inst|out_readData[0]~4_combout  = (!\registerFile_inst|always1~29_combout  & ((\registerFile_inst|always1~26_combout ) # (!\registerFile_inst|always1~4_combout )))

	.dataa(gnd),
	.datab(\registerFile_inst|always1~4_combout ),
	.datac(\registerFile_inst|always1~29_combout ),
	.datad(\registerFile_inst|always1~26_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~4 .lut_mask = 16'h0F03;
defparam \registerFile_inst|out_readData[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N26
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~7 (
// Equation(s):
// \registerFile_inst|out_readData[0]~7_combout  = (\registerFile_inst|out_readData[0]~6_combout  & (\registerFile_inst|out_readData[0]~5_combout  & \registerFile_inst|out_readData[0]~4_combout ))

	.dataa(gnd),
	.datab(\registerFile_inst|out_readData[0]~6_combout ),
	.datac(\registerFile_inst|out_readData[0]~5_combout ),
	.datad(\registerFile_inst|out_readData[0]~4_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~7 .lut_mask = 16'hC000;
defparam \registerFile_inst|out_readData[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~27 (
// Equation(s):
// \registerFile_inst|out_readData[0]~27_combout  = (\registerFile_inst|out_readData[0]~2_combout  & (\registerFile_inst|out_readData[0]~8_combout  & (\registerFile_inst|out_readData[0]~3_combout  & \registerFile_inst|out_readData[0]~7_combout )))

	.dataa(\registerFile_inst|out_readData[0]~2_combout ),
	.datab(\registerFile_inst|out_readData[0]~8_combout ),
	.datac(\registerFile_inst|out_readData[0]~3_combout ),
	.datad(\registerFile_inst|out_readData[0]~7_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~27 .lut_mask = 16'h8000;
defparam \registerFile_inst|out_readData[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~30 (
// Equation(s):
// \registerFile_inst|out_readData[0]~30_combout  = (\registerFile_inst|always1~4_combout  & (\registerFile_inst|always1~91_combout  & (\registerFile_inst|out_readData[0]~16_combout  & \registerFile_inst|out_readData[0]~27_combout )))

	.dataa(\registerFile_inst|always1~4_combout ),
	.datab(\registerFile_inst|always1~91_combout ),
	.datac(\registerFile_inst|out_readData[0]~16_combout ),
	.datad(\registerFile_inst|out_readData[0]~27_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~30 .lut_mask = 16'h8000;
defparam \registerFile_inst|out_readData[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~1 (
// Equation(s):
// \registerFile_inst|out_readData[0]~1_combout  = (\registerFile_inst|always1~19_combout ) # ((\registerFile_inst|always1~22_combout  & ((\registerFile_inst|always1~24_combout ) # (!\registerFile_inst|always1~4_combout ))))

	.dataa(\registerFile_inst|always1~4_combout ),
	.datab(\registerFile_inst|always1~22_combout ),
	.datac(\registerFile_inst|always1~24_combout ),
	.datad(\registerFile_inst|always1~19_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~1 .lut_mask = 16'hFFC4;
defparam \registerFile_inst|out_readData[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneive_lcell_comb \registerFile_inst|readData[9]~0 (
// Equation(s):
// \registerFile_inst|readData[9]~0_combout  = (\registerFile_inst|out_readData[0]~1_combout  & (((\registerFile_inst|out_readData[0]~2_combout )))) # (!\registerFile_inst|out_readData[0]~1_combout  & ((\registerFile_inst|out_readData[0]~2_combout  & 
// ((\registerFile_inst|reg14 [9]))) # (!\registerFile_inst|out_readData[0]~2_combout  & (\registerFile_inst|reg12 [9]))))

	.dataa(\registerFile_inst|out_readData[0]~1_combout ),
	.datab(\registerFile_inst|reg12 [9]),
	.datac(\registerFile_inst|out_readData[0]~2_combout ),
	.datad(\registerFile_inst|reg14 [9]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~0 .lut_mask = 16'hF4A4;
defparam \registerFile_inst|readData[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N22
cycloneive_lcell_comb \registerFile_inst|readData[9]~1 (
// Equation(s):
// \registerFile_inst|readData[9]~1_combout  = (\registerFile_inst|out_readData[0]~1_combout  & ((\registerFile_inst|readData[9]~0_combout  & (\registerFile_inst|reg13 [9])) # (!\registerFile_inst|readData[9]~0_combout  & ((\registerFile_inst|reg11 [9]))))) 
// # (!\registerFile_inst|out_readData[0]~1_combout  & (((\registerFile_inst|readData[9]~0_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~1_combout ),
	.datab(\registerFile_inst|reg13 [9]),
	.datac(\registerFile_inst|readData[9]~0_combout ),
	.datad(\registerFile_inst|reg11 [9]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~1 .lut_mask = 16'hDAD0;
defparam \registerFile_inst|readData[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N24
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~0 (
// Equation(s):
// \registerFile_inst|out_readData[0]~0_combout  = (\registerFile_inst|always1~9_combout ) # ((\registerFile_inst|always1~12_combout  & ((\registerFile_inst|always1~16_combout ) # (!\registerFile_inst|always1~4_combout ))))

	.dataa(\registerFile_inst|always1~16_combout ),
	.datab(\registerFile_inst|always1~9_combout ),
	.datac(\registerFile_inst|always1~4_combout ),
	.datad(\registerFile_inst|always1~12_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~0 .lut_mask = 16'hEFCC;
defparam \registerFile_inst|out_readData[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N26
cycloneive_lcell_comb \registerFile_inst|readData[9]~2 (
// Equation(s):
// \registerFile_inst|readData[9]~2_combout  = (\registerFile_inst|out_readData[0]~0_combout  & (((\registerFile_inst|out_readData[0]~3_combout )))) # (!\registerFile_inst|out_readData[0]~0_combout  & ((\registerFile_inst|out_readData[0]~3_combout  & 
// (\registerFile_inst|readData[9]~1_combout )) # (!\registerFile_inst|out_readData[0]~3_combout  & ((\registerFile_inst|reg9 [9])))))

	.dataa(\registerFile_inst|readData[9]~1_combout ),
	.datab(\registerFile_inst|out_readData[0]~0_combout ),
	.datac(\registerFile_inst|out_readData[0]~3_combout ),
	.datad(\registerFile_inst|reg9 [9]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~2 .lut_mask = 16'hE3E0;
defparam \registerFile_inst|readData[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N28
cycloneive_lcell_comb \registerFile_inst|readData[9]~3 (
// Equation(s):
// \registerFile_inst|readData[9]~3_combout  = (\registerFile_inst|readData[9]~2_combout  & ((\registerFile_inst|reg10 [9]) # ((!\registerFile_inst|out_readData[0]~0_combout )))) # (!\registerFile_inst|readData[9]~2_combout  & (((\registerFile_inst|reg8 [9] 
// & \registerFile_inst|out_readData[0]~0_combout ))))

	.dataa(\registerFile_inst|readData[9]~2_combout ),
	.datab(\registerFile_inst|reg10 [9]),
	.datac(\registerFile_inst|reg8 [9]),
	.datad(\registerFile_inst|out_readData[0]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~3 .lut_mask = 16'hD8AA;
defparam \registerFile_inst|readData[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~9 (
// Equation(s):
// \registerFile_inst|out_readData[0]~9_combout  = (\registerFile_inst|out_readData[0]~7_combout  & (((!\registerFile_inst|out_readData[0]~3_combout ) # (!\registerFile_inst|out_readData[0]~2_combout )) # (!\registerFile_inst|out_readData[0]~8_combout )))

	.dataa(\registerFile_inst|out_readData[0]~8_combout ),
	.datab(\registerFile_inst|out_readData[0]~2_combout ),
	.datac(\registerFile_inst|out_readData[0]~7_combout ),
	.datad(\registerFile_inst|out_readData[0]~3_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~9 .lut_mask = 16'h70F0;
defparam \registerFile_inst|out_readData[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~28 (
// Equation(s):
// \registerFile_inst|out_readData[0]~28_combout  = (\registerFile_inst|out_readData[0]~27_combout ) # ((!\controlUnit_inst|register_wr~q  & !\registerFile_inst|out_readData[0]~7_combout ))

	.dataa(gnd),
	.datab(\registerFile_inst|out_readData[0]~27_combout ),
	.datac(\controlUnit_inst|register_wr~q ),
	.datad(\registerFile_inst|out_readData[0]~7_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~28 .lut_mask = 16'hCCCF;
defparam \registerFile_inst|out_readData[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~29 (
// Equation(s):
// \registerFile_inst|out_readData[0]~29_combout  = (\registerFile_inst|out_readData[0]~27_combout ) # ((\registerFile_inst|always1~49_combout  & \registerFile_inst|out_readData[0]~7_combout ))

	.dataa(\registerFile_inst|always1~49_combout ),
	.datab(\registerFile_inst|out_readData[0]~27_combout ),
	.datac(gnd),
	.datad(\registerFile_inst|out_readData[0]~7_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~29 .lut_mask = 16'hEECC;
defparam \registerFile_inst|out_readData[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~17 (
// Equation(s):
// \registerFile_inst|out_readData[0]~17_combout  = (\registerFile_inst|always1~52_combout ) # (\registerFile_inst|out_readData[0]~16_combout )

	.dataa(gnd),
	.datab(\registerFile_inst|always1~52_combout ),
	.datac(gnd),
	.datad(\registerFile_inst|out_readData[0]~16_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~17 .lut_mask = 16'hFFCC;
defparam \registerFile_inst|out_readData[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \registerFile_inst|Decoder0~67 (
// Equation(s):
// \registerFile_inst|Decoder0~67_combout  = (\registerFile_inst|Decoder0~32_combout  & (\decorderInstruction_inst|out_register [0] & (!\decorderInstruction_inst|out_register [2] & \controlUnit_inst|selectorAddress~q )))

	.dataa(\registerFile_inst|Decoder0~32_combout ),
	.datab(\decorderInstruction_inst|out_register [0]),
	.datac(\decorderInstruction_inst|out_register [2]),
	.datad(\controlUnit_inst|selectorAddress~q ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~67_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~67 .lut_mask = 16'h0800;
defparam \registerFile_inst|Decoder0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \registerFile_inst|Decoder0~68 (
// Equation(s):
// \registerFile_inst|Decoder0~68_combout  = (!\demultiplexador_inst_address|out2[1]~3_combout  & (\decorderInstruction_inst|out_register [3] & (\decorderInstruction_inst|out_register [4] & \registerFile_inst|Decoder0~67_combout )))

	.dataa(\demultiplexador_inst_address|out2[1]~3_combout ),
	.datab(\decorderInstruction_inst|out_register [3]),
	.datac(\decorderInstruction_inst|out_register [4]),
	.datad(\registerFile_inst|Decoder0~67_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~68_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~68 .lut_mask = 16'h4000;
defparam \registerFile_inst|Decoder0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N21
dffeas \registerFile_inst|reg25[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg25 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg25[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg25[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \registerFile_inst|always1~75 (
// Equation(s):
// \registerFile_inst|always1~75_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|always1~6_combout  & \registerFile_inst|reg25 [9]))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\registerFile_inst|always1~6_combout ),
	.datac(\registerFile_inst|reg25 [9]),
	.datad(\registerFile_inst|always1~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~75_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~75 .lut_mask = 16'h5540;
defparam \registerFile_inst|always1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \registerFile_inst|always1~76 (
// Equation(s):
// \registerFile_inst|always1~76_combout  = (\full_print_module_inst|printModule_inst|out_check_value [1]) # ((\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [0]) # 
// (!\registerFile_inst|reg25 [9])))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|reg25 [9]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~76_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~76 .lut_mask = 16'hFFEF;
defparam \registerFile_inst|always1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \registerFile_inst|always1~77 (
// Equation(s):
// \registerFile_inst|always1~77_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~75_combout ) # ((!\full_print_module_inst|printModule_inst|out_check_value [4] & \registerFile_inst|always1~76_combout ))))

	.dataa(\registerFile_inst|always1~4_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datac(\registerFile_inst|always1~75_combout ),
	.datad(\registerFile_inst|always1~76_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~77_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~77 .lut_mask = 16'hA2A0;
defparam \registerFile_inst|always1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
cycloneive_lcell_comb \registerFile_inst|Decoder0~70 (
// Equation(s):
// \registerFile_inst|Decoder0~70_combout  = (\registerFile_inst|Decoder0~38_combout  & (!\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~59_combout  & \demultiplexador_inst_address|out2[3]~0_combout )))

	.dataa(\registerFile_inst|Decoder0~38_combout ),
	.datab(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datac(\registerFile_inst|Decoder0~59_combout ),
	.datad(\demultiplexador_inst_address|out2[3]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~70_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~70 .lut_mask = 16'h2000;
defparam \registerFile_inst|Decoder0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \registerFile_inst|reg27[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg27 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg27[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg27[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \registerFile_inst|always1~80 (
// Equation(s):
// \registerFile_inst|always1~80_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|always1~6_combout  & \registerFile_inst|reg27 [9]))))

	.dataa(\registerFile_inst|always1~6_combout ),
	.datab(\registerFile_inst|reg27 [9]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datad(\registerFile_inst|always1~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~80_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~80 .lut_mask = 16'h0F08;
defparam \registerFile_inst|always1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \registerFile_inst|always1~82 (
// Equation(s):
// \registerFile_inst|always1~82_combout  = (\registerFile_inst|always1~80_combout ) # ((!\full_print_module_inst|printModule_inst|out_check_value [4] & ((!\registerFile_inst|always1~81_combout ) # (!\registerFile_inst|reg27 [9]))))

	.dataa(\registerFile_inst|always1~80_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datac(\registerFile_inst|reg27 [9]),
	.datad(\registerFile_inst|always1~81_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~82_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~82 .lut_mask = 16'hABBB;
defparam \registerFile_inst|always1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneive_lcell_comb \registerFile_inst|reg26[9]~feeder (
// Equation(s):
// \registerFile_inst|reg26[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg8~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg26[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg26[9]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg26[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \registerFile_inst|Decoder0~69 (
// Equation(s):
// \registerFile_inst|Decoder0~69_combout  = (!\demultiplexador_inst_address|out2[2]~1_combout  & (\demultiplexador_inst_address|out2[3]~0_combout  & (\registerFile_inst|Decoder0~38_combout  & \registerFile_inst|Decoder0~61_combout )))

	.dataa(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datab(\demultiplexador_inst_address|out2[3]~0_combout ),
	.datac(\registerFile_inst|Decoder0~38_combout ),
	.datad(\registerFile_inst|Decoder0~61_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~69_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~69 .lut_mask = 16'h4000;
defparam \registerFile_inst|Decoder0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N29
dffeas \registerFile_inst|reg26[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg26[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg26 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg26[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg26[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \registerFile_inst|always1~78 (
// Equation(s):
// \registerFile_inst|always1~78_combout  = (\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [2] & ((!\registerFile_inst|reg26 [9]) # (!\registerFile_inst|always1~13_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\registerFile_inst|always1~13_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [2]),
	.datad(\registerFile_inst|reg26 [9]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~78_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~78 .lut_mask = 16'hBAFA;
defparam \registerFile_inst|always1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \registerFile_inst|always1~79 (
// Equation(s):
// \registerFile_inst|always1~79_combout  = (\registerFile_inst|always1~78_combout  & ((\full_print_module_inst|printModule_inst|out_check_value [4]) # ((\registerFile_inst|always1~14_combout  & \registerFile_inst|reg26 [9])))) # 
// (!\registerFile_inst|always1~78_combout  & (((\registerFile_inst|always1~14_combout  & \registerFile_inst|reg26 [9]))))

	.dataa(\registerFile_inst|always1~78_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datac(\registerFile_inst|always1~14_combout ),
	.datad(\registerFile_inst|reg26 [9]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~79_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~79 .lut_mask = 16'hF888;
defparam \registerFile_inst|always1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~21 (
// Equation(s):
// \registerFile_inst|out_readData[0]~21_combout  = (\registerFile_inst|always1~77_combout ) # ((\registerFile_inst|always1~4_combout  & (\registerFile_inst|always1~82_combout  & \registerFile_inst|always1~79_combout )))

	.dataa(\registerFile_inst|always1~4_combout ),
	.datab(\registerFile_inst|always1~77_combout ),
	.datac(\registerFile_inst|always1~82_combout ),
	.datad(\registerFile_inst|always1~79_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~21 .lut_mask = 16'hECCC;
defparam \registerFile_inst|out_readData[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~26 (
// Equation(s):
// \registerFile_inst|out_readData[0]~26_combout  = (!\registerFile_inst|always1~77_combout  & ((\registerFile_inst|always1~79_combout ) # (!\registerFile_inst|always1~4_combout )))

	.dataa(\registerFile_inst|always1~4_combout ),
	.datab(\registerFile_inst|always1~77_combout ),
	.datac(gnd),
	.datad(\registerFile_inst|always1~79_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~26 .lut_mask = 16'h3311;
defparam \registerFile_inst|out_readData[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \registerFile_inst|Decoder0~73 (
// Equation(s):
// \registerFile_inst|Decoder0~73_combout  = (\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~59_combout  & (\demultiplexador_inst_address|out2[3]~0_combout  & \registerFile_inst|Decoder0~35_combout )))

	.dataa(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datab(\registerFile_inst|Decoder0~59_combout ),
	.datac(\demultiplexador_inst_address|out2[3]~0_combout ),
	.datad(\registerFile_inst|Decoder0~35_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~73_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~73 .lut_mask = 16'h8000;
defparam \registerFile_inst|Decoder0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \registerFile_inst|reg29[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg29 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg29[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg29[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~22 (
// Equation(s):
// \registerFile_inst|out_readData[0]~22_combout  = (\registerFile_inst|reg29 [9] & ((\registerFile_inst|always1~14_combout ) # ((\registerFile_inst|out_readData[0]~12_combout  & !\registerFile_inst|always1~13_combout )))) # (!\registerFile_inst|reg29 [9] & 
// (\registerFile_inst|out_readData[0]~12_combout ))

	.dataa(\registerFile_inst|out_readData[0]~12_combout ),
	.datab(\registerFile_inst|always1~13_combout ),
	.datac(\registerFile_inst|reg29 [9]),
	.datad(\registerFile_inst|always1~14_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~22 .lut_mask = 16'hFA2A;
defparam \registerFile_inst|out_readData[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \registerFile_inst|Decoder0~77 (
// Equation(s):
// \registerFile_inst|Decoder0~77_combout  = (\decorderInstruction_inst|out_register [3] & (\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [2] & \registerFile_inst|Decoder0~34_combout )))

	.dataa(\decorderInstruction_inst|out_register [3]),
	.datab(\controlUnit_inst|selectorAddress~q ),
	.datac(\decorderInstruction_inst|out_register [2]),
	.datad(\registerFile_inst|Decoder0~34_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~77_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~77 .lut_mask = 16'h8000;
defparam \registerFile_inst|Decoder0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \registerFile_inst|reg28[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg28 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg28[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg28[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \registerFile_inst|always1~84 (
// Equation(s):
// \registerFile_inst|always1~84_combout  = ((\full_print_module_inst|printModule_inst|out_check_value [3]) # ((\full_print_module_inst|printModule_inst|out_check_value [0]) # (\full_print_module_inst|printModule_inst|out_check_value [1]))) # 
// (!\registerFile_inst|reg28 [9])

	.dataa(\registerFile_inst|reg28 [9]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [0]),
	.datad(\full_print_module_inst|printModule_inst|out_check_value [1]),
	.cin(gnd),
	.combout(\registerFile_inst|always1~84_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~84 .lut_mask = 16'hFFFD;
defparam \registerFile_inst|always1~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneive_lcell_comb \registerFile_inst|always1~83 (
// Equation(s):
// \registerFile_inst|always1~83_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|reg28 [9] & \registerFile_inst|always1~6_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\registerFile_inst|reg28 [9]),
	.datac(\registerFile_inst|always1~5_combout ),
	.datad(\registerFile_inst|always1~6_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~83_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~83 .lut_mask = 16'h5450;
defparam \registerFile_inst|always1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \registerFile_inst|always1~85 (
// Equation(s):
// \registerFile_inst|always1~85_combout  = (\registerFile_inst|always1~4_combout  & ((\registerFile_inst|always1~83_combout ) # ((\registerFile_inst|always1~84_combout  & !\full_print_module_inst|printModule_inst|out_check_value [4]))))

	.dataa(\registerFile_inst|always1~84_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datac(\registerFile_inst|always1~4_combout ),
	.datad(\registerFile_inst|always1~83_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~85_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~85 .lut_mask = 16'hF020;
defparam \registerFile_inst|always1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~23 (
// Equation(s):
// \registerFile_inst|out_readData[0]~23_combout  = (!\registerFile_inst|always1~85_combout  & ((\registerFile_inst|out_readData[0]~22_combout ) # (!\registerFile_inst|always1~54_combout )))

	.dataa(\registerFile_inst|out_readData[0]~22_combout ),
	.datab(\registerFile_inst|always1~85_combout ),
	.datac(gnd),
	.datad(\registerFile_inst|always1~54_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~23 .lut_mask = 16'h2233;
defparam \registerFile_inst|out_readData[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
cycloneive_lcell_comb \registerFile_inst|reg30[9]~feeder (
// Equation(s):
// \registerFile_inst|reg30[9]~feeder_combout  = \registerFile_inst|reg8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg30[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg30[9]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg30[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
cycloneive_lcell_comb \registerFile_inst|Decoder0~72 (
// Equation(s):
// \registerFile_inst|Decoder0~72_combout  = (\registerFile_inst|Decoder0~38_combout  & (\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~61_combout  & \demultiplexador_inst_address|out2[3]~0_combout )))

	.dataa(\registerFile_inst|Decoder0~38_combout ),
	.datab(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datac(\registerFile_inst|Decoder0~61_combout ),
	.datad(\demultiplexador_inst_address|out2[3]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~72_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~72 .lut_mask = 16'h8000;
defparam \registerFile_inst|Decoder0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N5
dffeas \registerFile_inst|reg30[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg30[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg30 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg30[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg30[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N6
cycloneive_lcell_comb \registerFile_inst|always1~86 (
// Equation(s):
// \registerFile_inst|always1~86_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|reg30 [9] & \registerFile_inst|always1~6_combout ))))

	.dataa(\registerFile_inst|reg30 [9]),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|always1~6_combout ),
	.datad(\registerFile_inst|always1~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~86_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~86 .lut_mask = 16'h3320;
defparam \registerFile_inst|always1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \registerFile_inst|always1~87 (
// Equation(s):
// \registerFile_inst|always1~87_combout  = (\registerFile_inst|always1~86_combout ) # ((!\full_print_module_inst|printModule_inst|out_check_value [4] & ((!\registerFile_inst|reg30 [9]) # (!\registerFile_inst|always1~81_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datab(\registerFile_inst|always1~81_combout ),
	.datac(\registerFile_inst|reg30 [9]),
	.datad(\registerFile_inst|always1~86_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~87_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~87 .lut_mask = 16'hFF15;
defparam \registerFile_inst|always1~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~24 (
// Equation(s):
// \registerFile_inst|out_readData[0]~24_combout  = (\registerFile_inst|always1~85_combout ) # ((\registerFile_inst|out_readData[0]~23_combout  & (\registerFile_inst|always1~87_combout  & \registerFile_inst|always1~4_combout )))

	.dataa(\registerFile_inst|out_readData[0]~23_combout ),
	.datab(\registerFile_inst|always1~85_combout ),
	.datac(\registerFile_inst|always1~87_combout ),
	.datad(\registerFile_inst|always1~4_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~24 .lut_mask = 16'hECCC;
defparam \registerFile_inst|out_readData[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
cycloneive_lcell_comb \registerFile_inst|Decoder0~71 (
// Equation(s):
// \registerFile_inst|Decoder0~71_combout  = (\registerFile_inst|Decoder0~59_combout  & (\demultiplexador_inst_address|out2[2]~1_combout  & (\registerFile_inst|Decoder0~38_combout  & \demultiplexador_inst_address|out2[3]~0_combout )))

	.dataa(\registerFile_inst|Decoder0~59_combout ),
	.datab(\demultiplexador_inst_address|out2[2]~1_combout ),
	.datac(\registerFile_inst|Decoder0~38_combout ),
	.datad(\demultiplexador_inst_address|out2[3]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|Decoder0~71_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|Decoder0~71 .lut_mask = 16'h8000;
defparam \registerFile_inst|Decoder0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N3
dffeas \registerFile_inst|reg31[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg31 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg31[9] .is_wysiwyg = "true";
defparam \registerFile_inst|reg31[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N2
cycloneive_lcell_comb \registerFile_inst|always1~88 (
// Equation(s):
// \registerFile_inst|always1~88_combout  = (!\full_print_module_inst|printModule_inst|out_check_value [3] & ((\registerFile_inst|always1~5_combout ) # ((\registerFile_inst|always1~6_combout  & \registerFile_inst|reg31 [9]))))

	.dataa(\registerFile_inst|always1~6_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(\registerFile_inst|reg31 [9]),
	.datad(\registerFile_inst|always1~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~88_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~88 .lut_mask = 16'h3320;
defparam \registerFile_inst|always1~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneive_lcell_comb \registerFile_inst|always1~89 (
// Equation(s):
// \registerFile_inst|always1~89_combout  = (\registerFile_inst|always1~88_combout ) # ((!\full_print_module_inst|printModule_inst|out_check_value [4] & ((!\registerFile_inst|always1~81_combout ) # (!\registerFile_inst|reg31 [9]))))

	.dataa(\registerFile_inst|reg31 [9]),
	.datab(\registerFile_inst|always1~81_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_check_value [4]),
	.datad(\registerFile_inst|always1~88_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|always1~89_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|always1~89 .lut_mask = 16'hFF07;
defparam \registerFile_inst|always1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~25 (
// Equation(s):
// \registerFile_inst|out_readData[0]~25_combout  = (\registerFile_inst|out_readData[0]~23_combout  & ((\registerFile_inst|out_readData[0]~24_combout ) # ((\registerFile_inst|always1~4_combout  & \registerFile_inst|always1~89_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~23_combout ),
	.datab(\registerFile_inst|always1~4_combout ),
	.datac(\registerFile_inst|out_readData[0]~24_combout ),
	.datad(\registerFile_inst|always1~89_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~25 .lut_mask = 16'hA8A0;
defparam \registerFile_inst|out_readData[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \registerFile_inst|readData[9]~13 (
// Equation(s):
// \registerFile_inst|readData[9]~13_combout  = (\registerFile_inst|out_readData[0]~24_combout  & (((\registerFile_inst|reg28 [9]) # (\registerFile_inst|out_readData[0]~23_combout )))) # (!\registerFile_inst|out_readData[0]~24_combout  & 
// (\registerFile_inst|reg29 [9] & ((!\registerFile_inst|out_readData[0]~23_combout ))))

	.dataa(\registerFile_inst|reg29 [9]),
	.datab(\registerFile_inst|out_readData[0]~24_combout ),
	.datac(\registerFile_inst|reg28 [9]),
	.datad(\registerFile_inst|out_readData[0]~23_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~13 .lut_mask = 16'hCCE2;
defparam \registerFile_inst|readData[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \registerFile_inst|readData[9]~14 (
// Equation(s):
// \registerFile_inst|readData[9]~14_combout  = (\registerFile_inst|out_readData[0]~25_combout  & ((\registerFile_inst|readData[9]~13_combout  & (\registerFile_inst|reg30 [9])) # (!\registerFile_inst|readData[9]~13_combout  & ((\registerFile_inst|reg31 
// [9]))))) # (!\registerFile_inst|out_readData[0]~25_combout  & (((\registerFile_inst|readData[9]~13_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~25_combout ),
	.datab(\registerFile_inst|reg30 [9]),
	.datac(\registerFile_inst|reg31 [9]),
	.datad(\registerFile_inst|readData[9]~13_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~14 .lut_mask = 16'hDDA0;
defparam \registerFile_inst|readData[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \registerFile_inst|readData[9]~15 (
// Equation(s):
// \registerFile_inst|readData[9]~15_combout  = (\registerFile_inst|out_readData[0]~26_combout  & ((\registerFile_inst|out_readData[0]~21_combout ) # ((\registerFile_inst|readData[9]~14_combout )))) # (!\registerFile_inst|out_readData[0]~26_combout  & 
// (!\registerFile_inst|out_readData[0]~21_combout  & ((\registerFile_inst|reg26 [9]))))

	.dataa(\registerFile_inst|out_readData[0]~26_combout ),
	.datab(\registerFile_inst|out_readData[0]~21_combout ),
	.datac(\registerFile_inst|readData[9]~14_combout ),
	.datad(\registerFile_inst|reg26 [9]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~15 .lut_mask = 16'hB9A8;
defparam \registerFile_inst|readData[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \registerFile_inst|readData[9]~16 (
// Equation(s):
// \registerFile_inst|readData[9]~16_combout  = (\registerFile_inst|out_readData[0]~21_combout  & ((\registerFile_inst|readData[9]~15_combout  & ((\registerFile_inst|reg27 [9]))) # (!\registerFile_inst|readData[9]~15_combout  & (\registerFile_inst|reg25 
// [9])))) # (!\registerFile_inst|out_readData[0]~21_combout  & (((\registerFile_inst|readData[9]~15_combout ))))

	.dataa(\registerFile_inst|reg25 [9]),
	.datab(\registerFile_inst|out_readData[0]~21_combout ),
	.datac(\registerFile_inst|reg27 [9]),
	.datad(\registerFile_inst|readData[9]~15_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~16 .lut_mask = 16'hF388;
defparam \registerFile_inst|readData[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~19 (
// Equation(s):
// \registerFile_inst|out_readData[0]~19_combout  = (\registerFile_inst|always1~62_combout ) # ((\registerFile_inst|always1~71_combout  & ((\registerFile_inst|always1~59_combout ) # (!\registerFile_inst|always1~4_combout ))))

	.dataa(\registerFile_inst|always1~59_combout ),
	.datab(\registerFile_inst|always1~62_combout ),
	.datac(\registerFile_inst|always1~4_combout ),
	.datad(\registerFile_inst|always1~71_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~19 .lut_mask = 16'hEFCC;
defparam \registerFile_inst|out_readData[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~20 (
// Equation(s):
// \registerFile_inst|out_readData[0]~20_combout  = (\registerFile_inst|always1~57_combout ) # ((\registerFile_inst|always1~68_combout  & ((\registerFile_inst|always1~53_combout ) # (!\registerFile_inst|always1~54_combout ))))

	.dataa(\registerFile_inst|always1~57_combout ),
	.datab(\registerFile_inst|always1~54_combout ),
	.datac(\registerFile_inst|always1~53_combout ),
	.datad(\registerFile_inst|always1~68_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~20 .lut_mask = 16'hFBAA;
defparam \registerFile_inst|out_readData[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N20
cycloneive_lcell_comb \registerFile_inst|readData[9]~8 (
// Equation(s):
// \registerFile_inst|readData[9]~8_combout  = (\registerFile_inst|out_readData[0]~20_combout  & (((\registerFile_inst|out_readData[0]~13_combout )))) # (!\registerFile_inst|out_readData[0]~20_combout  & ((\registerFile_inst|out_readData[0]~13_combout  & 
// (\registerFile_inst|reg23 [9])) # (!\registerFile_inst|out_readData[0]~13_combout  & ((\registerFile_inst|reg21 [9])))))

	.dataa(\registerFile_inst|out_readData[0]~20_combout ),
	.datab(\registerFile_inst|reg23 [9]),
	.datac(\registerFile_inst|reg21 [9]),
	.datad(\registerFile_inst|out_readData[0]~13_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~8 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N6
cycloneive_lcell_comb \registerFile_inst|readData[9]~9 (
// Equation(s):
// \registerFile_inst|readData[9]~9_combout  = (\registerFile_inst|out_readData[0]~20_combout  & ((\registerFile_inst|readData[9]~8_combout  & (\registerFile_inst|reg22 [9])) # (!\registerFile_inst|readData[9]~8_combout  & ((\registerFile_inst|reg20 [9]))))) 
// # (!\registerFile_inst|out_readData[0]~20_combout  & (((\registerFile_inst|readData[9]~8_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~20_combout ),
	.datab(\registerFile_inst|reg22 [9]),
	.datac(\registerFile_inst|reg20 [9]),
	.datad(\registerFile_inst|readData[9]~8_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~9 .lut_mask = 16'hDDA0;
defparam \registerFile_inst|readData[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N8
cycloneive_lcell_comb \registerFile_inst|readData[9]~10 (
// Equation(s):
// \registerFile_inst|readData[9]~10_combout  = (\registerFile_inst|out_readData[0]~14_combout  & (((\registerFile_inst|out_readData[0]~19_combout ) # (\registerFile_inst|readData[9]~9_combout )))) # (!\registerFile_inst|out_readData[0]~14_combout  & 
// (\registerFile_inst|reg18 [9] & (!\registerFile_inst|out_readData[0]~19_combout )))

	.dataa(\registerFile_inst|reg18 [9]),
	.datab(\registerFile_inst|out_readData[0]~14_combout ),
	.datac(\registerFile_inst|out_readData[0]~19_combout ),
	.datad(\registerFile_inst|readData[9]~9_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~10 .lut_mask = 16'hCEC2;
defparam \registerFile_inst|readData[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N2
cycloneive_lcell_comb \registerFile_inst|readData[9]~11 (
// Equation(s):
// \registerFile_inst|readData[9]~11_combout  = (\registerFile_inst|out_readData[0]~19_combout  & ((\registerFile_inst|readData[9]~10_combout  & ((\registerFile_inst|reg19 [9]))) # (!\registerFile_inst|readData[9]~10_combout  & (\registerFile_inst|reg17 
// [9])))) # (!\registerFile_inst|out_readData[0]~19_combout  & (\registerFile_inst|readData[9]~10_combout ))

	.dataa(\registerFile_inst|out_readData[0]~19_combout ),
	.datab(\registerFile_inst|readData[9]~10_combout ),
	.datac(\registerFile_inst|reg17 [9]),
	.datad(\registerFile_inst|reg19 [9]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~11 .lut_mask = 16'hEC64;
defparam \registerFile_inst|readData[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~18 (
// Equation(s):
// \registerFile_inst|out_readData[0]~18_combout  = (\registerFile_inst|out_readData[0]~16_combout ) # ((!\registerFile_inst|always1~52_combout  & \registerFile_inst|always1~74_combout ))

	.dataa(gnd),
	.datab(\registerFile_inst|always1~52_combout ),
	.datac(\registerFile_inst|out_readData[0]~16_combout ),
	.datad(\registerFile_inst|always1~74_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~18 .lut_mask = 16'hF3F0;
defparam \registerFile_inst|out_readData[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N28
cycloneive_lcell_comb \registerFile_inst|readData[9]~12 (
// Equation(s):
// \registerFile_inst|readData[9]~12_combout  = (\registerFile_inst|out_readData[0]~18_combout  & ((\registerFile_inst|reg16 [9]) # ((\registerFile_inst|out_readData[0]~17_combout )))) # (!\registerFile_inst|out_readData[0]~18_combout  & 
// (((\registerFile_inst|readData[9]~11_combout  & !\registerFile_inst|out_readData[0]~17_combout ))))

	.dataa(\registerFile_inst|reg16 [9]),
	.datab(\registerFile_inst|readData[9]~11_combout ),
	.datac(\registerFile_inst|out_readData[0]~18_combout ),
	.datad(\registerFile_inst|out_readData[0]~17_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~12 .lut_mask = 16'hF0AC;
defparam \registerFile_inst|readData[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N30
cycloneive_lcell_comb \registerFile_inst|readData[9]~17 (
// Equation(s):
// \registerFile_inst|readData[9]~17_combout  = (\registerFile_inst|out_readData[0]~17_combout  & ((\registerFile_inst|readData[9]~12_combout  & ((\registerFile_inst|readData[9]~16_combout ))) # (!\registerFile_inst|readData[9]~12_combout  & 
// (\registerFile_inst|reg15 [9])))) # (!\registerFile_inst|out_readData[0]~17_combout  & (((\registerFile_inst|readData[9]~12_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~17_combout ),
	.datab(\registerFile_inst|reg15 [9]),
	.datac(\registerFile_inst|readData[9]~16_combout ),
	.datad(\registerFile_inst|readData[9]~12_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~17 .lut_mask = 16'hF588;
defparam \registerFile_inst|readData[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~10 (
// Equation(s):
// \registerFile_inst|out_readData[0]~10_combout  = (\registerFile_inst|always1~29_combout ) # ((\registerFile_inst|always1~43_combout  & ((\registerFile_inst|always1~26_combout ) # (!\registerFile_inst|always1~4_combout ))))

	.dataa(\registerFile_inst|always1~43_combout ),
	.datab(\registerFile_inst|always1~4_combout ),
	.datac(\registerFile_inst|always1~29_combout ),
	.datad(\registerFile_inst|always1~26_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~10 .lut_mask = 16'hFAF2;
defparam \registerFile_inst|out_readData[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N12
cycloneive_lcell_comb \registerFile_inst|out_readData[0]~11 (
// Equation(s):
// \registerFile_inst|out_readData[0]~11_combout  = (\registerFile_inst|always1~34_combout ) # ((\registerFile_inst|always1~40_combout  & ((\registerFile_inst|always1~31_combout ) # (!\registerFile_inst|always1~4_combout ))))

	.dataa(\registerFile_inst|always1~4_combout ),
	.datab(\registerFile_inst|always1~40_combout ),
	.datac(\registerFile_inst|always1~31_combout ),
	.datad(\registerFile_inst|always1~34_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|out_readData[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|out_readData[0]~11 .lut_mask = 16'hFFC4;
defparam \registerFile_inst|out_readData[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneive_lcell_comb \registerFile_inst|readData[9]~4 (
// Equation(s):
// \registerFile_inst|readData[9]~4_combout  = (\registerFile_inst|out_readData[0]~5_combout  & ((\registerFile_inst|reg6 [9]) # ((\registerFile_inst|out_readData[0]~11_combout )))) # (!\registerFile_inst|out_readData[0]~5_combout  & 
// (((\registerFile_inst|reg4 [9] & !\registerFile_inst|out_readData[0]~11_combout ))))

	.dataa(\registerFile_inst|reg6 [9]),
	.datab(\registerFile_inst|out_readData[0]~5_combout ),
	.datac(\registerFile_inst|reg4 [9]),
	.datad(\registerFile_inst|out_readData[0]~11_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~4 .lut_mask = 16'hCCB8;
defparam \registerFile_inst|readData[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N14
cycloneive_lcell_comb \registerFile_inst|readData[9]~5 (
// Equation(s):
// \registerFile_inst|readData[9]~5_combout  = (\registerFile_inst|readData[9]~4_combout  & (((\registerFile_inst|reg5 [9]) # (!\registerFile_inst|out_readData[0]~11_combout )))) # (!\registerFile_inst|readData[9]~4_combout  & (\registerFile_inst|reg3 [9] & 
// ((\registerFile_inst|out_readData[0]~11_combout ))))

	.dataa(\registerFile_inst|reg3 [9]),
	.datab(\registerFile_inst|reg5 [9]),
	.datac(\registerFile_inst|readData[9]~4_combout ),
	.datad(\registerFile_inst|out_readData[0]~11_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~5 .lut_mask = 16'hCAF0;
defparam \registerFile_inst|readData[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N28
cycloneive_lcell_comb \registerFile_inst|readData[9]~6 (
// Equation(s):
// \registerFile_inst|readData[9]~6_combout  = (\registerFile_inst|out_readData[0]~4_combout  & (((\registerFile_inst|readData[9]~5_combout ) # (\registerFile_inst|out_readData[0]~10_combout )))) # (!\registerFile_inst|out_readData[0]~4_combout  & 
// (\registerFile_inst|reg1 [9] & ((!\registerFile_inst|out_readData[0]~10_combout ))))

	.dataa(\registerFile_inst|reg1 [9]),
	.datab(\registerFile_inst|out_readData[0]~4_combout ),
	.datac(\registerFile_inst|readData[9]~5_combout ),
	.datad(\registerFile_inst|out_readData[0]~10_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~6 .lut_mask = 16'hCCE2;
defparam \registerFile_inst|readData[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N30
cycloneive_lcell_comb \registerFile_inst|readData[9]~7 (
// Equation(s):
// \registerFile_inst|readData[9]~7_combout  = (\registerFile_inst|out_readData[0]~10_combout  & ((\registerFile_inst|readData[9]~6_combout  & ((\registerFile_inst|reg2 [9]))) # (!\registerFile_inst|readData[9]~6_combout  & (\registerFile_inst|reg0 [9])))) # 
// (!\registerFile_inst|out_readData[0]~10_combout  & (((\registerFile_inst|readData[9]~6_combout ))))

	.dataa(\registerFile_inst|reg0 [9]),
	.datab(\registerFile_inst|out_readData[0]~10_combout ),
	.datac(\registerFile_inst|reg2 [9]),
	.datad(\registerFile_inst|readData[9]~6_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~7 .lut_mask = 16'hF388;
defparam \registerFile_inst|readData[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N16
cycloneive_lcell_comb \registerFile_inst|readData[9]~18 (
// Equation(s):
// \registerFile_inst|readData[9]~18_combout  = (\registerFile_inst|out_readData[0]~28_combout  & ((\registerFile_inst|out_readData[0]~29_combout  & (\registerFile_inst|readData[9]~17_combout )) # (!\registerFile_inst|out_readData[0]~29_combout  & 
// ((\registerFile_inst|readData[9]~7_combout ))))) # (!\registerFile_inst|out_readData[0]~28_combout  & (\registerFile_inst|out_readData[0]~29_combout ))

	.dataa(\registerFile_inst|out_readData[0]~28_combout ),
	.datab(\registerFile_inst|out_readData[0]~29_combout ),
	.datac(\registerFile_inst|readData[9]~17_combout ),
	.datad(\registerFile_inst|readData[9]~7_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~18 .lut_mask = 16'hE6C4;
defparam \registerFile_inst|readData[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N10
cycloneive_lcell_comb \registerFile_inst|readData[9]~19 (
// Equation(s):
// \registerFile_inst|readData[9]~19_combout  = (\registerFile_inst|out_readData[0]~9_combout  & ((\registerFile_inst|readData[9]~18_combout  & (\registerFile_inst|reg7 [9])) # (!\registerFile_inst|readData[9]~18_combout  & 
// ((\registerFile_inst|readData[9]~3_combout ))))) # (!\registerFile_inst|out_readData[0]~9_combout  & (((\registerFile_inst|readData[9]~18_combout ))))

	.dataa(\registerFile_inst|reg7 [9]),
	.datab(\registerFile_inst|readData[9]~3_combout ),
	.datac(\registerFile_inst|out_readData[0]~9_combout ),
	.datad(\registerFile_inst|readData[9]~18_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~19 .lut_mask = 16'hAFC0;
defparam \registerFile_inst|readData[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N24
cycloneive_lcell_comb \registerFile_inst|readData[9]~20 (
// Equation(s):
// \registerFile_inst|readData[9]~20_combout  = (\registerFile_inst|out_readData[0]~30_combout  & (\registerFile_inst|reg24 [9])) # (!\registerFile_inst|out_readData[0]~30_combout  & ((\registerFile_inst|readData[9]~19_combout )))

	.dataa(gnd),
	.datab(\registerFile_inst|out_readData[0]~30_combout ),
	.datac(\registerFile_inst|reg24 [9]),
	.datad(\registerFile_inst|readData[9]~19_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[9]~20 .lut_mask = 16'hF3C0;
defparam \registerFile_inst|readData[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N25
dffeas \registerFile_inst|out_readData[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|readData[9]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[9] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \dataB[6]~input (
	.i(dataB[6]),
	.ibar(gnd),
	.o(\dataB[6]~input_o ));
// synopsys translate_off
defparam \dataB[6]~input .bus_hold = "false";
defparam \dataB[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \decorderInstruction_inst|data[6]~6 (
// Equation(s):
// \decorderInstruction_inst|data[6]~6_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[6]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataA[1]~input_o ),
	.datac(\dataB[6]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[6]~6 .lut_mask = 16'h1050;
defparam \decorderInstruction_inst|data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N3
dffeas \decorderInstruction_inst|out_data[6] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[6] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \dataB[24]~input (
	.i(dataB[24]),
	.ibar(gnd),
	.o(\dataB[24]~input_o ));
// synopsys translate_off
defparam \dataB[24]~input .bus_hold = "false";
defparam \dataB[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \decorderInstruction_inst|data[24]~15 (
// Equation(s):
// \decorderInstruction_inst|data[24]~15_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[24]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\dataA[1]~input_o ),
	.datab(\decorderInstruction_inst|register[0]~0_combout ),
	.datac(\dataB[24]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[24]~15 .lut_mask = 16'h1030;
defparam \decorderInstruction_inst|data[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \decorderInstruction_inst|out_data[24] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[24]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[24] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N1
cycloneive_io_ibuf \dataB[15]~input (
	.i(dataB[15]),
	.ibar(gnd),
	.o(\dataB[15]~input_o ));
// synopsys translate_off
defparam \dataB[15]~input .bus_hold = "false";
defparam \dataB[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \decorderInstruction_inst|data[15]~14 (
// Equation(s):
// \decorderInstruction_inst|data[15]~14_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[15]~input_o  & ((!\dataA[1]~input_o ) # (!\dataA[0]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataA[0]~input_o ),
	.datac(\dataA[1]~input_o ),
	.datad(\dataB[15]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[15]~14 .lut_mask = 16'h1500;
defparam \decorderInstruction_inst|data[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \decorderInstruction_inst|out_data[15] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[15]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[15] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneive_lcell_comb \registerFile_inst|reg9~4 (
// Equation(s):
// \registerFile_inst|reg9~4_combout  = (!\registerFile_inst|Equal0~0_combout  & ((\registerFile_inst|Equal1~0_combout  & ((\decorderInstruction_inst|out_data [15]))) # (!\registerFile_inst|Equal1~0_combout  & (\decorderInstruction_inst|out_data [24]))))

	.dataa(\decorderInstruction_inst|out_data [24]),
	.datab(\registerFile_inst|Equal0~0_combout ),
	.datac(\decorderInstruction_inst|out_data [15]),
	.datad(\registerFile_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~4 .lut_mask = 16'h3022;
defparam \registerFile_inst|reg9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneive_lcell_comb \registerFile_inst|reg9~5 (
// Equation(s):
// \registerFile_inst|reg9~5_combout  = (\controlUnit_inst|selectorAddress~q  & ((\registerFile_inst|reg9~4_combout ) # ((\registerFile_inst|Equal0~0_combout  & \decorderInstruction_inst|out_data [6]))))

	.dataa(\registerFile_inst|Equal0~0_combout ),
	.datab(\decorderInstruction_inst|out_data [6]),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\registerFile_inst|reg9~4_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~5 .lut_mask = 16'hF080;
defparam \registerFile_inst|reg9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \registerFile_inst|reg24[6]~feeder (
// Equation(s):
// \registerFile_inst|reg24[6]~feeder_combout  = \registerFile_inst|reg9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg24[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg24[6]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg24[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N7
dffeas \registerFile_inst|reg24[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg24[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg24 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg24[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg24[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N15
dffeas \registerFile_inst|reg27[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg9~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg27 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg27[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg27[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N22
cycloneive_lcell_comb \registerFile_inst|reg25[6]~feeder (
// Equation(s):
// \registerFile_inst|reg25[6]~feeder_combout  = \registerFile_inst|reg9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg25[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg25[6]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg25[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N23
dffeas \registerFile_inst|reg25[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg25[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg25 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg25[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg25[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \registerFile_inst|reg26[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg26 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg26[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg26[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \registerFile_inst|readData[6]~78 (
// Equation(s):
// \registerFile_inst|readData[6]~78_combout  = (\registerFile_inst|out_readData[0]~26_combout  & (((\registerFile_inst|out_readData[0]~21_combout )))) # (!\registerFile_inst|out_readData[0]~26_combout  & ((\registerFile_inst|out_readData[0]~21_combout  & 
// (\registerFile_inst|reg25 [6])) # (!\registerFile_inst|out_readData[0]~21_combout  & ((\registerFile_inst|reg26 [6])))))

	.dataa(\registerFile_inst|out_readData[0]~26_combout ),
	.datab(\registerFile_inst|reg25 [6]),
	.datac(\registerFile_inst|reg26 [6]),
	.datad(\registerFile_inst|out_readData[0]~21_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~78_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~78 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[6]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \registerFile_inst|reg28[6]~feeder (
// Equation(s):
// \registerFile_inst|reg28[6]~feeder_combout  = \registerFile_inst|reg9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg28[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg28[6]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg28[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N21
dffeas \registerFile_inst|reg28[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg28[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg28 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg28[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg28[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \registerFile_inst|reg29[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg29 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg29[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg29[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \registerFile_inst|readData[6]~76 (
// Equation(s):
// \registerFile_inst|readData[6]~76_combout  = (\registerFile_inst|out_readData[0]~23_combout  & (((\registerFile_inst|out_readData[0]~24_combout )))) # (!\registerFile_inst|out_readData[0]~23_combout  & ((\registerFile_inst|out_readData[0]~24_combout  & 
// (\registerFile_inst|reg28 [6])) # (!\registerFile_inst|out_readData[0]~24_combout  & ((\registerFile_inst|reg29 [6])))))

	.dataa(\registerFile_inst|out_readData[0]~23_combout ),
	.datab(\registerFile_inst|reg28 [6]),
	.datac(\registerFile_inst|reg29 [6]),
	.datad(\registerFile_inst|out_readData[0]~24_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~76 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \registerFile_inst|reg30[6]~feeder (
// Equation(s):
// \registerFile_inst|reg30[6]~feeder_combout  = \registerFile_inst|reg9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg30[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg30[6]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg30[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \registerFile_inst|reg30[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg30[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg30 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg30[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg30[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N31
dffeas \registerFile_inst|reg31[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg31 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg31[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg31[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \registerFile_inst|readData[6]~77 (
// Equation(s):
// \registerFile_inst|readData[6]~77_combout  = (\registerFile_inst|readData[6]~76_combout  & ((\registerFile_inst|reg30 [6]) # ((!\registerFile_inst|out_readData[0]~25_combout )))) # (!\registerFile_inst|readData[6]~76_combout  & (((\registerFile_inst|reg31 
// [6] & \registerFile_inst|out_readData[0]~25_combout ))))

	.dataa(\registerFile_inst|readData[6]~76_combout ),
	.datab(\registerFile_inst|reg30 [6]),
	.datac(\registerFile_inst|reg31 [6]),
	.datad(\registerFile_inst|out_readData[0]~25_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~77_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~77 .lut_mask = 16'hD8AA;
defparam \registerFile_inst|readData[6]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \registerFile_inst|readData[6]~79 (
// Equation(s):
// \registerFile_inst|readData[6]~79_combout  = (\registerFile_inst|out_readData[0]~26_combout  & ((\registerFile_inst|readData[6]~78_combout  & (\registerFile_inst|reg27 [6])) # (!\registerFile_inst|readData[6]~78_combout  & 
// ((\registerFile_inst|readData[6]~77_combout ))))) # (!\registerFile_inst|out_readData[0]~26_combout  & (((\registerFile_inst|readData[6]~78_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~26_combout ),
	.datab(\registerFile_inst|reg27 [6]),
	.datac(\registerFile_inst|readData[6]~78_combout ),
	.datad(\registerFile_inst|readData[6]~77_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~79_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~79 .lut_mask = 16'hDAD0;
defparam \registerFile_inst|readData[6]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \registerFile_inst|reg16[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg16 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg16[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg16[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneive_lcell_comb \registerFile_inst|reg17[6]~feeder (
// Equation(s):
// \registerFile_inst|reg17[6]~feeder_combout  = \registerFile_inst|reg9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg17[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg17[6]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg17[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N13
dffeas \registerFile_inst|reg17[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg17[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg17 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg17[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg17[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \registerFile_inst|reg18[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg18 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg18[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg18[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \registerFile_inst|readData[6]~73 (
// Equation(s):
// \registerFile_inst|readData[6]~73_combout  = (\registerFile_inst|out_readData[0]~19_combout  & ((\registerFile_inst|reg17 [6]) # ((\registerFile_inst|out_readData[0]~14_combout )))) # (!\registerFile_inst|out_readData[0]~19_combout  & 
// (((\registerFile_inst|reg18 [6] & !\registerFile_inst|out_readData[0]~14_combout ))))

	.dataa(\registerFile_inst|reg17 [6]),
	.datab(\registerFile_inst|out_readData[0]~19_combout ),
	.datac(\registerFile_inst|reg18 [6]),
	.datad(\registerFile_inst|out_readData[0]~14_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~73 .lut_mask = 16'hCCB8;
defparam \registerFile_inst|readData[6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \registerFile_inst|reg19[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg19 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg19[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg19[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \registerFile_inst|reg23[6]~feeder (
// Equation(s):
// \registerFile_inst|reg23[6]~feeder_combout  = \registerFile_inst|reg9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg23[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg23[6]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg23[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \registerFile_inst|reg23[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg23[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg23 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg23[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg23[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \registerFile_inst|reg20[6]~feeder (
// Equation(s):
// \registerFile_inst|reg20[6]~feeder_combout  = \registerFile_inst|reg9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg20[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg20[6]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg20[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \registerFile_inst|reg20[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg20[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg20 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg20[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg20[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N29
dffeas \registerFile_inst|reg21[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg21 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg21[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg21[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
cycloneive_lcell_comb \registerFile_inst|readData[6]~71 (
// Equation(s):
// \registerFile_inst|readData[6]~71_combout  = (\registerFile_inst|out_readData[0]~13_combout  & (((\registerFile_inst|out_readData[0]~20_combout )))) # (!\registerFile_inst|out_readData[0]~13_combout  & ((\registerFile_inst|out_readData[0]~20_combout  & 
// (\registerFile_inst|reg20 [6])) # (!\registerFile_inst|out_readData[0]~20_combout  & ((\registerFile_inst|reg21 [6])))))

	.dataa(\registerFile_inst|reg20 [6]),
	.datab(\registerFile_inst|out_readData[0]~13_combout ),
	.datac(\registerFile_inst|reg21 [6]),
	.datad(\registerFile_inst|out_readData[0]~20_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~71_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~71 .lut_mask = 16'hEE30;
defparam \registerFile_inst|readData[6]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N23
dffeas \registerFile_inst|reg22[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg22 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg22[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg22[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N22
cycloneive_lcell_comb \registerFile_inst|readData[6]~72 (
// Equation(s):
// \registerFile_inst|readData[6]~72_combout  = (\registerFile_inst|readData[6]~71_combout  & (((\registerFile_inst|reg22 [6]) # (!\registerFile_inst|out_readData[0]~13_combout )))) # (!\registerFile_inst|readData[6]~71_combout  & (\registerFile_inst|reg23 
// [6] & ((\registerFile_inst|out_readData[0]~13_combout ))))

	.dataa(\registerFile_inst|reg23 [6]),
	.datab(\registerFile_inst|readData[6]~71_combout ),
	.datac(\registerFile_inst|reg22 [6]),
	.datad(\registerFile_inst|out_readData[0]~13_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~72_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~72 .lut_mask = 16'hE2CC;
defparam \registerFile_inst|readData[6]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \registerFile_inst|readData[6]~74 (
// Equation(s):
// \registerFile_inst|readData[6]~74_combout  = (\registerFile_inst|readData[6]~73_combout  & (((\registerFile_inst|reg19 [6])) # (!\registerFile_inst|out_readData[0]~14_combout ))) # (!\registerFile_inst|readData[6]~73_combout  & 
// (\registerFile_inst|out_readData[0]~14_combout  & ((\registerFile_inst|readData[6]~72_combout ))))

	.dataa(\registerFile_inst|readData[6]~73_combout ),
	.datab(\registerFile_inst|out_readData[0]~14_combout ),
	.datac(\registerFile_inst|reg19 [6]),
	.datad(\registerFile_inst|readData[6]~72_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~74_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~74 .lut_mask = 16'hE6A2;
defparam \registerFile_inst|readData[6]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N3
dffeas \registerFile_inst|reg15[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg15 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg15[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg15[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \registerFile_inst|readData[6]~75 (
// Equation(s):
// \registerFile_inst|readData[6]~75_combout  = (\registerFile_inst|out_readData[0]~18_combout  & (((\registerFile_inst|out_readData[0]~17_combout )))) # (!\registerFile_inst|out_readData[0]~18_combout  & ((\registerFile_inst|out_readData[0]~17_combout  & 
// ((\registerFile_inst|reg15 [6]))) # (!\registerFile_inst|out_readData[0]~17_combout  & (\registerFile_inst|readData[6]~74_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~18_combout ),
	.datab(\registerFile_inst|readData[6]~74_combout ),
	.datac(\registerFile_inst|reg15 [6]),
	.datad(\registerFile_inst|out_readData[0]~17_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~75_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~75 .lut_mask = 16'hFA44;
defparam \registerFile_inst|readData[6]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \registerFile_inst|readData[6]~80 (
// Equation(s):
// \registerFile_inst|readData[6]~80_combout  = (\registerFile_inst|out_readData[0]~18_combout  & ((\registerFile_inst|readData[6]~75_combout  & (\registerFile_inst|readData[6]~79_combout )) # (!\registerFile_inst|readData[6]~75_combout  & 
// ((\registerFile_inst|reg16 [6]))))) # (!\registerFile_inst|out_readData[0]~18_combout  & (((\registerFile_inst|readData[6]~75_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~18_combout ),
	.datab(\registerFile_inst|readData[6]~79_combout ),
	.datac(\registerFile_inst|reg16 [6]),
	.datad(\registerFile_inst|readData[6]~75_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~80_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~80 .lut_mask = 16'hDDA0;
defparam \registerFile_inst|readData[6]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N2
cycloneive_lcell_comb \registerFile_inst|reg0[6]~feeder (
// Equation(s):
// \registerFile_inst|reg0[6]~feeder_combout  = \registerFile_inst|reg9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg0[6]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N3
dffeas \registerFile_inst|reg0[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N29
dffeas \registerFile_inst|reg1[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg1[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
cycloneive_lcell_comb \registerFile_inst|readData[6]~69 (
// Equation(s):
// \registerFile_inst|readData[6]~69_combout  = (\registerFile_inst|out_readData[0]~4_combout  & (((\registerFile_inst|out_readData[0]~10_combout )))) # (!\registerFile_inst|out_readData[0]~4_combout  & ((\registerFile_inst|out_readData[0]~10_combout  & 
// (\registerFile_inst|reg0 [6])) # (!\registerFile_inst|out_readData[0]~10_combout  & ((\registerFile_inst|reg1 [6])))))

	.dataa(\registerFile_inst|out_readData[0]~4_combout ),
	.datab(\registerFile_inst|reg0 [6]),
	.datac(\registerFile_inst|reg1 [6]),
	.datad(\registerFile_inst|out_readData[0]~10_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~69 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N15
dffeas \registerFile_inst|reg2[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg2[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \registerFile_inst|reg5[6]~feeder (
// Equation(s):
// \registerFile_inst|reg5[6]~feeder_combout  = \registerFile_inst|reg9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg5[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg5[6]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg5[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \registerFile_inst|reg5[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg5[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg5[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg5[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N21
dffeas \registerFile_inst|reg6[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg6[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg6[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N25
dffeas \registerFile_inst|reg3[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg3[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \registerFile_inst|reg4[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg4[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneive_lcell_comb \registerFile_inst|readData[6]~67 (
// Equation(s):
// \registerFile_inst|readData[6]~67_combout  = (\registerFile_inst|out_readData[0]~11_combout  & ((\registerFile_inst|reg3 [6]) # ((\registerFile_inst|out_readData[0]~5_combout )))) # (!\registerFile_inst|out_readData[0]~11_combout  & 
// (((\registerFile_inst|reg4 [6] & !\registerFile_inst|out_readData[0]~5_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~11_combout ),
	.datab(\registerFile_inst|reg3 [6]),
	.datac(\registerFile_inst|reg4 [6]),
	.datad(\registerFile_inst|out_readData[0]~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~67 .lut_mask = 16'hAAD8;
defparam \registerFile_inst|readData[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \registerFile_inst|readData[6]~68 (
// Equation(s):
// \registerFile_inst|readData[6]~68_combout  = (\registerFile_inst|out_readData[0]~5_combout  & ((\registerFile_inst|readData[6]~67_combout  & (\registerFile_inst|reg5 [6])) # (!\registerFile_inst|readData[6]~67_combout  & ((\registerFile_inst|reg6 [6]))))) 
// # (!\registerFile_inst|out_readData[0]~5_combout  & (((\registerFile_inst|readData[6]~67_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~5_combout ),
	.datab(\registerFile_inst|reg5 [6]),
	.datac(\registerFile_inst|reg6 [6]),
	.datad(\registerFile_inst|readData[6]~67_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~68 .lut_mask = 16'hDDA0;
defparam \registerFile_inst|readData[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \registerFile_inst|readData[6]~70 (
// Equation(s):
// \registerFile_inst|readData[6]~70_combout  = (\registerFile_inst|readData[6]~69_combout  & (((\registerFile_inst|reg2 [6])) # (!\registerFile_inst|out_readData[0]~4_combout ))) # (!\registerFile_inst|readData[6]~69_combout  & 
// (\registerFile_inst|out_readData[0]~4_combout  & ((\registerFile_inst|readData[6]~68_combout ))))

	.dataa(\registerFile_inst|readData[6]~69_combout ),
	.datab(\registerFile_inst|out_readData[0]~4_combout ),
	.datac(\registerFile_inst|reg2 [6]),
	.datad(\registerFile_inst|readData[6]~68_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~70 .lut_mask = 16'hE6A2;
defparam \registerFile_inst|readData[6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
cycloneive_lcell_comb \registerFile_inst|readData[6]~81 (
// Equation(s):
// \registerFile_inst|readData[6]~81_combout  = (\registerFile_inst|out_readData[0]~29_combout  & (((\registerFile_inst|readData[6]~80_combout )) # (!\registerFile_inst|out_readData[0]~28_combout ))) # (!\registerFile_inst|out_readData[0]~29_combout  & 
// (\registerFile_inst|out_readData[0]~28_combout  & ((\registerFile_inst|readData[6]~70_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~29_combout ),
	.datab(\registerFile_inst|out_readData[0]~28_combout ),
	.datac(\registerFile_inst|readData[6]~80_combout ),
	.datad(\registerFile_inst|readData[6]~70_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~81_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~81 .lut_mask = 16'hE6A2;
defparam \registerFile_inst|readData[6]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \registerFile_inst|reg7[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg7[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg7[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \registerFile_inst|reg8[6]~feeder (
// Equation(s):
// \registerFile_inst|reg8[6]~feeder_combout  = \registerFile_inst|reg9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg8[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg8[6]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg8[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \registerFile_inst|reg8[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg8[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg8 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg8[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg8[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N21
dffeas \registerFile_inst|reg9[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg9 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg9[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg9[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \registerFile_inst|readData[6]~65 (
// Equation(s):
// \registerFile_inst|readData[6]~65_combout  = (\registerFile_inst|out_readData[0]~3_combout  & (((\registerFile_inst|out_readData[0]~0_combout )))) # (!\registerFile_inst|out_readData[0]~3_combout  & ((\registerFile_inst|out_readData[0]~0_combout  & 
// (\registerFile_inst|reg8 [6])) # (!\registerFile_inst|out_readData[0]~0_combout  & ((\registerFile_inst|reg9 [6])))))

	.dataa(\registerFile_inst|out_readData[0]~3_combout ),
	.datab(\registerFile_inst|reg8 [6]),
	.datac(\registerFile_inst|reg9 [6]),
	.datad(\registerFile_inst|out_readData[0]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~65 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \registerFile_inst|reg11[6]~feeder (
// Equation(s):
// \registerFile_inst|reg11[6]~feeder_combout  = \registerFile_inst|reg9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg11[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg11[6]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg11[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N27
dffeas \registerFile_inst|reg11[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg11[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg11 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg11[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg11[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N27
dffeas \registerFile_inst|reg12[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg12 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg12[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg12[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N26
cycloneive_lcell_comb \registerFile_inst|readData[6]~63 (
// Equation(s):
// \registerFile_inst|readData[6]~63_combout  = (\registerFile_inst|out_readData[0]~1_combout  & ((\registerFile_inst|reg11 [6]) # ((\registerFile_inst|out_readData[0]~2_combout )))) # (!\registerFile_inst|out_readData[0]~1_combout  & 
// (((\registerFile_inst|reg12 [6] & !\registerFile_inst|out_readData[0]~2_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~1_combout ),
	.datab(\registerFile_inst|reg11 [6]),
	.datac(\registerFile_inst|reg12 [6]),
	.datad(\registerFile_inst|out_readData[0]~2_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~63 .lut_mask = 16'hAAD8;
defparam \registerFile_inst|readData[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \registerFile_inst|reg13[6]~feeder (
// Equation(s):
// \registerFile_inst|reg13[6]~feeder_combout  = \registerFile_inst|reg9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg13[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg13[6]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg13[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N13
dffeas \registerFile_inst|reg13[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg13[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg13 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg13[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg13[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N9
dffeas \registerFile_inst|reg14[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg14 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg14[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg14[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N8
cycloneive_lcell_comb \registerFile_inst|readData[6]~64 (
// Equation(s):
// \registerFile_inst|readData[6]~64_combout  = (\registerFile_inst|readData[6]~63_combout  & ((\registerFile_inst|reg13 [6]) # ((!\registerFile_inst|out_readData[0]~2_combout )))) # (!\registerFile_inst|readData[6]~63_combout  & (((\registerFile_inst|reg14 
// [6] & \registerFile_inst|out_readData[0]~2_combout ))))

	.dataa(\registerFile_inst|readData[6]~63_combout ),
	.datab(\registerFile_inst|reg13 [6]),
	.datac(\registerFile_inst|reg14 [6]),
	.datad(\registerFile_inst|out_readData[0]~2_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~64 .lut_mask = 16'hD8AA;
defparam \registerFile_inst|readData[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \registerFile_inst|reg10[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg10 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg10[6] .is_wysiwyg = "true";
defparam \registerFile_inst|reg10[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cycloneive_lcell_comb \registerFile_inst|readData[6]~66 (
// Equation(s):
// \registerFile_inst|readData[6]~66_combout  = (\registerFile_inst|readData[6]~65_combout  & (((\registerFile_inst|reg10 [6]) # (!\registerFile_inst|out_readData[0]~3_combout )))) # (!\registerFile_inst|readData[6]~65_combout  & 
// (\registerFile_inst|readData[6]~64_combout  & ((\registerFile_inst|out_readData[0]~3_combout ))))

	.dataa(\registerFile_inst|readData[6]~65_combout ),
	.datab(\registerFile_inst|readData[6]~64_combout ),
	.datac(\registerFile_inst|reg10 [6]),
	.datad(\registerFile_inst|out_readData[0]~3_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~66 .lut_mask = 16'hE4AA;
defparam \registerFile_inst|readData[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \registerFile_inst|readData[6]~82 (
// Equation(s):
// \registerFile_inst|readData[6]~82_combout  = (\registerFile_inst|readData[6]~81_combout  & (((\registerFile_inst|reg7 [6])) # (!\registerFile_inst|out_readData[0]~9_combout ))) # (!\registerFile_inst|readData[6]~81_combout  & 
// (\registerFile_inst|out_readData[0]~9_combout  & ((\registerFile_inst|readData[6]~66_combout ))))

	.dataa(\registerFile_inst|readData[6]~81_combout ),
	.datab(\registerFile_inst|out_readData[0]~9_combout ),
	.datac(\registerFile_inst|reg7 [6]),
	.datad(\registerFile_inst|readData[6]~66_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~82_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~82 .lut_mask = 16'hE6A2;
defparam \registerFile_inst|readData[6]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \registerFile_inst|readData[6]~83 (
// Equation(s):
// \registerFile_inst|readData[6]~83_combout  = (\registerFile_inst|out_readData[0]~30_combout  & (\registerFile_inst|reg24 [6])) # (!\registerFile_inst|out_readData[0]~30_combout  & ((\registerFile_inst|readData[6]~82_combout )))

	.dataa(gnd),
	.datab(\registerFile_inst|reg24 [6]),
	.datac(\registerFile_inst|readData[6]~82_combout ),
	.datad(\registerFile_inst|out_readData[0]~30_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[6]~83_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[6]~83 .lut_mask = 16'hCCF0;
defparam \registerFile_inst|readData[6]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \registerFile_inst|out_readData[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|readData[6]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[6] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \dataB[7]~input (
	.i(dataB[7]),
	.ibar(gnd),
	.o(\dataB[7]~input_o ));
// synopsys translate_off
defparam \dataB[7]~input .bus_hold = "false";
defparam \dataB[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \decorderInstruction_inst|data[7]~7 (
// Equation(s):
// \decorderInstruction_inst|data[7]~7_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[7]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataA[1]~input_o ),
	.datac(\dataB[7]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[7]~7 .lut_mask = 16'h1050;
defparam \decorderInstruction_inst|data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \decorderInstruction_inst|out_data[7] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[7] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N15
cycloneive_io_ibuf \dataB[16]~input (
	.i(dataB[16]),
	.ibar(gnd),
	.o(\dataB[16]~input_o ));
// synopsys translate_off
defparam \dataB[16]~input .bus_hold = "false";
defparam \dataB[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \decorderInstruction_inst|data[16]~12 (
// Equation(s):
// \decorderInstruction_inst|data[16]~12_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[16]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataA[1]~input_o ),
	.datac(\dataB[16]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[16]~12 .lut_mask = 16'h1050;
defparam \decorderInstruction_inst|data[16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \decorderInstruction_inst|out_data[16] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[16]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[16] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cycloneive_io_ibuf \dataB[25]~input (
	.i(dataB[25]),
	.ibar(gnd),
	.o(\dataB[25]~input_o ));
// synopsys translate_off
defparam \dataB[25]~input .bus_hold = "false";
defparam \dataB[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \decorderInstruction_inst|data[25]~13 (
// Equation(s):
// \decorderInstruction_inst|data[25]~13_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[25]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataA[1]~input_o ),
	.datac(\dataB[25]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[25]~13 .lut_mask = 16'h1050;
defparam \decorderInstruction_inst|data[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \decorderInstruction_inst|out_data[25] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[25]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[25] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneive_lcell_comb \registerFile_inst|reg9~2 (
// Equation(s):
// \registerFile_inst|reg9~2_combout  = (!\registerFile_inst|Equal0~0_combout  & ((\registerFile_inst|Equal1~0_combout  & (\decorderInstruction_inst|out_data [16])) # (!\registerFile_inst|Equal1~0_combout  & ((\decorderInstruction_inst|out_data [25])))))

	.dataa(\decorderInstruction_inst|out_data [16]),
	.datab(\registerFile_inst|Equal0~0_combout ),
	.datac(\decorderInstruction_inst|out_data [25]),
	.datad(\registerFile_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~2 .lut_mask = 16'h2230;
defparam \registerFile_inst|reg9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneive_lcell_comb \registerFile_inst|reg9~3 (
// Equation(s):
// \registerFile_inst|reg9~3_combout  = (\controlUnit_inst|selectorAddress~q  & ((\registerFile_inst|reg9~2_combout ) # ((\registerFile_inst|Equal0~0_combout  & \decorderInstruction_inst|out_data [7]))))

	.dataa(\controlUnit_inst|selectorAddress~q ),
	.datab(\registerFile_inst|Equal0~0_combout ),
	.datac(\decorderInstruction_inst|out_data [7]),
	.datad(\registerFile_inst|reg9~2_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~3 .lut_mask = 16'hAA80;
defparam \registerFile_inst|reg9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \registerFile_inst|reg24[7]~feeder (
// Equation(s):
// \registerFile_inst|reg24[7]~feeder_combout  = \registerFile_inst|reg9~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~3_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg24[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg24[7]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg24[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \registerFile_inst|reg24[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg24[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg24 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg24[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg24[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cycloneive_lcell_comb \registerFile_inst|reg10[7]~feeder (
// Equation(s):
// \registerFile_inst|reg10[7]~feeder_combout  = \registerFile_inst|reg9~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~3_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg10[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg10[7]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg10[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N9
dffeas \registerFile_inst|reg10[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg10[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg10 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg10[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg10[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \registerFile_inst|reg8[7]~feeder (
// Equation(s):
// \registerFile_inst|reg8[7]~feeder_combout  = \registerFile_inst|reg9~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~3_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg8[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg8[7]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg8[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N7
dffeas \registerFile_inst|reg8[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg8[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg8 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg8[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg8[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N1
dffeas \registerFile_inst|reg9[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg9 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg9[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg9[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \registerFile_inst|reg11[7]~feeder (
// Equation(s):
// \registerFile_inst|reg11[7]~feeder_combout  = \registerFile_inst|reg9~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg11[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg11[7]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg11[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N1
dffeas \registerFile_inst|reg11[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg11[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg11 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg11[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg11[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N27
dffeas \registerFile_inst|reg13[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg13 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg13[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg13[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N20
cycloneive_lcell_comb \registerFile_inst|reg14[7]~feeder (
// Equation(s):
// \registerFile_inst|reg14[7]~feeder_combout  = \registerFile_inst|reg9~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg14[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg14[7]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg14[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N21
dffeas \registerFile_inst|reg14[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg14[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg14 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg14[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg14[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N15
dffeas \registerFile_inst|reg12[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg12 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg12[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg12[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N14
cycloneive_lcell_comb \registerFile_inst|readData[7]~42 (
// Equation(s):
// \registerFile_inst|readData[7]~42_combout  = (\registerFile_inst|out_readData[0]~1_combout  & (((\registerFile_inst|out_readData[0]~2_combout )))) # (!\registerFile_inst|out_readData[0]~1_combout  & ((\registerFile_inst|out_readData[0]~2_combout  & 
// (\registerFile_inst|reg14 [7])) # (!\registerFile_inst|out_readData[0]~2_combout  & ((\registerFile_inst|reg12 [7])))))

	.dataa(\registerFile_inst|out_readData[0]~1_combout ),
	.datab(\registerFile_inst|reg14 [7]),
	.datac(\registerFile_inst|reg12 [7]),
	.datad(\registerFile_inst|out_readData[0]~2_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~42 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \registerFile_inst|readData[7]~43 (
// Equation(s):
// \registerFile_inst|readData[7]~43_combout  = (\registerFile_inst|out_readData[0]~1_combout  & ((\registerFile_inst|readData[7]~42_combout  & ((\registerFile_inst|reg13 [7]))) # (!\registerFile_inst|readData[7]~42_combout  & (\registerFile_inst|reg11 
// [7])))) # (!\registerFile_inst|out_readData[0]~1_combout  & (((\registerFile_inst|readData[7]~42_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~1_combout ),
	.datab(\registerFile_inst|reg11 [7]),
	.datac(\registerFile_inst|reg13 [7]),
	.datad(\registerFile_inst|readData[7]~42_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~43 .lut_mask = 16'hF588;
defparam \registerFile_inst|readData[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \registerFile_inst|readData[7]~44 (
// Equation(s):
// \registerFile_inst|readData[7]~44_combout  = (\registerFile_inst|out_readData[0]~3_combout  & ((\registerFile_inst|out_readData[0]~0_combout ) # ((\registerFile_inst|readData[7]~43_combout )))) # (!\registerFile_inst|out_readData[0]~3_combout  & 
// (!\registerFile_inst|out_readData[0]~0_combout  & (\registerFile_inst|reg9 [7])))

	.dataa(\registerFile_inst|out_readData[0]~3_combout ),
	.datab(\registerFile_inst|out_readData[0]~0_combout ),
	.datac(\registerFile_inst|reg9 [7]),
	.datad(\registerFile_inst|readData[7]~43_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~44 .lut_mask = 16'hBA98;
defparam \registerFile_inst|readData[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \registerFile_inst|readData[7]~45 (
// Equation(s):
// \registerFile_inst|readData[7]~45_combout  = (\registerFile_inst|out_readData[0]~0_combout  & ((\registerFile_inst|readData[7]~44_combout  & (\registerFile_inst|reg10 [7])) # (!\registerFile_inst|readData[7]~44_combout  & ((\registerFile_inst|reg8 
// [7]))))) # (!\registerFile_inst|out_readData[0]~0_combout  & (((\registerFile_inst|readData[7]~44_combout ))))

	.dataa(\registerFile_inst|reg10 [7]),
	.datab(\registerFile_inst|out_readData[0]~0_combout ),
	.datac(\registerFile_inst|reg8 [7]),
	.datad(\registerFile_inst|readData[7]~44_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~45 .lut_mask = 16'hBBC0;
defparam \registerFile_inst|readData[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \registerFile_inst|reg7[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg7[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg7[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \registerFile_inst|reg3[7]~feeder (
// Equation(s):
// \registerFile_inst|reg3[7]~feeder_combout  = \registerFile_inst|reg9~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg3[7]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N21
dffeas \registerFile_inst|reg3[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg3[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N19
dffeas \registerFile_inst|reg5[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg5[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \registerFile_inst|reg6[7]~feeder (
// Equation(s):
// \registerFile_inst|reg6[7]~feeder_combout  = \registerFile_inst|reg9~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~3_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg6[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg6[7]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg6[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N9
dffeas \registerFile_inst|reg6[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg6[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg6[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg6[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \registerFile_inst|reg4[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg4[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
cycloneive_lcell_comb \registerFile_inst|readData[7]~46 (
// Equation(s):
// \registerFile_inst|readData[7]~46_combout  = (\registerFile_inst|out_readData[0]~11_combout  & (((\registerFile_inst|out_readData[0]~5_combout )))) # (!\registerFile_inst|out_readData[0]~11_combout  & ((\registerFile_inst|out_readData[0]~5_combout  & 
// (\registerFile_inst|reg6 [7])) # (!\registerFile_inst|out_readData[0]~5_combout  & ((\registerFile_inst|reg4 [7])))))

	.dataa(\registerFile_inst|out_readData[0]~11_combout ),
	.datab(\registerFile_inst|reg6 [7]),
	.datac(\registerFile_inst|reg4 [7]),
	.datad(\registerFile_inst|out_readData[0]~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~46 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneive_lcell_comb \registerFile_inst|readData[7]~47 (
// Equation(s):
// \registerFile_inst|readData[7]~47_combout  = (\registerFile_inst|out_readData[0]~11_combout  & ((\registerFile_inst|readData[7]~46_combout  & ((\registerFile_inst|reg5 [7]))) # (!\registerFile_inst|readData[7]~46_combout  & (\registerFile_inst|reg3 
// [7])))) # (!\registerFile_inst|out_readData[0]~11_combout  & (((\registerFile_inst|readData[7]~46_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~11_combout ),
	.datab(\registerFile_inst|reg3 [7]),
	.datac(\registerFile_inst|reg5 [7]),
	.datad(\registerFile_inst|readData[7]~46_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~47 .lut_mask = 16'hF588;
defparam \registerFile_inst|readData[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N17
dffeas \registerFile_inst|reg1[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg1[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneive_lcell_comb \registerFile_inst|readData[7]~48 (
// Equation(s):
// \registerFile_inst|readData[7]~48_combout  = (\registerFile_inst|out_readData[0]~4_combout  & ((\registerFile_inst|readData[7]~47_combout ) # ((\registerFile_inst|out_readData[0]~10_combout )))) # (!\registerFile_inst|out_readData[0]~4_combout  & 
// (((\registerFile_inst|reg1 [7] & !\registerFile_inst|out_readData[0]~10_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~4_combout ),
	.datab(\registerFile_inst|readData[7]~47_combout ),
	.datac(\registerFile_inst|reg1 [7]),
	.datad(\registerFile_inst|out_readData[0]~10_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~48 .lut_mask = 16'hAAD8;
defparam \registerFile_inst|readData[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N22
cycloneive_lcell_comb \registerFile_inst|reg0[7]~feeder (
// Equation(s):
// \registerFile_inst|reg0[7]~feeder_combout  = \registerFile_inst|reg9~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg0[7]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N23
dffeas \registerFile_inst|reg0[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N29
dffeas \registerFile_inst|reg2[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg2[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \registerFile_inst|readData[7]~49 (
// Equation(s):
// \registerFile_inst|readData[7]~49_combout  = (\registerFile_inst|readData[7]~48_combout  & (((\registerFile_inst|reg2 [7]) # (!\registerFile_inst|out_readData[0]~10_combout )))) # (!\registerFile_inst|readData[7]~48_combout  & (\registerFile_inst|reg0 [7] 
// & ((\registerFile_inst|out_readData[0]~10_combout ))))

	.dataa(\registerFile_inst|readData[7]~48_combout ),
	.datab(\registerFile_inst|reg0 [7]),
	.datac(\registerFile_inst|reg2 [7]),
	.datad(\registerFile_inst|out_readData[0]~10_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~49 .lut_mask = 16'hE4AA;
defparam \registerFile_inst|readData[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N29
dffeas \registerFile_inst|reg27[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg9~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg27 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg27[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg27[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N11
dffeas \registerFile_inst|reg25[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg25 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg25[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg25[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \registerFile_inst|reg26[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg26 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg26[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg26[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N9
dffeas \registerFile_inst|reg30[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg30 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg30[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg30[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \registerFile_inst|reg28[7]~feeder (
// Equation(s):
// \registerFile_inst|reg28[7]~feeder_combout  = \registerFile_inst|reg9~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~3_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg28[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg28[7]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg28[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N11
dffeas \registerFile_inst|reg28[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg28[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg28 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg28[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg28[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \registerFile_inst|reg29[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg29 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg29[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg29[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \registerFile_inst|readData[7]~55 (
// Equation(s):
// \registerFile_inst|readData[7]~55_combout  = (\registerFile_inst|out_readData[0]~23_combout  & (((\registerFile_inst|out_readData[0]~24_combout )))) # (!\registerFile_inst|out_readData[0]~23_combout  & ((\registerFile_inst|out_readData[0]~24_combout  & 
// (\registerFile_inst|reg28 [7])) # (!\registerFile_inst|out_readData[0]~24_combout  & ((\registerFile_inst|reg29 [7])))))

	.dataa(\registerFile_inst|out_readData[0]~23_combout ),
	.datab(\registerFile_inst|reg28 [7]),
	.datac(\registerFile_inst|reg29 [7]),
	.datad(\registerFile_inst|out_readData[0]~24_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~55 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N3
dffeas \registerFile_inst|reg31[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg31 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg31[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg31[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \registerFile_inst|readData[7]~56 (
// Equation(s):
// \registerFile_inst|readData[7]~56_combout  = (\registerFile_inst|readData[7]~55_combout  & ((\registerFile_inst|reg30 [7]) # ((!\registerFile_inst|out_readData[0]~25_combout )))) # (!\registerFile_inst|readData[7]~55_combout  & (((\registerFile_inst|reg31 
// [7] & \registerFile_inst|out_readData[0]~25_combout ))))

	.dataa(\registerFile_inst|reg30 [7]),
	.datab(\registerFile_inst|readData[7]~55_combout ),
	.datac(\registerFile_inst|reg31 [7]),
	.datad(\registerFile_inst|out_readData[0]~25_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~56 .lut_mask = 16'hB8CC;
defparam \registerFile_inst|readData[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \registerFile_inst|readData[7]~57 (
// Equation(s):
// \registerFile_inst|readData[7]~57_combout  = (\registerFile_inst|out_readData[0]~26_combout  & ((\registerFile_inst|out_readData[0]~21_combout ) # ((\registerFile_inst|readData[7]~56_combout )))) # (!\registerFile_inst|out_readData[0]~26_combout  & 
// (!\registerFile_inst|out_readData[0]~21_combout  & (\registerFile_inst|reg26 [7])))

	.dataa(\registerFile_inst|out_readData[0]~26_combout ),
	.datab(\registerFile_inst|out_readData[0]~21_combout ),
	.datac(\registerFile_inst|reg26 [7]),
	.datad(\registerFile_inst|readData[7]~56_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~57 .lut_mask = 16'hBA98;
defparam \registerFile_inst|readData[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneive_lcell_comb \registerFile_inst|readData[7]~58 (
// Equation(s):
// \registerFile_inst|readData[7]~58_combout  = (\registerFile_inst|out_readData[0]~21_combout  & ((\registerFile_inst|readData[7]~57_combout  & (\registerFile_inst|reg27 [7])) # (!\registerFile_inst|readData[7]~57_combout  & ((\registerFile_inst|reg25 
// [7]))))) # (!\registerFile_inst|out_readData[0]~21_combout  & (((\registerFile_inst|readData[7]~57_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~21_combout ),
	.datab(\registerFile_inst|reg27 [7]),
	.datac(\registerFile_inst|reg25 [7]),
	.datad(\registerFile_inst|readData[7]~57_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~58 .lut_mask = 16'hDDA0;
defparam \registerFile_inst|readData[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \registerFile_inst|reg15[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg15 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg15[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg15[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cycloneive_lcell_comb \registerFile_inst|reg17[7]~feeder (
// Equation(s):
// \registerFile_inst|reg17[7]~feeder_combout  = \registerFile_inst|reg9~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg17[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg17[7]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg17[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N9
dffeas \registerFile_inst|reg17[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg17[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg17 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg17[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg17[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N23
dffeas \registerFile_inst|reg19[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg19 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg19[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg19[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \registerFile_inst|reg20[7]~feeder (
// Equation(s):
// \registerFile_inst|reg20[7]~feeder_combout  = \registerFile_inst|reg9~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg20[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg20[7]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg20[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \registerFile_inst|reg20[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg20[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg20 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg20[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg20[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \registerFile_inst|reg22[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg22 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg22[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg22[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \registerFile_inst|reg23[7]~feeder (
// Equation(s):
// \registerFile_inst|reg23[7]~feeder_combout  = \registerFile_inst|reg9~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~3_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg23[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg23[7]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg23[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \registerFile_inst|reg23[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg23[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg23 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg23[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg23[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N7
dffeas \registerFile_inst|reg21[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg21 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg21[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg21[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \registerFile_inst|readData[7]~50 (
// Equation(s):
// \registerFile_inst|readData[7]~50_combout  = (\registerFile_inst|out_readData[0]~20_combout  & (((\registerFile_inst|out_readData[0]~13_combout )))) # (!\registerFile_inst|out_readData[0]~20_combout  & ((\registerFile_inst|out_readData[0]~13_combout  & 
// (\registerFile_inst|reg23 [7])) # (!\registerFile_inst|out_readData[0]~13_combout  & ((\registerFile_inst|reg21 [7])))))

	.dataa(\registerFile_inst|reg23 [7]),
	.datab(\registerFile_inst|out_readData[0]~20_combout ),
	.datac(\registerFile_inst|reg21 [7]),
	.datad(\registerFile_inst|out_readData[0]~13_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~50 .lut_mask = 16'hEE30;
defparam \registerFile_inst|readData[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \registerFile_inst|readData[7]~51 (
// Equation(s):
// \registerFile_inst|readData[7]~51_combout  = (\registerFile_inst|out_readData[0]~20_combout  & ((\registerFile_inst|readData[7]~50_combout  & ((\registerFile_inst|reg22 [7]))) # (!\registerFile_inst|readData[7]~50_combout  & (\registerFile_inst|reg20 
// [7])))) # (!\registerFile_inst|out_readData[0]~20_combout  & (((\registerFile_inst|readData[7]~50_combout ))))

	.dataa(\registerFile_inst|reg20 [7]),
	.datab(\registerFile_inst|out_readData[0]~20_combout ),
	.datac(\registerFile_inst|reg22 [7]),
	.datad(\registerFile_inst|readData[7]~50_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~51 .lut_mask = 16'hF388;
defparam \registerFile_inst|readData[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \registerFile_inst|reg18[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg18 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg18[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg18[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \registerFile_inst|readData[7]~52 (
// Equation(s):
// \registerFile_inst|readData[7]~52_combout  = (\registerFile_inst|out_readData[0]~19_combout  & (((\registerFile_inst|out_readData[0]~14_combout )))) # (!\registerFile_inst|out_readData[0]~19_combout  & ((\registerFile_inst|out_readData[0]~14_combout  & 
// (\registerFile_inst|readData[7]~51_combout )) # (!\registerFile_inst|out_readData[0]~14_combout  & ((\registerFile_inst|reg18 [7])))))

	.dataa(\registerFile_inst|readData[7]~51_combout ),
	.datab(\registerFile_inst|out_readData[0]~19_combout ),
	.datac(\registerFile_inst|reg18 [7]),
	.datad(\registerFile_inst|out_readData[0]~14_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~52 .lut_mask = 16'hEE30;
defparam \registerFile_inst|readData[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \registerFile_inst|readData[7]~53 (
// Equation(s):
// \registerFile_inst|readData[7]~53_combout  = (\registerFile_inst|out_readData[0]~19_combout  & ((\registerFile_inst|readData[7]~52_combout  & ((\registerFile_inst|reg19 [7]))) # (!\registerFile_inst|readData[7]~52_combout  & (\registerFile_inst|reg17 
// [7])))) # (!\registerFile_inst|out_readData[0]~19_combout  & (((\registerFile_inst|readData[7]~52_combout ))))

	.dataa(\registerFile_inst|reg17 [7]),
	.datab(\registerFile_inst|out_readData[0]~19_combout ),
	.datac(\registerFile_inst|reg19 [7]),
	.datad(\registerFile_inst|readData[7]~52_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~53 .lut_mask = 16'hF388;
defparam \registerFile_inst|readData[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \registerFile_inst|reg16[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg16 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg16[7] .is_wysiwyg = "true";
defparam \registerFile_inst|reg16[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \registerFile_inst|readData[7]~54 (
// Equation(s):
// \registerFile_inst|readData[7]~54_combout  = (\registerFile_inst|out_readData[0]~17_combout  & (((\registerFile_inst|out_readData[0]~18_combout )))) # (!\registerFile_inst|out_readData[0]~17_combout  & ((\registerFile_inst|out_readData[0]~18_combout  & 
// ((\registerFile_inst|reg16 [7]))) # (!\registerFile_inst|out_readData[0]~18_combout  & (\registerFile_inst|readData[7]~53_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~17_combout ),
	.datab(\registerFile_inst|readData[7]~53_combout ),
	.datac(\registerFile_inst|reg16 [7]),
	.datad(\registerFile_inst|out_readData[0]~18_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~54 .lut_mask = 16'hFA44;
defparam \registerFile_inst|readData[7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \registerFile_inst|readData[7]~59 (
// Equation(s):
// \registerFile_inst|readData[7]~59_combout  = (\registerFile_inst|out_readData[0]~17_combout  & ((\registerFile_inst|readData[7]~54_combout  & (\registerFile_inst|readData[7]~58_combout )) # (!\registerFile_inst|readData[7]~54_combout  & 
// ((\registerFile_inst|reg15 [7]))))) # (!\registerFile_inst|out_readData[0]~17_combout  & (((\registerFile_inst|readData[7]~54_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~17_combout ),
	.datab(\registerFile_inst|readData[7]~58_combout ),
	.datac(\registerFile_inst|reg15 [7]),
	.datad(\registerFile_inst|readData[7]~54_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~59 .lut_mask = 16'hDDA0;
defparam \registerFile_inst|readData[7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \registerFile_inst|readData[7]~60 (
// Equation(s):
// \registerFile_inst|readData[7]~60_combout  = (\registerFile_inst|out_readData[0]~28_combout  & ((\registerFile_inst|out_readData[0]~29_combout  & ((\registerFile_inst|readData[7]~59_combout ))) # (!\registerFile_inst|out_readData[0]~29_combout  & 
// (\registerFile_inst|readData[7]~49_combout )))) # (!\registerFile_inst|out_readData[0]~28_combout  & (((\registerFile_inst|out_readData[0]~29_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~28_combout ),
	.datab(\registerFile_inst|readData[7]~49_combout ),
	.datac(\registerFile_inst|out_readData[0]~29_combout ),
	.datad(\registerFile_inst|readData[7]~59_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~60_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~60 .lut_mask = 16'hF858;
defparam \registerFile_inst|readData[7]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \registerFile_inst|readData[7]~61 (
// Equation(s):
// \registerFile_inst|readData[7]~61_combout  = (\registerFile_inst|out_readData[0]~9_combout  & ((\registerFile_inst|readData[7]~60_combout  & ((\registerFile_inst|reg7 [7]))) # (!\registerFile_inst|readData[7]~60_combout  & 
// (\registerFile_inst|readData[7]~45_combout )))) # (!\registerFile_inst|out_readData[0]~9_combout  & (((\registerFile_inst|readData[7]~60_combout ))))

	.dataa(\registerFile_inst|readData[7]~45_combout ),
	.datab(\registerFile_inst|out_readData[0]~9_combout ),
	.datac(\registerFile_inst|reg7 [7]),
	.datad(\registerFile_inst|readData[7]~60_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~61_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~61 .lut_mask = 16'hF388;
defparam \registerFile_inst|readData[7]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \registerFile_inst|readData[7]~62 (
// Equation(s):
// \registerFile_inst|readData[7]~62_combout  = (\registerFile_inst|out_readData[0]~30_combout  & (\registerFile_inst|reg24 [7])) # (!\registerFile_inst|out_readData[0]~30_combout  & ((\registerFile_inst|readData[7]~61_combout )))

	.dataa(gnd),
	.datab(\registerFile_inst|out_readData[0]~30_combout ),
	.datac(\registerFile_inst|reg24 [7]),
	.datad(\registerFile_inst|readData[7]~61_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[7]~62_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[7]~62 .lut_mask = 16'hF3C0;
defparam \registerFile_inst|readData[7]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \registerFile_inst|out_readData[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|readData[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[7] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \dataB[17]~input (
	.i(dataB[17]),
	.ibar(gnd),
	.o(\dataB[17]~input_o ));
// synopsys translate_off
defparam \dataB[17]~input .bus_hold = "false";
defparam \dataB[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \decorderInstruction_inst|data[17]~10 (
// Equation(s):
// \decorderInstruction_inst|data[17]~10_combout  = (\dataB[17]~input_o  & (!\decorderInstruction_inst|register[0]~0_combout  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\dataB[17]~input_o ),
	.datab(\dataA[1]~input_o ),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[17]~10_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[17]~10 .lut_mask = 16'h020A;
defparam \decorderInstruction_inst|data[17]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \decorderInstruction_inst|out_data[17] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[17]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[17] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cycloneive_io_ibuf \dataB[26]~input (
	.i(dataB[26]),
	.ibar(gnd),
	.o(\dataB[26]~input_o ));
// synopsys translate_off
defparam \dataB[26]~input .bus_hold = "false";
defparam \dataB[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \decorderInstruction_inst|data[26]~11 (
// Equation(s):
// \decorderInstruction_inst|data[26]~11_combout  = (\dataB[26]~input_o  & (!\decorderInstruction_inst|register[0]~0_combout  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\dataB[26]~input_o ),
	.datab(\dataA[1]~input_o ),
	.datac(\dataA[0]~input_o ),
	.datad(\decorderInstruction_inst|register[0]~0_combout ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[26]~11_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[26]~11 .lut_mask = 16'h002A;
defparam \decorderInstruction_inst|data[26]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \decorderInstruction_inst|out_data[26] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[26]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[26] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \registerFile_inst|reg9~0 (
// Equation(s):
// \registerFile_inst|reg9~0_combout  = (!\registerFile_inst|Equal0~0_combout  & ((\registerFile_inst|Equal1~0_combout  & (\decorderInstruction_inst|out_data [17])) # (!\registerFile_inst|Equal1~0_combout  & ((\decorderInstruction_inst|out_data [26])))))

	.dataa(\registerFile_inst|Equal0~0_combout ),
	.datab(\registerFile_inst|Equal1~0_combout ),
	.datac(\decorderInstruction_inst|out_data [17]),
	.datad(\decorderInstruction_inst|out_data [26]),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~0 .lut_mask = 16'h5140;
defparam \registerFile_inst|reg9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \dataB[8]~input (
	.i(dataB[8]),
	.ibar(gnd),
	.o(\dataB[8]~input_o ));
// synopsys translate_off
defparam \dataB[8]~input .bus_hold = "false";
defparam \dataB[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \decorderInstruction_inst|data[8]~8 (
// Equation(s):
// \decorderInstruction_inst|data[8]~8_combout  = (\dataB[8]~input_o  & (!\decorderInstruction_inst|register[0]~0_combout  & ((!\dataA[1]~input_o ) # (!\dataA[0]~input_o ))))

	.dataa(\dataB[8]~input_o ),
	.datab(\dataA[0]~input_o ),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[1]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[8]~8 .lut_mask = 16'h020A;
defparam \decorderInstruction_inst|data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \decorderInstruction_inst|out_data[8] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[8] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \registerFile_inst|reg9~1 (
// Equation(s):
// \registerFile_inst|reg9~1_combout  = (\controlUnit_inst|selectorAddress~q  & ((\registerFile_inst|reg9~0_combout ) # ((\registerFile_inst|Equal0~0_combout  & \decorderInstruction_inst|out_data [8]))))

	.dataa(\registerFile_inst|reg9~0_combout ),
	.datab(\registerFile_inst|Equal0~0_combout ),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\decorderInstruction_inst|out_data [8]),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~1 .lut_mask = 16'hE0A0;
defparam \registerFile_inst|reg9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \registerFile_inst|reg24[8]~feeder (
// Equation(s):
// \registerFile_inst|reg24[8]~feeder_combout  = \registerFile_inst|reg9~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~1_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg24[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg24[8]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg24[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \registerFile_inst|reg24[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg24[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg24 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg24[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg24[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \registerFile_inst|reg8[8]~feeder (
// Equation(s):
// \registerFile_inst|reg8[8]~feeder_combout  = \registerFile_inst|reg9~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg8[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg8[8]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg8[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N21
dffeas \registerFile_inst|reg8[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg8[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg8 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg8[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg8[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N31
dffeas \registerFile_inst|reg9[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg9 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg9[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg9[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \registerFile_inst|readData[8]~23 (
// Equation(s):
// \registerFile_inst|readData[8]~23_combout  = (\registerFile_inst|out_readData[0]~3_combout  & (((\registerFile_inst|out_readData[0]~0_combout )))) # (!\registerFile_inst|out_readData[0]~3_combout  & ((\registerFile_inst|out_readData[0]~0_combout  & 
// (\registerFile_inst|reg8 [8])) # (!\registerFile_inst|out_readData[0]~0_combout  & ((\registerFile_inst|reg9 [8])))))

	.dataa(\registerFile_inst|out_readData[0]~3_combout ),
	.datab(\registerFile_inst|reg8 [8]),
	.datac(\registerFile_inst|reg9 [8]),
	.datad(\registerFile_inst|out_readData[0]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~23 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \registerFile_inst|reg13[8]~feeder (
// Equation(s):
// \registerFile_inst|reg13[8]~feeder_combout  = \registerFile_inst|reg9~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~1_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg13[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg13[8]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg13[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N31
dffeas \registerFile_inst|reg13[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg13[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg13 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg13[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg13[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N1
dffeas \registerFile_inst|reg14[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg14 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg14[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg14[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \registerFile_inst|reg11[8]~feeder (
// Equation(s):
// \registerFile_inst|reg11[8]~feeder_combout  = \registerFile_inst|reg9~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~1_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg11[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg11[8]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg11[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N29
dffeas \registerFile_inst|reg11[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg11[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg11 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg11[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg11[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N11
dffeas \registerFile_inst|reg12[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg12 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg12[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg12[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N10
cycloneive_lcell_comb \registerFile_inst|readData[8]~21 (
// Equation(s):
// \registerFile_inst|readData[8]~21_combout  = (\registerFile_inst|out_readData[0]~1_combout  & ((\registerFile_inst|reg11 [8]) # ((\registerFile_inst|out_readData[0]~2_combout )))) # (!\registerFile_inst|out_readData[0]~1_combout  & 
// (((\registerFile_inst|reg12 [8] & !\registerFile_inst|out_readData[0]~2_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~1_combout ),
	.datab(\registerFile_inst|reg11 [8]),
	.datac(\registerFile_inst|reg12 [8]),
	.datad(\registerFile_inst|out_readData[0]~2_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~21 .lut_mask = 16'hAAD8;
defparam \registerFile_inst|readData[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N0
cycloneive_lcell_comb \registerFile_inst|readData[8]~22 (
// Equation(s):
// \registerFile_inst|readData[8]~22_combout  = (\registerFile_inst|out_readData[0]~2_combout  & ((\registerFile_inst|readData[8]~21_combout  & (\registerFile_inst|reg13 [8])) # (!\registerFile_inst|readData[8]~21_combout  & ((\registerFile_inst|reg14 
// [8]))))) # (!\registerFile_inst|out_readData[0]~2_combout  & (((\registerFile_inst|readData[8]~21_combout ))))

	.dataa(\registerFile_inst|reg13 [8]),
	.datab(\registerFile_inst|out_readData[0]~2_combout ),
	.datac(\registerFile_inst|reg14 [8]),
	.datad(\registerFile_inst|readData[8]~21_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~22 .lut_mask = 16'hBBC0;
defparam \registerFile_inst|readData[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N23
dffeas \registerFile_inst|reg10[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg10 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg10[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg10[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
cycloneive_lcell_comb \registerFile_inst|readData[8]~24 (
// Equation(s):
// \registerFile_inst|readData[8]~24_combout  = (\registerFile_inst|readData[8]~23_combout  & (((\registerFile_inst|reg10 [8]) # (!\registerFile_inst|out_readData[0]~3_combout )))) # (!\registerFile_inst|readData[8]~23_combout  & 
// (\registerFile_inst|readData[8]~22_combout  & ((\registerFile_inst|out_readData[0]~3_combout ))))

	.dataa(\registerFile_inst|readData[8]~23_combout ),
	.datab(\registerFile_inst|readData[8]~22_combout ),
	.datac(\registerFile_inst|reg10 [8]),
	.datad(\registerFile_inst|out_readData[0]~3_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~24 .lut_mask = 16'hE4AA;
defparam \registerFile_inst|readData[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N15
dffeas \registerFile_inst|reg7[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg7[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg7[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \registerFile_inst|reg27[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg27 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg27[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg27[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \registerFile_inst|reg30[8]~feeder (
// Equation(s):
// \registerFile_inst|reg30[8]~feeder_combout  = \registerFile_inst|reg9~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg30[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg30[8]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg30[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N13
dffeas \registerFile_inst|reg30[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg30[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg30 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg30[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg30[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \registerFile_inst|reg29[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg29 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg29[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg29[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \registerFile_inst|reg28[8]~feeder (
// Equation(s):
// \registerFile_inst|reg28[8]~feeder_combout  = \registerFile_inst|reg9~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg28[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg28[8]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg28[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N17
dffeas \registerFile_inst|reg28[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg28[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg28 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg28[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg28[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \registerFile_inst|readData[8]~34 (
// Equation(s):
// \registerFile_inst|readData[8]~34_combout  = (\registerFile_inst|out_readData[0]~23_combout  & (\registerFile_inst|out_readData[0]~24_combout )) # (!\registerFile_inst|out_readData[0]~23_combout  & ((\registerFile_inst|out_readData[0]~24_combout  & 
// ((\registerFile_inst|reg28 [8]))) # (!\registerFile_inst|out_readData[0]~24_combout  & (\registerFile_inst|reg29 [8]))))

	.dataa(\registerFile_inst|out_readData[0]~23_combout ),
	.datab(\registerFile_inst|out_readData[0]~24_combout ),
	.datac(\registerFile_inst|reg29 [8]),
	.datad(\registerFile_inst|reg28 [8]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~34 .lut_mask = 16'hDC98;
defparam \registerFile_inst|readData[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N27
dffeas \registerFile_inst|reg31[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg31 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg31[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg31[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \registerFile_inst|readData[8]~35 (
// Equation(s):
// \registerFile_inst|readData[8]~35_combout  = (\registerFile_inst|readData[8]~34_combout  & ((\registerFile_inst|reg30 [8]) # ((!\registerFile_inst|out_readData[0]~25_combout )))) # (!\registerFile_inst|readData[8]~34_combout  & (((\registerFile_inst|reg31 
// [8] & \registerFile_inst|out_readData[0]~25_combout ))))

	.dataa(\registerFile_inst|reg30 [8]),
	.datab(\registerFile_inst|readData[8]~34_combout ),
	.datac(\registerFile_inst|reg31 [8]),
	.datad(\registerFile_inst|out_readData[0]~25_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~35 .lut_mask = 16'hB8CC;
defparam \registerFile_inst|readData[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N9
dffeas \registerFile_inst|reg26[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg26 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg26[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg26[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N12
cycloneive_lcell_comb \registerFile_inst|reg25[8]~feeder (
// Equation(s):
// \registerFile_inst|reg25[8]~feeder_combout  = \registerFile_inst|reg9~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~1_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg25[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg25[8]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg25[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N13
dffeas \registerFile_inst|reg25[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg25[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg25 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg25[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg25[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \registerFile_inst|readData[8]~36 (
// Equation(s):
// \registerFile_inst|readData[8]~36_combout  = (\registerFile_inst|out_readData[0]~26_combout  & (\registerFile_inst|out_readData[0]~21_combout )) # (!\registerFile_inst|out_readData[0]~26_combout  & ((\registerFile_inst|out_readData[0]~21_combout  & 
// ((\registerFile_inst|reg25 [8]))) # (!\registerFile_inst|out_readData[0]~21_combout  & (\registerFile_inst|reg26 [8]))))

	.dataa(\registerFile_inst|out_readData[0]~26_combout ),
	.datab(\registerFile_inst|out_readData[0]~21_combout ),
	.datac(\registerFile_inst|reg26 [8]),
	.datad(\registerFile_inst|reg25 [8]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~36 .lut_mask = 16'hDC98;
defparam \registerFile_inst|readData[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \registerFile_inst|readData[8]~37 (
// Equation(s):
// \registerFile_inst|readData[8]~37_combout  = (\registerFile_inst|out_readData[0]~26_combout  & ((\registerFile_inst|readData[8]~36_combout  & (\registerFile_inst|reg27 [8])) # (!\registerFile_inst|readData[8]~36_combout  & 
// ((\registerFile_inst|readData[8]~35_combout ))))) # (!\registerFile_inst|out_readData[0]~26_combout  & (((\registerFile_inst|readData[8]~36_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~26_combout ),
	.datab(\registerFile_inst|reg27 [8]),
	.datac(\registerFile_inst|readData[8]~35_combout ),
	.datad(\registerFile_inst|readData[8]~36_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~37_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~37 .lut_mask = 16'hDDA0;
defparam \registerFile_inst|readData[8]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N9
dffeas \registerFile_inst|reg16[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg16 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg16[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg16[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \registerFile_inst|reg23[8]~feeder (
// Equation(s):
// \registerFile_inst|reg23[8]~feeder_combout  = \registerFile_inst|reg9~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg23[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg23[8]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg23[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N1
dffeas \registerFile_inst|reg23[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg23[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg23 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg23[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg23[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \registerFile_inst|reg22[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg22 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg22[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg22[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \registerFile_inst|reg21[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg21 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg21[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg21[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \registerFile_inst|reg20[8]~feeder (
// Equation(s):
// \registerFile_inst|reg20[8]~feeder_combout  = \registerFile_inst|reg9~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~1_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg20[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg20[8]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg20[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \registerFile_inst|reg20[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg20[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg20 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg20[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg20[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \registerFile_inst|readData[8]~29 (
// Equation(s):
// \registerFile_inst|readData[8]~29_combout  = (\registerFile_inst|out_readData[0]~13_combout  & (\registerFile_inst|out_readData[0]~20_combout )) # (!\registerFile_inst|out_readData[0]~13_combout  & ((\registerFile_inst|out_readData[0]~20_combout  & 
// ((\registerFile_inst|reg20 [8]))) # (!\registerFile_inst|out_readData[0]~20_combout  & (\registerFile_inst|reg21 [8]))))

	.dataa(\registerFile_inst|out_readData[0]~13_combout ),
	.datab(\registerFile_inst|out_readData[0]~20_combout ),
	.datac(\registerFile_inst|reg21 [8]),
	.datad(\registerFile_inst|reg20 [8]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~29 .lut_mask = 16'hDC98;
defparam \registerFile_inst|readData[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \registerFile_inst|readData[8]~30 (
// Equation(s):
// \registerFile_inst|readData[8]~30_combout  = (\registerFile_inst|out_readData[0]~13_combout  & ((\registerFile_inst|readData[8]~29_combout  & ((\registerFile_inst|reg22 [8]))) # (!\registerFile_inst|readData[8]~29_combout  & (\registerFile_inst|reg23 
// [8])))) # (!\registerFile_inst|out_readData[0]~13_combout  & (((\registerFile_inst|readData[8]~29_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~13_combout ),
	.datab(\registerFile_inst|reg23 [8]),
	.datac(\registerFile_inst|reg22 [8]),
	.datad(\registerFile_inst|readData[8]~29_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~30 .lut_mask = 16'hF588;
defparam \registerFile_inst|readData[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N3
dffeas \registerFile_inst|reg19[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg19 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg19[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg19[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneive_lcell_comb \registerFile_inst|reg17[8]~feeder (
// Equation(s):
// \registerFile_inst|reg17[8]~feeder_combout  = \registerFile_inst|reg9~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg17[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg17[8]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg17[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N15
dffeas \registerFile_inst|reg17[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg17[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg17 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg17[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg17[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \registerFile_inst|reg18[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg18 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg18[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg18[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \registerFile_inst|readData[8]~31 (
// Equation(s):
// \registerFile_inst|readData[8]~31_combout  = (\registerFile_inst|out_readData[0]~19_combout  & ((\registerFile_inst|reg17 [8]) # ((\registerFile_inst|out_readData[0]~14_combout )))) # (!\registerFile_inst|out_readData[0]~19_combout  & 
// (((\registerFile_inst|reg18 [8] & !\registerFile_inst|out_readData[0]~14_combout ))))

	.dataa(\registerFile_inst|reg17 [8]),
	.datab(\registerFile_inst|out_readData[0]~19_combout ),
	.datac(\registerFile_inst|reg18 [8]),
	.datad(\registerFile_inst|out_readData[0]~14_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~31 .lut_mask = 16'hCCB8;
defparam \registerFile_inst|readData[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \registerFile_inst|readData[8]~32 (
// Equation(s):
// \registerFile_inst|readData[8]~32_combout  = (\registerFile_inst|out_readData[0]~14_combout  & ((\registerFile_inst|readData[8]~31_combout  & ((\registerFile_inst|reg19 [8]))) # (!\registerFile_inst|readData[8]~31_combout  & 
// (\registerFile_inst|readData[8]~30_combout )))) # (!\registerFile_inst|out_readData[0]~14_combout  & (((\registerFile_inst|readData[8]~31_combout ))))

	.dataa(\registerFile_inst|readData[8]~30_combout ),
	.datab(\registerFile_inst|out_readData[0]~14_combout ),
	.datac(\registerFile_inst|reg19 [8]),
	.datad(\registerFile_inst|readData[8]~31_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~32 .lut_mask = 16'hF388;
defparam \registerFile_inst|readData[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N3
dffeas \registerFile_inst|reg15[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg15 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg15[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg15[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \registerFile_inst|readData[8]~33 (
// Equation(s):
// \registerFile_inst|readData[8]~33_combout  = (\registerFile_inst|out_readData[0]~18_combout  & (((\registerFile_inst|out_readData[0]~17_combout )))) # (!\registerFile_inst|out_readData[0]~18_combout  & ((\registerFile_inst|out_readData[0]~17_combout  & 
// ((\registerFile_inst|reg15 [8]))) # (!\registerFile_inst|out_readData[0]~17_combout  & (\registerFile_inst|readData[8]~32_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~18_combout ),
	.datab(\registerFile_inst|readData[8]~32_combout ),
	.datac(\registerFile_inst|reg15 [8]),
	.datad(\registerFile_inst|out_readData[0]~17_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~33 .lut_mask = 16'hFA44;
defparam \registerFile_inst|readData[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \registerFile_inst|readData[8]~38 (
// Equation(s):
// \registerFile_inst|readData[8]~38_combout  = (\registerFile_inst|out_readData[0]~18_combout  & ((\registerFile_inst|readData[8]~33_combout  & (\registerFile_inst|readData[8]~37_combout )) # (!\registerFile_inst|readData[8]~33_combout  & 
// ((\registerFile_inst|reg16 [8]))))) # (!\registerFile_inst|out_readData[0]~18_combout  & (((\registerFile_inst|readData[8]~33_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~18_combout ),
	.datab(\registerFile_inst|readData[8]~37_combout ),
	.datac(\registerFile_inst|reg16 [8]),
	.datad(\registerFile_inst|readData[8]~33_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~38_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~38 .lut_mask = 16'hDDA0;
defparam \registerFile_inst|readData[8]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \registerFile_inst|reg5[8]~feeder (
// Equation(s):
// \registerFile_inst|reg5[8]~feeder_combout  = \registerFile_inst|reg9~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~1_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg5[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg5[8]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg5[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \registerFile_inst|reg5[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg5[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg5[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg5[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N7
dffeas \registerFile_inst|reg6[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg6[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg6[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneive_lcell_comb \registerFile_inst|reg3[8]~feeder (
// Equation(s):
// \registerFile_inst|reg3[8]~feeder_combout  = \registerFile_inst|reg9~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~1_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg3[8]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N19
dffeas \registerFile_inst|reg3[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg3[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N21
dffeas \registerFile_inst|reg4[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg4[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \registerFile_inst|readData[8]~25 (
// Equation(s):
// \registerFile_inst|readData[8]~25_combout  = (\registerFile_inst|out_readData[0]~11_combout  & ((\registerFile_inst|reg3 [8]) # ((\registerFile_inst|out_readData[0]~5_combout )))) # (!\registerFile_inst|out_readData[0]~11_combout  & 
// (((\registerFile_inst|reg4 [8] & !\registerFile_inst|out_readData[0]~5_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~11_combout ),
	.datab(\registerFile_inst|reg3 [8]),
	.datac(\registerFile_inst|reg4 [8]),
	.datad(\registerFile_inst|out_readData[0]~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~25 .lut_mask = 16'hAAD8;
defparam \registerFile_inst|readData[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \registerFile_inst|readData[8]~26 (
// Equation(s):
// \registerFile_inst|readData[8]~26_combout  = (\registerFile_inst|out_readData[0]~5_combout  & ((\registerFile_inst|readData[8]~25_combout  & (\registerFile_inst|reg5 [8])) # (!\registerFile_inst|readData[8]~25_combout  & ((\registerFile_inst|reg6 [8]))))) 
// # (!\registerFile_inst|out_readData[0]~5_combout  & (((\registerFile_inst|readData[8]~25_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~5_combout ),
	.datab(\registerFile_inst|reg5 [8]),
	.datac(\registerFile_inst|reg6 [8]),
	.datad(\registerFile_inst|readData[8]~25_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~26 .lut_mask = 16'hDDA0;
defparam \registerFile_inst|readData[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N25
dffeas \registerFile_inst|reg2[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg2[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N26
cycloneive_lcell_comb \registerFile_inst|reg0[8]~feeder (
// Equation(s):
// \registerFile_inst|reg0[8]~feeder_combout  = \registerFile_inst|reg9~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg0[8]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N27
dffeas \registerFile_inst|reg0[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N13
dffeas \registerFile_inst|reg1[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg1[8] .is_wysiwyg = "true";
defparam \registerFile_inst|reg1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
cycloneive_lcell_comb \registerFile_inst|readData[8]~27 (
// Equation(s):
// \registerFile_inst|readData[8]~27_combout  = (\registerFile_inst|out_readData[0]~4_combout  & (((\registerFile_inst|out_readData[0]~10_combout )))) # (!\registerFile_inst|out_readData[0]~4_combout  & ((\registerFile_inst|out_readData[0]~10_combout  & 
// (\registerFile_inst|reg0 [8])) # (!\registerFile_inst|out_readData[0]~10_combout  & ((\registerFile_inst|reg1 [8])))))

	.dataa(\registerFile_inst|out_readData[0]~4_combout ),
	.datab(\registerFile_inst|reg0 [8]),
	.datac(\registerFile_inst|reg1 [8]),
	.datad(\registerFile_inst|out_readData[0]~10_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~27 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N24
cycloneive_lcell_comb \registerFile_inst|readData[8]~28 (
// Equation(s):
// \registerFile_inst|readData[8]~28_combout  = (\registerFile_inst|out_readData[0]~4_combout  & ((\registerFile_inst|readData[8]~27_combout  & ((\registerFile_inst|reg2 [8]))) # (!\registerFile_inst|readData[8]~27_combout  & 
// (\registerFile_inst|readData[8]~26_combout )))) # (!\registerFile_inst|out_readData[0]~4_combout  & (((\registerFile_inst|readData[8]~27_combout ))))

	.dataa(\registerFile_inst|readData[8]~26_combout ),
	.datab(\registerFile_inst|out_readData[0]~4_combout ),
	.datac(\registerFile_inst|reg2 [8]),
	.datad(\registerFile_inst|readData[8]~27_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~28 .lut_mask = 16'hF388;
defparam \registerFile_inst|readData[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \registerFile_inst|readData[8]~39 (
// Equation(s):
// \registerFile_inst|readData[8]~39_combout  = (\registerFile_inst|out_readData[0]~29_combout  & (((\registerFile_inst|readData[8]~38_combout )) # (!\registerFile_inst|out_readData[0]~28_combout ))) # (!\registerFile_inst|out_readData[0]~29_combout  & 
// (\registerFile_inst|out_readData[0]~28_combout  & ((\registerFile_inst|readData[8]~28_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~29_combout ),
	.datab(\registerFile_inst|out_readData[0]~28_combout ),
	.datac(\registerFile_inst|readData[8]~38_combout ),
	.datad(\registerFile_inst|readData[8]~28_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~39 .lut_mask = 16'hE6A2;
defparam \registerFile_inst|readData[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \registerFile_inst|readData[8]~40 (
// Equation(s):
// \registerFile_inst|readData[8]~40_combout  = (\registerFile_inst|out_readData[0]~9_combout  & ((\registerFile_inst|readData[8]~39_combout  & ((\registerFile_inst|reg7 [8]))) # (!\registerFile_inst|readData[8]~39_combout  & 
// (\registerFile_inst|readData[8]~24_combout )))) # (!\registerFile_inst|out_readData[0]~9_combout  & (((\registerFile_inst|readData[8]~39_combout ))))

	.dataa(\registerFile_inst|readData[8]~24_combout ),
	.datab(\registerFile_inst|out_readData[0]~9_combout ),
	.datac(\registerFile_inst|reg7 [8]),
	.datad(\registerFile_inst|readData[8]~39_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~40 .lut_mask = 16'hF388;
defparam \registerFile_inst|readData[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \registerFile_inst|readData[8]~41 (
// Equation(s):
// \registerFile_inst|readData[8]~41_combout  = (\registerFile_inst|out_readData[0]~30_combout  & (\registerFile_inst|reg24 [8])) # (!\registerFile_inst|out_readData[0]~30_combout  & ((\registerFile_inst|readData[8]~40_combout )))

	.dataa(\registerFile_inst|reg24 [8]),
	.datab(\registerFile_inst|out_readData[0]~30_combout ),
	.datac(\registerFile_inst|readData[8]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|readData[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[8]~41 .lut_mask = 16'hB8B8;
defparam \registerFile_inst|readData[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \registerFile_inst|out_readData[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|readData[8]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[8] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Equal0~0 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Equal0~0_combout  = (!\registerFile_inst|out_readData [9] & (!\registerFile_inst|out_readData [6] & (!\registerFile_inst|out_readData [7] & !\registerFile_inst|out_readData [8])))

	.dataa(\registerFile_inst|out_readData [9]),
	.datab(\registerFile_inst|out_readData [6]),
	.datac(\registerFile_inst|out_readData [7]),
	.datad(\registerFile_inst|out_readData [8]),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \full_print_module_inst|printModule_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \dataB[19]~input (
	.i(dataB[19]),
	.ibar(gnd),
	.o(\dataB[19]~input_o ));
// synopsys translate_off
defparam \dataB[19]~input .bus_hold = "false";
defparam \dataB[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \decorderInstruction_inst|data[19]~27 (
// Equation(s):
// \decorderInstruction_inst|data[19]~27_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[19]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\dataA[1]~input_o ),
	.datab(\dataA[0]~input_o ),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataB[19]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[19]~27_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[19]~27 .lut_mask = 16'h0700;
defparam \decorderInstruction_inst|data[19]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \decorderInstruction_inst|out_data[19] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[19]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[19] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N8
cycloneive_io_ibuf \dataB[10]~input (
	.i(dataB[10]),
	.ibar(gnd),
	.o(\dataB[10]~input_o ));
// synopsys translate_off
defparam \dataB[10]~input .bus_hold = "false";
defparam \dataB[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \decorderInstruction_inst|data[10]~26 (
// Equation(s):
// \decorderInstruction_inst|data[10]~26_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[10]~input_o  & ((!\dataA[1]~input_o ) # (!\dataA[0]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataA[0]~input_o ),
	.datac(\dataA[1]~input_o ),
	.datad(\dataB[10]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[10]~26 .lut_mask = 16'h1500;
defparam \decorderInstruction_inst|data[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \decorderInstruction_inst|out_data[10] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[10]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[10] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneive_lcell_comb \registerFile_inst|reg9~16 (
// Equation(s):
// \registerFile_inst|reg9~16_combout  = (!\registerFile_inst|Equal0~0_combout  & ((\registerFile_inst|Equal1~0_combout  & ((\decorderInstruction_inst|out_data [10]))) # (!\registerFile_inst|Equal1~0_combout  & (\decorderInstruction_inst|out_data [19]))))

	.dataa(\decorderInstruction_inst|out_data [19]),
	.datab(\registerFile_inst|Equal0~0_combout ),
	.datac(\decorderInstruction_inst|out_data [10]),
	.datad(\registerFile_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~16 .lut_mask = 16'h3022;
defparam \registerFile_inst|reg9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N8
cycloneive_io_ibuf \dataB[1]~input (
	.i(dataB[1]),
	.ibar(gnd),
	.o(\dataB[1]~input_o ));
// synopsys translate_off
defparam \dataB[1]~input .bus_hold = "false";
defparam \dataB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \decorderInstruction_inst|data[1]~1 (
// Equation(s):
// \decorderInstruction_inst|data[1]~1_combout  = (\dataB[1]~input_o  & (!\decorderInstruction_inst|register[0]~0_combout  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\dataA[1]~input_o ),
	.datab(\dataB[1]~input_o ),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[1]~1 .lut_mask = 16'h040C;
defparam \decorderInstruction_inst|data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N15
dffeas \decorderInstruction_inst|out_data[1] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[1] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneive_lcell_comb \registerFile_inst|reg9~17 (
// Equation(s):
// \registerFile_inst|reg9~17_combout  = (\controlUnit_inst|selectorAddress~q  & ((\registerFile_inst|reg9~16_combout ) # ((\registerFile_inst|Equal0~0_combout  & \decorderInstruction_inst|out_data [1]))))

	.dataa(\registerFile_inst|reg9~16_combout ),
	.datab(\registerFile_inst|Equal0~0_combout ),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\decorderInstruction_inst|out_data [1]),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~17 .lut_mask = 16'hE0A0;
defparam \registerFile_inst|reg9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \registerFile_inst|reg24[1]~feeder (
// Equation(s):
// \registerFile_inst|reg24[1]~feeder_combout  = \registerFile_inst|reg9~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg24[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg24[1]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg24[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \registerFile_inst|reg24[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg24[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg24 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg24[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg24[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneive_lcell_comb \registerFile_inst|reg10[1]~feeder (
// Equation(s):
// \registerFile_inst|reg10[1]~feeder_combout  = \registerFile_inst|reg9~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~17_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg10[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg10[1]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg10[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N7
dffeas \registerFile_inst|reg10[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg10[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg10 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg10[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg10[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \registerFile_inst|reg8[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg8 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg8[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg8[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N25
dffeas \registerFile_inst|reg9[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg9 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg9[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg9[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \registerFile_inst|reg11[1]~feeder (
// Equation(s):
// \registerFile_inst|reg11[1]~feeder_combout  = \registerFile_inst|reg9~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg11[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg11[1]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg11[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N5
dffeas \registerFile_inst|reg11[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg11[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg11 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg11[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg11[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N7
dffeas \registerFile_inst|reg13[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg13 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg13[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg13[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_lcell_comb \registerFile_inst|reg14[1]~feeder (
// Equation(s):
// \registerFile_inst|reg14[1]~feeder_combout  = \registerFile_inst|reg9~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg14[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg14[1]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg14[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N1
dffeas \registerFile_inst|reg14[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg14[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg14 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg14[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg14[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N15
dffeas \registerFile_inst|reg12[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg12 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg12[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg12[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N14
cycloneive_lcell_comb \registerFile_inst|readData[1]~189 (
// Equation(s):
// \registerFile_inst|readData[1]~189_combout  = (\registerFile_inst|out_readData[0]~2_combout  & ((\registerFile_inst|reg14 [1]) # ((\registerFile_inst|out_readData[0]~1_combout )))) # (!\registerFile_inst|out_readData[0]~2_combout  & 
// (((\registerFile_inst|reg12 [1] & !\registerFile_inst|out_readData[0]~1_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~2_combout ),
	.datab(\registerFile_inst|reg14 [1]),
	.datac(\registerFile_inst|reg12 [1]),
	.datad(\registerFile_inst|out_readData[0]~1_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~189_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~189 .lut_mask = 16'hAAD8;
defparam \registerFile_inst|readData[1]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \registerFile_inst|readData[1]~190 (
// Equation(s):
// \registerFile_inst|readData[1]~190_combout  = (\registerFile_inst|out_readData[0]~1_combout  & ((\registerFile_inst|readData[1]~189_combout  & ((\registerFile_inst|reg13 [1]))) # (!\registerFile_inst|readData[1]~189_combout  & (\registerFile_inst|reg11 
// [1])))) # (!\registerFile_inst|out_readData[0]~1_combout  & (((\registerFile_inst|readData[1]~189_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~1_combout ),
	.datab(\registerFile_inst|reg11 [1]),
	.datac(\registerFile_inst|reg13 [1]),
	.datad(\registerFile_inst|readData[1]~189_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~190_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~190 .lut_mask = 16'hF588;
defparam \registerFile_inst|readData[1]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \registerFile_inst|readData[1]~191 (
// Equation(s):
// \registerFile_inst|readData[1]~191_combout  = (\registerFile_inst|out_readData[0]~3_combout  & ((\registerFile_inst|out_readData[0]~0_combout ) # ((\registerFile_inst|readData[1]~190_combout )))) # (!\registerFile_inst|out_readData[0]~3_combout  & 
// (!\registerFile_inst|out_readData[0]~0_combout  & (\registerFile_inst|reg9 [1])))

	.dataa(\registerFile_inst|out_readData[0]~3_combout ),
	.datab(\registerFile_inst|out_readData[0]~0_combout ),
	.datac(\registerFile_inst|reg9 [1]),
	.datad(\registerFile_inst|readData[1]~190_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~191_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~191 .lut_mask = 16'hBA98;
defparam \registerFile_inst|readData[1]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \registerFile_inst|readData[1]~192 (
// Equation(s):
// \registerFile_inst|readData[1]~192_combout  = (\registerFile_inst|out_readData[0]~0_combout  & ((\registerFile_inst|readData[1]~191_combout  & (\registerFile_inst|reg10 [1])) # (!\registerFile_inst|readData[1]~191_combout  & ((\registerFile_inst|reg8 
// [1]))))) # (!\registerFile_inst|out_readData[0]~0_combout  & (((\registerFile_inst|readData[1]~191_combout ))))

	.dataa(\registerFile_inst|reg10 [1]),
	.datab(\registerFile_inst|out_readData[0]~0_combout ),
	.datac(\registerFile_inst|reg8 [1]),
	.datad(\registerFile_inst|readData[1]~191_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~192_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~192 .lut_mask = 16'hBBC0;
defparam \registerFile_inst|readData[1]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \registerFile_inst|reg7[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg7[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg7[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N23
dffeas \registerFile_inst|reg1[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg1[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N29
dffeas \registerFile_inst|reg4[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg4[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \registerFile_inst|reg6[1]~feeder (
// Equation(s):
// \registerFile_inst|reg6[1]~feeder_combout  = \registerFile_inst|reg9~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~17_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg6[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg6[1]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg6[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N7
dffeas \registerFile_inst|reg6[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg6[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg6[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg6[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneive_lcell_comb \registerFile_inst|readData[1]~193 (
// Equation(s):
// \registerFile_inst|readData[1]~193_combout  = (\registerFile_inst|out_readData[0]~11_combout  & (\registerFile_inst|out_readData[0]~5_combout )) # (!\registerFile_inst|out_readData[0]~11_combout  & ((\registerFile_inst|out_readData[0]~5_combout  & 
// ((\registerFile_inst|reg6 [1]))) # (!\registerFile_inst|out_readData[0]~5_combout  & (\registerFile_inst|reg4 [1]))))

	.dataa(\registerFile_inst|out_readData[0]~11_combout ),
	.datab(\registerFile_inst|out_readData[0]~5_combout ),
	.datac(\registerFile_inst|reg4 [1]),
	.datad(\registerFile_inst|reg6 [1]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~193_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~193 .lut_mask = 16'hDC98;
defparam \registerFile_inst|readData[1]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N31
dffeas \registerFile_inst|reg5[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg5[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \registerFile_inst|reg3[1]~feeder (
// Equation(s):
// \registerFile_inst|reg3[1]~feeder_combout  = \registerFile_inst|reg9~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg3[1]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N11
dffeas \registerFile_inst|reg3[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg3[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneive_lcell_comb \registerFile_inst|readData[1]~194 (
// Equation(s):
// \registerFile_inst|readData[1]~194_combout  = (\registerFile_inst|out_readData[0]~11_combout  & ((\registerFile_inst|readData[1]~193_combout  & (\registerFile_inst|reg5 [1])) # (!\registerFile_inst|readData[1]~193_combout  & ((\registerFile_inst|reg3 
// [1]))))) # (!\registerFile_inst|out_readData[0]~11_combout  & (\registerFile_inst|readData[1]~193_combout ))

	.dataa(\registerFile_inst|out_readData[0]~11_combout ),
	.datab(\registerFile_inst|readData[1]~193_combout ),
	.datac(\registerFile_inst|reg5 [1]),
	.datad(\registerFile_inst|reg3 [1]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~194_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~194 .lut_mask = 16'hE6C4;
defparam \registerFile_inst|readData[1]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N22
cycloneive_lcell_comb \registerFile_inst|readData[1]~195 (
// Equation(s):
// \registerFile_inst|readData[1]~195_combout  = (\registerFile_inst|out_readData[0]~4_combout  & ((\registerFile_inst|out_readData[0]~10_combout ) # ((\registerFile_inst|readData[1]~194_combout )))) # (!\registerFile_inst|out_readData[0]~4_combout  & 
// (!\registerFile_inst|out_readData[0]~10_combout  & (\registerFile_inst|reg1 [1])))

	.dataa(\registerFile_inst|out_readData[0]~4_combout ),
	.datab(\registerFile_inst|out_readData[0]~10_combout ),
	.datac(\registerFile_inst|reg1 [1]),
	.datad(\registerFile_inst|readData[1]~194_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~195_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~195 .lut_mask = 16'hBA98;
defparam \registerFile_inst|readData[1]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \registerFile_inst|reg0[1]~feeder (
// Equation(s):
// \registerFile_inst|reg0[1]~feeder_combout  = \registerFile_inst|reg9~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg0[1]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N11
dffeas \registerFile_inst|reg0[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \registerFile_inst|reg2[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg2[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \registerFile_inst|readData[1]~196 (
// Equation(s):
// \registerFile_inst|readData[1]~196_combout  = (\registerFile_inst|readData[1]~195_combout  & (((\registerFile_inst|reg2 [1]) # (!\registerFile_inst|out_readData[0]~10_combout )))) # (!\registerFile_inst|readData[1]~195_combout  & (\registerFile_inst|reg0 
// [1] & ((\registerFile_inst|out_readData[0]~10_combout ))))

	.dataa(\registerFile_inst|readData[1]~195_combout ),
	.datab(\registerFile_inst|reg0 [1]),
	.datac(\registerFile_inst|reg2 [1]),
	.datad(\registerFile_inst|out_readData[0]~10_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~196_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~196 .lut_mask = 16'hE4AA;
defparam \registerFile_inst|readData[1]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N31
dffeas \registerFile_inst|reg27[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg9~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg27 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg27[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg27[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N21
dffeas \registerFile_inst|reg25[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg25 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg25[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg25[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \registerFile_inst|reg26[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg26 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg26[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg26[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \registerFile_inst|reg28[1]~feeder (
// Equation(s):
// \registerFile_inst|reg28[1]~feeder_combout  = \registerFile_inst|reg9~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~17_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg28[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg28[1]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg28[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N7
dffeas \registerFile_inst|reg28[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg28[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg28 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg28[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg28[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \registerFile_inst|reg29[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg29 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg29[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg29[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \registerFile_inst|readData[1]~202 (
// Equation(s):
// \registerFile_inst|readData[1]~202_combout  = (\registerFile_inst|out_readData[0]~23_combout  & (((\registerFile_inst|out_readData[0]~24_combout )))) # (!\registerFile_inst|out_readData[0]~23_combout  & ((\registerFile_inst|out_readData[0]~24_combout  & 
// (\registerFile_inst|reg28 [1])) # (!\registerFile_inst|out_readData[0]~24_combout  & ((\registerFile_inst|reg29 [1])))))

	.dataa(\registerFile_inst|out_readData[0]~23_combout ),
	.datab(\registerFile_inst|reg28 [1]),
	.datac(\registerFile_inst|reg29 [1]),
	.datad(\registerFile_inst|out_readData[0]~24_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~202_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~202 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[1]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \registerFile_inst|reg30[1]~feeder (
// Equation(s):
// \registerFile_inst|reg30[1]~feeder_combout  = \registerFile_inst|reg9~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~17_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg30[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg30[1]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg30[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N19
dffeas \registerFile_inst|reg30[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg30[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg30 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg30[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg30[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \registerFile_inst|reg31[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg31 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg31[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg31[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \registerFile_inst|readData[1]~203 (
// Equation(s):
// \registerFile_inst|readData[1]~203_combout  = (\registerFile_inst|readData[1]~202_combout  & ((\registerFile_inst|reg30 [1]) # ((!\registerFile_inst|out_readData[0]~25_combout )))) # (!\registerFile_inst|readData[1]~202_combout  & 
// (((\registerFile_inst|reg31 [1] & \registerFile_inst|out_readData[0]~25_combout ))))

	.dataa(\registerFile_inst|readData[1]~202_combout ),
	.datab(\registerFile_inst|reg30 [1]),
	.datac(\registerFile_inst|reg31 [1]),
	.datad(\registerFile_inst|out_readData[0]~25_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~203_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~203 .lut_mask = 16'hD8AA;
defparam \registerFile_inst|readData[1]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \registerFile_inst|readData[1]~204 (
// Equation(s):
// \registerFile_inst|readData[1]~204_combout  = (\registerFile_inst|out_readData[0]~26_combout  & ((\registerFile_inst|out_readData[0]~21_combout ) # ((\registerFile_inst|readData[1]~203_combout )))) # (!\registerFile_inst|out_readData[0]~26_combout  & 
// (!\registerFile_inst|out_readData[0]~21_combout  & (\registerFile_inst|reg26 [1])))

	.dataa(\registerFile_inst|out_readData[0]~26_combout ),
	.datab(\registerFile_inst|out_readData[0]~21_combout ),
	.datac(\registerFile_inst|reg26 [1]),
	.datad(\registerFile_inst|readData[1]~203_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~204_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~204 .lut_mask = 16'hBA98;
defparam \registerFile_inst|readData[1]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneive_lcell_comb \registerFile_inst|readData[1]~205 (
// Equation(s):
// \registerFile_inst|readData[1]~205_combout  = (\registerFile_inst|out_readData[0]~21_combout  & ((\registerFile_inst|readData[1]~204_combout  & (\registerFile_inst|reg27 [1])) # (!\registerFile_inst|readData[1]~204_combout  & ((\registerFile_inst|reg25 
// [1]))))) # (!\registerFile_inst|out_readData[0]~21_combout  & (((\registerFile_inst|readData[1]~204_combout ))))

	.dataa(\registerFile_inst|reg27 [1]),
	.datab(\registerFile_inst|out_readData[0]~21_combout ),
	.datac(\registerFile_inst|reg25 [1]),
	.datad(\registerFile_inst|readData[1]~204_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~205_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~205 .lut_mask = 16'hBBC0;
defparam \registerFile_inst|readData[1]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \registerFile_inst|reg15[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg15 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg15[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg15[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N7
dffeas \registerFile_inst|reg16[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg16 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg16[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg16[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneive_lcell_comb \registerFile_inst|reg17[1]~feeder (
// Equation(s):
// \registerFile_inst|reg17[1]~feeder_combout  = \registerFile_inst|reg9~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~17_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg17[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg17[1]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg17[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N7
dffeas \registerFile_inst|reg17[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg17[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg17 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg17[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg17[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N5
dffeas \registerFile_inst|reg19[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg19 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg19[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg19[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \registerFile_inst|reg18[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg18 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg18[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg18[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \registerFile_inst|reg20[1]~feeder (
// Equation(s):
// \registerFile_inst|reg20[1]~feeder_combout  = \registerFile_inst|reg9~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg20[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg20[1]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg20[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \registerFile_inst|reg20[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg20[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg20 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg20[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg20[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N15
dffeas \registerFile_inst|reg22[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg22 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg22[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg22[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
cycloneive_lcell_comb \registerFile_inst|reg23[1]~feeder (
// Equation(s):
// \registerFile_inst|reg23[1]~feeder_combout  = \registerFile_inst|reg9~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg23[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg23[1]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg23[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N1
dffeas \registerFile_inst|reg23[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg23[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg23 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg23[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg23[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N21
dffeas \registerFile_inst|reg21[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg21 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg21[1] .is_wysiwyg = "true";
defparam \registerFile_inst|reg21[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
cycloneive_lcell_comb \registerFile_inst|readData[1]~197 (
// Equation(s):
// \registerFile_inst|readData[1]~197_combout  = (\registerFile_inst|out_readData[0]~13_combout  & ((\registerFile_inst|reg23 [1]) # ((\registerFile_inst|out_readData[0]~20_combout )))) # (!\registerFile_inst|out_readData[0]~13_combout  & 
// (((\registerFile_inst|reg21 [1] & !\registerFile_inst|out_readData[0]~20_combout ))))

	.dataa(\registerFile_inst|reg23 [1]),
	.datab(\registerFile_inst|out_readData[0]~13_combout ),
	.datac(\registerFile_inst|reg21 [1]),
	.datad(\registerFile_inst|out_readData[0]~20_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~197_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~197 .lut_mask = 16'hCCB8;
defparam \registerFile_inst|readData[1]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N14
cycloneive_lcell_comb \registerFile_inst|readData[1]~198 (
// Equation(s):
// \registerFile_inst|readData[1]~198_combout  = (\registerFile_inst|out_readData[0]~20_combout  & ((\registerFile_inst|readData[1]~197_combout  & ((\registerFile_inst|reg22 [1]))) # (!\registerFile_inst|readData[1]~197_combout  & (\registerFile_inst|reg20 
// [1])))) # (!\registerFile_inst|out_readData[0]~20_combout  & (((\registerFile_inst|readData[1]~197_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~20_combout ),
	.datab(\registerFile_inst|reg20 [1]),
	.datac(\registerFile_inst|reg22 [1]),
	.datad(\registerFile_inst|readData[1]~197_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~198_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~198 .lut_mask = 16'hF588;
defparam \registerFile_inst|readData[1]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \registerFile_inst|readData[1]~199 (
// Equation(s):
// \registerFile_inst|readData[1]~199_combout  = (\registerFile_inst|out_readData[0]~19_combout  & (\registerFile_inst|out_readData[0]~14_combout )) # (!\registerFile_inst|out_readData[0]~19_combout  & ((\registerFile_inst|out_readData[0]~14_combout  & 
// ((\registerFile_inst|readData[1]~198_combout ))) # (!\registerFile_inst|out_readData[0]~14_combout  & (\registerFile_inst|reg18 [1]))))

	.dataa(\registerFile_inst|out_readData[0]~19_combout ),
	.datab(\registerFile_inst|out_readData[0]~14_combout ),
	.datac(\registerFile_inst|reg18 [1]),
	.datad(\registerFile_inst|readData[1]~198_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~199_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~199 .lut_mask = 16'hDC98;
defparam \registerFile_inst|readData[1]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \registerFile_inst|readData[1]~200 (
// Equation(s):
// \registerFile_inst|readData[1]~200_combout  = (\registerFile_inst|out_readData[0]~19_combout  & ((\registerFile_inst|readData[1]~199_combout  & ((\registerFile_inst|reg19 [1]))) # (!\registerFile_inst|readData[1]~199_combout  & (\registerFile_inst|reg17 
// [1])))) # (!\registerFile_inst|out_readData[0]~19_combout  & (((\registerFile_inst|readData[1]~199_combout ))))

	.dataa(\registerFile_inst|reg17 [1]),
	.datab(\registerFile_inst|out_readData[0]~19_combout ),
	.datac(\registerFile_inst|reg19 [1]),
	.datad(\registerFile_inst|readData[1]~199_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~200_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~200 .lut_mask = 16'hF388;
defparam \registerFile_inst|readData[1]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \registerFile_inst|readData[1]~201 (
// Equation(s):
// \registerFile_inst|readData[1]~201_combout  = (\registerFile_inst|out_readData[0]~17_combout  & (\registerFile_inst|out_readData[0]~18_combout )) # (!\registerFile_inst|out_readData[0]~17_combout  & ((\registerFile_inst|out_readData[0]~18_combout  & 
// (\registerFile_inst|reg16 [1])) # (!\registerFile_inst|out_readData[0]~18_combout  & ((\registerFile_inst|readData[1]~200_combout )))))

	.dataa(\registerFile_inst|out_readData[0]~17_combout ),
	.datab(\registerFile_inst|out_readData[0]~18_combout ),
	.datac(\registerFile_inst|reg16 [1]),
	.datad(\registerFile_inst|readData[1]~200_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~201_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~201 .lut_mask = 16'hD9C8;
defparam \registerFile_inst|readData[1]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \registerFile_inst|readData[1]~206 (
// Equation(s):
// \registerFile_inst|readData[1]~206_combout  = (\registerFile_inst|out_readData[0]~17_combout  & ((\registerFile_inst|readData[1]~201_combout  & (\registerFile_inst|readData[1]~205_combout )) # (!\registerFile_inst|readData[1]~201_combout  & 
// ((\registerFile_inst|reg15 [1]))))) # (!\registerFile_inst|out_readData[0]~17_combout  & (((\registerFile_inst|readData[1]~201_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~17_combout ),
	.datab(\registerFile_inst|readData[1]~205_combout ),
	.datac(\registerFile_inst|reg15 [1]),
	.datad(\registerFile_inst|readData[1]~201_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~206_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~206 .lut_mask = 16'hDDA0;
defparam \registerFile_inst|readData[1]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \registerFile_inst|readData[1]~207 (
// Equation(s):
// \registerFile_inst|readData[1]~207_combout  = (\registerFile_inst|out_readData[0]~28_combout  & ((\registerFile_inst|out_readData[0]~29_combout  & ((\registerFile_inst|readData[1]~206_combout ))) # (!\registerFile_inst|out_readData[0]~29_combout  & 
// (\registerFile_inst|readData[1]~196_combout )))) # (!\registerFile_inst|out_readData[0]~28_combout  & (((\registerFile_inst|out_readData[0]~29_combout ))))

	.dataa(\registerFile_inst|readData[1]~196_combout ),
	.datab(\registerFile_inst|out_readData[0]~28_combout ),
	.datac(\registerFile_inst|out_readData[0]~29_combout ),
	.datad(\registerFile_inst|readData[1]~206_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~207_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~207 .lut_mask = 16'hF838;
defparam \registerFile_inst|readData[1]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \registerFile_inst|readData[1]~208 (
// Equation(s):
// \registerFile_inst|readData[1]~208_combout  = (\registerFile_inst|out_readData[0]~9_combout  & ((\registerFile_inst|readData[1]~207_combout  & ((\registerFile_inst|reg7 [1]))) # (!\registerFile_inst|readData[1]~207_combout  & 
// (\registerFile_inst|readData[1]~192_combout )))) # (!\registerFile_inst|out_readData[0]~9_combout  & (((\registerFile_inst|readData[1]~207_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~9_combout ),
	.datab(\registerFile_inst|readData[1]~192_combout ),
	.datac(\registerFile_inst|reg7 [1]),
	.datad(\registerFile_inst|readData[1]~207_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~208_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~208 .lut_mask = 16'hF588;
defparam \registerFile_inst|readData[1]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \registerFile_inst|readData[1]~209 (
// Equation(s):
// \registerFile_inst|readData[1]~209_combout  = (\registerFile_inst|out_readData[0]~30_combout  & (\registerFile_inst|reg24 [1])) # (!\registerFile_inst|out_readData[0]~30_combout  & ((\registerFile_inst|readData[1]~208_combout )))

	.dataa(gnd),
	.datab(\registerFile_inst|reg24 [1]),
	.datac(\registerFile_inst|readData[1]~208_combout ),
	.datad(\registerFile_inst|out_readData[0]~30_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[1]~209_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[1]~209 .lut_mask = 16'hCCF0;
defparam \registerFile_inst|readData[1]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \registerFile_inst|out_readData[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|readData[1]~209_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[1] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N1
cycloneive_io_ibuf \dataB[9]~input (
	.i(dataB[9]),
	.ibar(gnd),
	.o(\dataB[9]~input_o ));
// synopsys translate_off
defparam \dataB[9]~input .bus_hold = "false";
defparam \dataB[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \decorderInstruction_inst|data[9]~24 (
// Equation(s):
// \decorderInstruction_inst|data[9]~24_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[9]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataB[9]~input_o ),
	.datac(\dataA[1]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[9]~24 .lut_mask = 16'h0444;
defparam \decorderInstruction_inst|data[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \decorderInstruction_inst|out_data[9] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[9] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \dataB[18]~input (
	.i(dataB[18]),
	.ibar(gnd),
	.o(\dataB[18]~input_o ));
// synopsys translate_off
defparam \dataB[18]~input .bus_hold = "false";
defparam \dataB[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \decorderInstruction_inst|data[18]~25 (
// Equation(s):
// \decorderInstruction_inst|data[18]~25_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[18]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataA[1]~input_o ),
	.datac(\dataB[18]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[18]~25_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[18]~25 .lut_mask = 16'h1050;
defparam \decorderInstruction_inst|data[18]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \decorderInstruction_inst|out_data[18] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[18]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[18] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \registerFile_inst|reg9~14 (
// Equation(s):
// \registerFile_inst|reg9~14_combout  = (!\registerFile_inst|Equal0~0_combout  & ((\registerFile_inst|Equal1~0_combout  & (\decorderInstruction_inst|out_data [9])) # (!\registerFile_inst|Equal1~0_combout  & ((\decorderInstruction_inst|out_data [18])))))

	.dataa(\decorderInstruction_inst|out_data [9]),
	.datab(\registerFile_inst|Equal0~0_combout ),
	.datac(\decorderInstruction_inst|out_data [18]),
	.datad(\registerFile_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~14 .lut_mask = 16'h2230;
defparam \registerFile_inst|reg9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N15
cycloneive_io_ibuf \dataB[0]~input (
	.i(dataB[0]),
	.ibar(gnd),
	.o(\dataB[0]~input_o ));
// synopsys translate_off
defparam \dataB[0]~input .bus_hold = "false";
defparam \dataB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \decorderInstruction_inst|data[0]~0 (
// Equation(s):
// \decorderInstruction_inst|data[0]~0_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[0]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataB[0]~input_o ),
	.datac(\dataA[1]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[0]~0 .lut_mask = 16'h0444;
defparam \decorderInstruction_inst|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \decorderInstruction_inst|out_data[0] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[0] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \registerFile_inst|reg9~15 (
// Equation(s):
// \registerFile_inst|reg9~15_combout  = (\controlUnit_inst|selectorAddress~q  & ((\registerFile_inst|reg9~14_combout ) # ((\decorderInstruction_inst|out_data [0] & \registerFile_inst|Equal0~0_combout ))))

	.dataa(\registerFile_inst|reg9~14_combout ),
	.datab(\controlUnit_inst|selectorAddress~q ),
	.datac(\decorderInstruction_inst|out_data [0]),
	.datad(\registerFile_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~15 .lut_mask = 16'hC888;
defparam \registerFile_inst|reg9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N15
dffeas \registerFile_inst|reg9[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg9 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg9[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg9[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \registerFile_inst|reg8[0]~feeder (
// Equation(s):
// \registerFile_inst|reg8[0]~feeder_combout  = \registerFile_inst|reg9~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~15_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg8[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg8[0]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg8[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \registerFile_inst|reg8[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg8[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg8[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg8[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneive_lcell_comb \registerFile_inst|readData[0]~170 (
// Equation(s):
// \registerFile_inst|readData[0]~170_combout  = (\registerFile_inst|out_readData[0]~3_combout  & (\registerFile_inst|out_readData[0]~0_combout )) # (!\registerFile_inst|out_readData[0]~3_combout  & ((\registerFile_inst|out_readData[0]~0_combout  & 
// ((\registerFile_inst|reg8 [0]))) # (!\registerFile_inst|out_readData[0]~0_combout  & (\registerFile_inst|reg9 [0]))))

	.dataa(\registerFile_inst|out_readData[0]~3_combout ),
	.datab(\registerFile_inst|out_readData[0]~0_combout ),
	.datac(\registerFile_inst|reg9 [0]),
	.datad(\registerFile_inst|reg8 [0]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~170_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~170 .lut_mask = 16'hDC98;
defparam \registerFile_inst|readData[0]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N21
dffeas \registerFile_inst|reg10[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg10[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg10[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \registerFile_inst|reg13[0]~feeder (
// Equation(s):
// \registerFile_inst|reg13[0]~feeder_combout  = \registerFile_inst|reg9~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~15_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg13[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg13[0]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg13[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N3
dffeas \registerFile_inst|reg13[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg13[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg13[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg13[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N13
dffeas \registerFile_inst|reg14[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg14[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg14[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \registerFile_inst|reg11[0]~feeder (
// Equation(s):
// \registerFile_inst|reg11[0]~feeder_combout  = \registerFile_inst|reg9~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg11[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg11[0]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg11[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N19
dffeas \registerFile_inst|reg11[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg11[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg11[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg11[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N7
dffeas \registerFile_inst|reg12[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg12[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg12[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N6
cycloneive_lcell_comb \registerFile_inst|readData[0]~168 (
// Equation(s):
// \registerFile_inst|readData[0]~168_combout  = (\registerFile_inst|out_readData[0]~1_combout  & ((\registerFile_inst|reg11 [0]) # ((\registerFile_inst|out_readData[0]~2_combout )))) # (!\registerFile_inst|out_readData[0]~1_combout  & 
// (((\registerFile_inst|reg12 [0] & !\registerFile_inst|out_readData[0]~2_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~1_combout ),
	.datab(\registerFile_inst|reg11 [0]),
	.datac(\registerFile_inst|reg12 [0]),
	.datad(\registerFile_inst|out_readData[0]~2_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~168_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~168 .lut_mask = 16'hAAD8;
defparam \registerFile_inst|readData[0]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N12
cycloneive_lcell_comb \registerFile_inst|readData[0]~169 (
// Equation(s):
// \registerFile_inst|readData[0]~169_combout  = (\registerFile_inst|out_readData[0]~2_combout  & ((\registerFile_inst|readData[0]~168_combout  & (\registerFile_inst|reg13 [0])) # (!\registerFile_inst|readData[0]~168_combout  & ((\registerFile_inst|reg14 
// [0]))))) # (!\registerFile_inst|out_readData[0]~2_combout  & (((\registerFile_inst|readData[0]~168_combout ))))

	.dataa(\registerFile_inst|reg13 [0]),
	.datab(\registerFile_inst|out_readData[0]~2_combout ),
	.datac(\registerFile_inst|reg14 [0]),
	.datad(\registerFile_inst|readData[0]~168_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~169_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~169 .lut_mask = 16'hBBC0;
defparam \registerFile_inst|readData[0]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cycloneive_lcell_comb \registerFile_inst|readData[0]~171 (
// Equation(s):
// \registerFile_inst|readData[0]~171_combout  = (\registerFile_inst|out_readData[0]~3_combout  & ((\registerFile_inst|readData[0]~170_combout  & (\registerFile_inst|reg10 [0])) # (!\registerFile_inst|readData[0]~170_combout  & 
// ((\registerFile_inst|readData[0]~169_combout ))))) # (!\registerFile_inst|out_readData[0]~3_combout  & (\registerFile_inst|readData[0]~170_combout ))

	.dataa(\registerFile_inst|out_readData[0]~3_combout ),
	.datab(\registerFile_inst|readData[0]~170_combout ),
	.datac(\registerFile_inst|reg10 [0]),
	.datad(\registerFile_inst|readData[0]~169_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~171_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~171 .lut_mask = 16'hE6C4;
defparam \registerFile_inst|readData[0]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \registerFile_inst|reg7[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg7[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cycloneive_lcell_comb \registerFile_inst|reg0[0]~feeder (
// Equation(s):
// \registerFile_inst|reg0[0]~feeder_combout  = \registerFile_inst|reg9~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg0[0]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N11
dffeas \registerFile_inst|reg0[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N5
dffeas \registerFile_inst|reg1[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg1[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N4
cycloneive_lcell_comb \registerFile_inst|readData[0]~174 (
// Equation(s):
// \registerFile_inst|readData[0]~174_combout  = (\registerFile_inst|out_readData[0]~4_combout  & (((\registerFile_inst|out_readData[0]~10_combout )))) # (!\registerFile_inst|out_readData[0]~4_combout  & ((\registerFile_inst|out_readData[0]~10_combout  & 
// (\registerFile_inst|reg0 [0])) # (!\registerFile_inst|out_readData[0]~10_combout  & ((\registerFile_inst|reg1 [0])))))

	.dataa(\registerFile_inst|out_readData[0]~4_combout ),
	.datab(\registerFile_inst|reg0 [0]),
	.datac(\registerFile_inst|reg1 [0]),
	.datad(\registerFile_inst|out_readData[0]~10_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~174_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~174 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[0]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N1
dffeas \registerFile_inst|reg2[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg2[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \registerFile_inst|reg5[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg5[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg5[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \registerFile_inst|reg6[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg6[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneive_lcell_comb \registerFile_inst|reg3[0]~feeder (
// Equation(s):
// \registerFile_inst|reg3[0]~feeder_combout  = \registerFile_inst|reg9~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~15_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg3[0]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N31
dffeas \registerFile_inst|reg3[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg3[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N11
dffeas \registerFile_inst|reg4[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg4[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \registerFile_inst|readData[0]~172 (
// Equation(s):
// \registerFile_inst|readData[0]~172_combout  = (\registerFile_inst|out_readData[0]~5_combout  & (((\registerFile_inst|out_readData[0]~11_combout )))) # (!\registerFile_inst|out_readData[0]~5_combout  & ((\registerFile_inst|out_readData[0]~11_combout  & 
// (\registerFile_inst|reg3 [0])) # (!\registerFile_inst|out_readData[0]~11_combout  & ((\registerFile_inst|reg4 [0])))))

	.dataa(\registerFile_inst|reg3 [0]),
	.datab(\registerFile_inst|out_readData[0]~5_combout ),
	.datac(\registerFile_inst|reg4 [0]),
	.datad(\registerFile_inst|out_readData[0]~11_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~172_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~172 .lut_mask = 16'hEE30;
defparam \registerFile_inst|readData[0]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \registerFile_inst|readData[0]~173 (
// Equation(s):
// \registerFile_inst|readData[0]~173_combout  = (\registerFile_inst|out_readData[0]~5_combout  & ((\registerFile_inst|readData[0]~172_combout  & (\registerFile_inst|reg5 [0])) # (!\registerFile_inst|readData[0]~172_combout  & ((\registerFile_inst|reg6 
// [0]))))) # (!\registerFile_inst|out_readData[0]~5_combout  & (((\registerFile_inst|readData[0]~172_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~5_combout ),
	.datab(\registerFile_inst|reg5 [0]),
	.datac(\registerFile_inst|reg6 [0]),
	.datad(\registerFile_inst|readData[0]~172_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~173_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~173 .lut_mask = 16'hDDA0;
defparam \registerFile_inst|readData[0]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \registerFile_inst|readData[0]~175 (
// Equation(s):
// \registerFile_inst|readData[0]~175_combout  = (\registerFile_inst|readData[0]~174_combout  & (((\registerFile_inst|reg2 [0])) # (!\registerFile_inst|out_readData[0]~4_combout ))) # (!\registerFile_inst|readData[0]~174_combout  & 
// (\registerFile_inst|out_readData[0]~4_combout  & ((\registerFile_inst|readData[0]~173_combout ))))

	.dataa(\registerFile_inst|readData[0]~174_combout ),
	.datab(\registerFile_inst|out_readData[0]~4_combout ),
	.datac(\registerFile_inst|reg2 [0]),
	.datad(\registerFile_inst|readData[0]~173_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~175_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~175 .lut_mask = 16'hE6A2;
defparam \registerFile_inst|readData[0]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N4
cycloneive_lcell_comb \registerFile_inst|reg25[0]~feeder (
// Equation(s):
// \registerFile_inst|reg25[0]~feeder_combout  = \registerFile_inst|reg9~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~15_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg25[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg25[0]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg25[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N5
dffeas \registerFile_inst|reg25[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg25[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg25 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg25[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg25[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N21
dffeas \registerFile_inst|reg26[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg26 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg26[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg26[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \registerFile_inst|readData[0]~183 (
// Equation(s):
// \registerFile_inst|readData[0]~183_combout  = (\registerFile_inst|out_readData[0]~26_combout  & (((\registerFile_inst|out_readData[0]~21_combout )))) # (!\registerFile_inst|out_readData[0]~26_combout  & ((\registerFile_inst|out_readData[0]~21_combout  & 
// (\registerFile_inst|reg25 [0])) # (!\registerFile_inst|out_readData[0]~21_combout  & ((\registerFile_inst|reg26 [0])))))

	.dataa(\registerFile_inst|out_readData[0]~26_combout ),
	.datab(\registerFile_inst|reg25 [0]),
	.datac(\registerFile_inst|reg26 [0]),
	.datad(\registerFile_inst|out_readData[0]~21_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~183_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~183 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[0]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \registerFile_inst|reg27[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg9~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg27 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg27[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg27[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \registerFile_inst|reg31[0]~feeder (
// Equation(s):
// \registerFile_inst|reg31[0]~feeder_combout  = \registerFile_inst|reg9~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg31[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg31[0]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg31[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N23
dffeas \registerFile_inst|reg31[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg31[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg31 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg31[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg31[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N9
dffeas \registerFile_inst|reg30[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg30 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg30[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg30[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \registerFile_inst|reg28[0]~feeder (
// Equation(s):
// \registerFile_inst|reg28[0]~feeder_combout  = \registerFile_inst|reg9~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg28[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg28[0]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg28[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N13
dffeas \registerFile_inst|reg28[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg28[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg28 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg28[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg28[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N3
dffeas \registerFile_inst|reg29[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg29 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg29[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg29[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \registerFile_inst|readData[0]~181 (
// Equation(s):
// \registerFile_inst|readData[0]~181_combout  = (\registerFile_inst|out_readData[0]~23_combout  & (((!\registerFile_inst|out_readData[0]~24_combout )))) # (!\registerFile_inst|out_readData[0]~23_combout  & ((\registerFile_inst|out_readData[0]~24_combout  & 
// (\registerFile_inst|reg28 [0])) # (!\registerFile_inst|out_readData[0]~24_combout  & ((\registerFile_inst|reg29 [0])))))

	.dataa(\registerFile_inst|reg28 [0]),
	.datab(\registerFile_inst|out_readData[0]~23_combout ),
	.datac(\registerFile_inst|reg29 [0]),
	.datad(\registerFile_inst|out_readData[0]~24_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~181_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~181 .lut_mask = 16'h22FC;
defparam \registerFile_inst|readData[0]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \registerFile_inst|readData[0]~182 (
// Equation(s):
// \registerFile_inst|readData[0]~182_combout  = (\registerFile_inst|out_readData[0]~25_combout  & ((\registerFile_inst|readData[0]~181_combout  & (\registerFile_inst|reg31 [0])) # (!\registerFile_inst|readData[0]~181_combout  & ((\registerFile_inst|reg30 
// [0]))))) # (!\registerFile_inst|out_readData[0]~25_combout  & (((\registerFile_inst|readData[0]~181_combout ))))

	.dataa(\registerFile_inst|reg31 [0]),
	.datab(\registerFile_inst|out_readData[0]~25_combout ),
	.datac(\registerFile_inst|reg30 [0]),
	.datad(\registerFile_inst|readData[0]~181_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~182_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~182 .lut_mask = 16'hBBC0;
defparam \registerFile_inst|readData[0]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \registerFile_inst|readData[0]~184 (
// Equation(s):
// \registerFile_inst|readData[0]~184_combout  = (\registerFile_inst|readData[0]~183_combout  & (((\registerFile_inst|reg27 [0])) # (!\registerFile_inst|out_readData[0]~26_combout ))) # (!\registerFile_inst|readData[0]~183_combout  & 
// (\registerFile_inst|out_readData[0]~26_combout  & ((\registerFile_inst|readData[0]~182_combout ))))

	.dataa(\registerFile_inst|readData[0]~183_combout ),
	.datab(\registerFile_inst|out_readData[0]~26_combout ),
	.datac(\registerFile_inst|reg27 [0]),
	.datad(\registerFile_inst|readData[0]~182_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~184_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~184 .lut_mask = 16'hE6A2;
defparam \registerFile_inst|readData[0]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \registerFile_inst|reg16[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg16 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg16[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg16[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \registerFile_inst|reg15[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg15 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg15[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg15[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \registerFile_inst|reg17[0]~feeder (
// Equation(s):
// \registerFile_inst|reg17[0]~feeder_combout  = \registerFile_inst|reg9~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~15_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg17[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg17[0]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg17[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N29
dffeas \registerFile_inst|reg17[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg17[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg17 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg17[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg17[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \registerFile_inst|reg18[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg18 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg18[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg18[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \registerFile_inst|readData[0]~178 (
// Equation(s):
// \registerFile_inst|readData[0]~178_combout  = (\registerFile_inst|out_readData[0]~14_combout  & (((\registerFile_inst|out_readData[0]~19_combout )))) # (!\registerFile_inst|out_readData[0]~14_combout  & ((\registerFile_inst|out_readData[0]~19_combout  & 
// (\registerFile_inst|reg17 [0])) # (!\registerFile_inst|out_readData[0]~19_combout  & ((\registerFile_inst|reg18 [0])))))

	.dataa(\registerFile_inst|reg17 [0]),
	.datab(\registerFile_inst|out_readData[0]~14_combout ),
	.datac(\registerFile_inst|reg18 [0]),
	.datad(\registerFile_inst|out_readData[0]~19_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~178_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~178 .lut_mask = 16'hEE30;
defparam \registerFile_inst|readData[0]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \registerFile_inst|reg23[0]~feeder (
// Equation(s):
// \registerFile_inst|reg23[0]~feeder_combout  = \registerFile_inst|reg9~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~15_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg23[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg23[0]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg23[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N31
dffeas \registerFile_inst|reg23[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg23[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg23 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg23[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg23[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \registerFile_inst|reg20[0]~feeder (
// Equation(s):
// \registerFile_inst|reg20[0]~feeder_combout  = \registerFile_inst|reg9~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg20[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg20[0]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg20[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \registerFile_inst|reg20[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg20[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg20 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg20[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg20[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N25
dffeas \registerFile_inst|reg21[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg21 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg21[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg21[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneive_lcell_comb \registerFile_inst|readData[0]~176 (
// Equation(s):
// \registerFile_inst|readData[0]~176_combout  = (\registerFile_inst|out_readData[0]~20_combout  & ((\registerFile_inst|reg20 [0]) # ((\registerFile_inst|out_readData[0]~13_combout )))) # (!\registerFile_inst|out_readData[0]~20_combout  & 
// (((\registerFile_inst|reg21 [0] & !\registerFile_inst|out_readData[0]~13_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~20_combout ),
	.datab(\registerFile_inst|reg20 [0]),
	.datac(\registerFile_inst|reg21 [0]),
	.datad(\registerFile_inst|out_readData[0]~13_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~176_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~176 .lut_mask = 16'hAAD8;
defparam \registerFile_inst|readData[0]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N3
dffeas \registerFile_inst|reg22[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg22 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg22[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg22[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneive_lcell_comb \registerFile_inst|readData[0]~177 (
// Equation(s):
// \registerFile_inst|readData[0]~177_combout  = (\registerFile_inst|readData[0]~176_combout  & (((\registerFile_inst|reg22 [0]) # (!\registerFile_inst|out_readData[0]~13_combout )))) # (!\registerFile_inst|readData[0]~176_combout  & 
// (\registerFile_inst|reg23 [0] & ((\registerFile_inst|out_readData[0]~13_combout ))))

	.dataa(\registerFile_inst|reg23 [0]),
	.datab(\registerFile_inst|readData[0]~176_combout ),
	.datac(\registerFile_inst|reg22 [0]),
	.datad(\registerFile_inst|out_readData[0]~13_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~177_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~177 .lut_mask = 16'hE2CC;
defparam \registerFile_inst|readData[0]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \registerFile_inst|reg19[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg19 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg19[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg19[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \registerFile_inst|readData[0]~179 (
// Equation(s):
// \registerFile_inst|readData[0]~179_combout  = (\registerFile_inst|readData[0]~178_combout  & (((\registerFile_inst|reg19 [0]) # (!\registerFile_inst|out_readData[0]~14_combout )))) # (!\registerFile_inst|readData[0]~178_combout  & 
// (\registerFile_inst|readData[0]~177_combout  & ((\registerFile_inst|out_readData[0]~14_combout ))))

	.dataa(\registerFile_inst|readData[0]~178_combout ),
	.datab(\registerFile_inst|readData[0]~177_combout ),
	.datac(\registerFile_inst|reg19 [0]),
	.datad(\registerFile_inst|out_readData[0]~14_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~179_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~179 .lut_mask = 16'hE4AA;
defparam \registerFile_inst|readData[0]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \registerFile_inst|readData[0]~180 (
// Equation(s):
// \registerFile_inst|readData[0]~180_combout  = (\registerFile_inst|out_readData[0]~17_combout  & ((\registerFile_inst|out_readData[0]~18_combout ) # ((\registerFile_inst|reg15 [0])))) # (!\registerFile_inst|out_readData[0]~17_combout  & 
// (!\registerFile_inst|out_readData[0]~18_combout  & ((\registerFile_inst|readData[0]~179_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~17_combout ),
	.datab(\registerFile_inst|out_readData[0]~18_combout ),
	.datac(\registerFile_inst|reg15 [0]),
	.datad(\registerFile_inst|readData[0]~179_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~180_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~180 .lut_mask = 16'hB9A8;
defparam \registerFile_inst|readData[0]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \registerFile_inst|readData[0]~185 (
// Equation(s):
// \registerFile_inst|readData[0]~185_combout  = (\registerFile_inst|out_readData[0]~18_combout  & ((\registerFile_inst|readData[0]~180_combout  & (\registerFile_inst|readData[0]~184_combout )) # (!\registerFile_inst|readData[0]~180_combout  & 
// ((\registerFile_inst|reg16 [0]))))) # (!\registerFile_inst|out_readData[0]~18_combout  & (((\registerFile_inst|readData[0]~180_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~18_combout ),
	.datab(\registerFile_inst|readData[0]~184_combout ),
	.datac(\registerFile_inst|reg16 [0]),
	.datad(\registerFile_inst|readData[0]~180_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~185_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~185 .lut_mask = 16'hDDA0;
defparam \registerFile_inst|readData[0]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \registerFile_inst|readData[0]~186 (
// Equation(s):
// \registerFile_inst|readData[0]~186_combout  = (\registerFile_inst|out_readData[0]~28_combout  & ((\registerFile_inst|out_readData[0]~29_combout  & ((\registerFile_inst|readData[0]~185_combout ))) # (!\registerFile_inst|out_readData[0]~29_combout  & 
// (\registerFile_inst|readData[0]~175_combout )))) # (!\registerFile_inst|out_readData[0]~28_combout  & (((!\registerFile_inst|out_readData[0]~29_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~28_combout ),
	.datab(\registerFile_inst|readData[0]~175_combout ),
	.datac(\registerFile_inst|out_readData[0]~29_combout ),
	.datad(\registerFile_inst|readData[0]~185_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~186_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~186 .lut_mask = 16'hAD0D;
defparam \registerFile_inst|readData[0]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \registerFile_inst|readData[0]~187 (
// Equation(s):
// \registerFile_inst|readData[0]~187_combout  = (\registerFile_inst|out_readData[0]~9_combout  & ((\registerFile_inst|readData[0]~186_combout  & (\registerFile_inst|readData[0]~171_combout )) # (!\registerFile_inst|readData[0]~186_combout  & 
// ((\registerFile_inst|reg7 [0]))))) # (!\registerFile_inst|out_readData[0]~9_combout  & (((\registerFile_inst|readData[0]~186_combout ))))

	.dataa(\registerFile_inst|readData[0]~171_combout ),
	.datab(\registerFile_inst|out_readData[0]~9_combout ),
	.datac(\registerFile_inst|reg7 [0]),
	.datad(\registerFile_inst|readData[0]~186_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~187_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~187 .lut_mask = 16'hBBC0;
defparam \registerFile_inst|readData[0]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \registerFile_inst|reg24[0]~feeder (
// Equation(s):
// \registerFile_inst|reg24[0]~feeder_combout  = \registerFile_inst|reg9~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg24[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg24[0]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg24[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \registerFile_inst|reg24[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg24[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg24 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg24[0] .is_wysiwyg = "true";
defparam \registerFile_inst|reg24[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \registerFile_inst|readData[0]~188 (
// Equation(s):
// \registerFile_inst|readData[0]~188_combout  = (\registerFile_inst|out_readData[0]~30_combout  & ((\registerFile_inst|reg24 [0]))) # (!\registerFile_inst|out_readData[0]~30_combout  & (\registerFile_inst|readData[0]~187_combout ))

	.dataa(gnd),
	.datab(\registerFile_inst|readData[0]~187_combout ),
	.datac(\registerFile_inst|reg24 [0]),
	.datad(\registerFile_inst|out_readData[0]~30_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[0]~188_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[0]~188 .lut_mask = 16'hF0CC;
defparam \registerFile_inst|readData[0]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N9
dffeas \registerFile_inst|out_readData[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|readData[0]~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[0] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N15
cycloneive_io_ibuf \dataB[4]~input (
	.i(dataB[4]),
	.ibar(gnd),
	.o(\dataB[4]~input_o ));
// synopsys translate_off
defparam \dataB[4]~input .bus_hold = "false";
defparam \dataB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \decorderInstruction_inst|data[4]~4 (
// Equation(s):
// \decorderInstruction_inst|data[4]~4_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[4]~input_o  & ((!\dataA[1]~input_o ) # (!\dataA[0]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataA[0]~input_o ),
	.datac(\dataA[1]~input_o ),
	.datad(\dataB[4]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[4]~4 .lut_mask = 16'h1500;
defparam \decorderInstruction_inst|data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \decorderInstruction_inst|out_data[4] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[4] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N1
cycloneive_io_ibuf \dataB[13]~input (
	.i(dataB[13]),
	.ibar(gnd),
	.o(\dataB[13]~input_o ));
// synopsys translate_off
defparam \dataB[13]~input .bus_hold = "false";
defparam \dataB[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \decorderInstruction_inst|data[13]~18 (
// Equation(s):
// \decorderInstruction_inst|data[13]~18_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[13]~input_o  & ((!\dataA[1]~input_o ) # (!\dataA[0]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataA[0]~input_o ),
	.datac(\dataA[1]~input_o ),
	.datad(\dataB[13]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[13]~18 .lut_mask = 16'h1500;
defparam \decorderInstruction_inst|data[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \decorderInstruction_inst|out_data[13] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[13]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[13] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cycloneive_io_ibuf \dataB[22]~input (
	.i(dataB[22]),
	.ibar(gnd),
	.o(\dataB[22]~input_o ));
// synopsys translate_off
defparam \dataB[22]~input .bus_hold = "false";
defparam \dataB[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \decorderInstruction_inst|data[22]~19 (
// Equation(s):
// \decorderInstruction_inst|data[22]~19_combout  = (\dataB[22]~input_o  & (!\decorderInstruction_inst|register[0]~0_combout  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\dataA[1]~input_o ),
	.datab(\dataB[22]~input_o ),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[22]~19 .lut_mask = 16'h040C;
defparam \decorderInstruction_inst|data[22]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \decorderInstruction_inst|out_data[22] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[22]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[22] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \registerFile_inst|reg9~8 (
// Equation(s):
// \registerFile_inst|reg9~8_combout  = (!\registerFile_inst|Equal0~0_combout  & ((\registerFile_inst|Equal1~0_combout  & (\decorderInstruction_inst|out_data [13])) # (!\registerFile_inst|Equal1~0_combout  & ((\decorderInstruction_inst|out_data [22])))))

	.dataa(\registerFile_inst|Equal0~0_combout ),
	.datab(\registerFile_inst|Equal1~0_combout ),
	.datac(\decorderInstruction_inst|out_data [13]),
	.datad(\decorderInstruction_inst|out_data [22]),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~8 .lut_mask = 16'h5140;
defparam \registerFile_inst|reg9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \registerFile_inst|reg9~9 (
// Equation(s):
// \registerFile_inst|reg9~9_combout  = (\controlUnit_inst|selectorAddress~q  & ((\registerFile_inst|reg9~8_combout ) # ((\decorderInstruction_inst|out_data [4] & \registerFile_inst|Equal0~0_combout ))))

	.dataa(\decorderInstruction_inst|out_data [4]),
	.datab(\registerFile_inst|Equal0~0_combout ),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\registerFile_inst|reg9~8_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~9 .lut_mask = 16'hF080;
defparam \registerFile_inst|reg9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \registerFile_inst|reg5[4]~feeder (
// Equation(s):
// \registerFile_inst|reg5[4]~feeder_combout  = \registerFile_inst|reg9~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~9_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg5[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg5[4]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg5[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \registerFile_inst|reg5[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg5[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg5[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg5[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N11
dffeas \registerFile_inst|reg6[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg6[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg6[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneive_lcell_comb \registerFile_inst|reg3[4]~feeder (
// Equation(s):
// \registerFile_inst|reg3[4]~feeder_combout  = \registerFile_inst|reg9~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~9_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg3[4]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N9
dffeas \registerFile_inst|reg3[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg3[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N1
dffeas \registerFile_inst|reg4[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg4[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneive_lcell_comb \registerFile_inst|readData[4]~109 (
// Equation(s):
// \registerFile_inst|readData[4]~109_combout  = (\registerFile_inst|out_readData[0]~11_combout  & ((\registerFile_inst|reg3 [4]) # ((\registerFile_inst|out_readData[0]~5_combout )))) # (!\registerFile_inst|out_readData[0]~11_combout  & 
// (((\registerFile_inst|reg4 [4] & !\registerFile_inst|out_readData[0]~5_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~11_combout ),
	.datab(\registerFile_inst|reg3 [4]),
	.datac(\registerFile_inst|reg4 [4]),
	.datad(\registerFile_inst|out_readData[0]~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~109_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~109 .lut_mask = 16'hAAD8;
defparam \registerFile_inst|readData[4]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \registerFile_inst|readData[4]~110 (
// Equation(s):
// \registerFile_inst|readData[4]~110_combout  = (\registerFile_inst|out_readData[0]~5_combout  & ((\registerFile_inst|readData[4]~109_combout  & (\registerFile_inst|reg5 [4])) # (!\registerFile_inst|readData[4]~109_combout  & ((\registerFile_inst|reg6 
// [4]))))) # (!\registerFile_inst|out_readData[0]~5_combout  & (((\registerFile_inst|readData[4]~109_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~5_combout ),
	.datab(\registerFile_inst|reg5 [4]),
	.datac(\registerFile_inst|reg6 [4]),
	.datad(\registerFile_inst|readData[4]~109_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~110_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~110 .lut_mask = 16'hDDA0;
defparam \registerFile_inst|readData[4]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N0
cycloneive_lcell_comb \registerFile_inst|reg0[4]~feeder (
// Equation(s):
// \registerFile_inst|reg0[4]~feeder_combout  = \registerFile_inst|reg9~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg0[4]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N1
dffeas \registerFile_inst|reg0[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N19
dffeas \registerFile_inst|reg1[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg1[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N18
cycloneive_lcell_comb \registerFile_inst|readData[4]~111 (
// Equation(s):
// \registerFile_inst|readData[4]~111_combout  = (\registerFile_inst|out_readData[0]~4_combout  & (((\registerFile_inst|out_readData[0]~10_combout )))) # (!\registerFile_inst|out_readData[0]~4_combout  & ((\registerFile_inst|out_readData[0]~10_combout  & 
// (\registerFile_inst|reg0 [4])) # (!\registerFile_inst|out_readData[0]~10_combout  & ((\registerFile_inst|reg1 [4])))))

	.dataa(\registerFile_inst|out_readData[0]~4_combout ),
	.datab(\registerFile_inst|reg0 [4]),
	.datac(\registerFile_inst|reg1 [4]),
	.datad(\registerFile_inst|out_readData[0]~10_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~111_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~111 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[4]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \registerFile_inst|reg2[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg2[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \registerFile_inst|readData[4]~112 (
// Equation(s):
// \registerFile_inst|readData[4]~112_combout  = (\registerFile_inst|readData[4]~111_combout  & (((\registerFile_inst|reg2 [4]) # (!\registerFile_inst|out_readData[0]~4_combout )))) # (!\registerFile_inst|readData[4]~111_combout  & 
// (\registerFile_inst|readData[4]~110_combout  & ((\registerFile_inst|out_readData[0]~4_combout ))))

	.dataa(\registerFile_inst|readData[4]~110_combout ),
	.datab(\registerFile_inst|readData[4]~111_combout ),
	.datac(\registerFile_inst|reg2 [4]),
	.datad(\registerFile_inst|out_readData[0]~4_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~112_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~112 .lut_mask = 16'hE2CC;
defparam \registerFile_inst|readData[4]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
cycloneive_lcell_comb \registerFile_inst|reg17[4]~feeder (
// Equation(s):
// \registerFile_inst|reg17[4]~feeder_combout  = \registerFile_inst|reg9~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg17[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg17[4]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg17[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N3
dffeas \registerFile_inst|reg17[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg17[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg17 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg17[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg17[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N31
dffeas \registerFile_inst|reg18[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg18 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg18[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg18[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \registerFile_inst|readData[4]~115 (
// Equation(s):
// \registerFile_inst|readData[4]~115_combout  = (\registerFile_inst|out_readData[0]~19_combout  & ((\registerFile_inst|reg17 [4]) # ((\registerFile_inst|out_readData[0]~14_combout )))) # (!\registerFile_inst|out_readData[0]~19_combout  & 
// (((\registerFile_inst|reg18 [4] & !\registerFile_inst|out_readData[0]~14_combout ))))

	.dataa(\registerFile_inst|reg17 [4]),
	.datab(\registerFile_inst|out_readData[0]~19_combout ),
	.datac(\registerFile_inst|reg18 [4]),
	.datad(\registerFile_inst|out_readData[0]~14_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~115_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~115 .lut_mask = 16'hCCB8;
defparam \registerFile_inst|readData[4]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \registerFile_inst|reg23[4]~feeder (
// Equation(s):
// \registerFile_inst|reg23[4]~feeder_combout  = \registerFile_inst|reg9~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~9_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg23[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg23[4]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg23[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N9
dffeas \registerFile_inst|reg23[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg23[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg23 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg23[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg23[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \registerFile_inst|reg20[4]~feeder (
// Equation(s):
// \registerFile_inst|reg20[4]~feeder_combout  = \registerFile_inst|reg9~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~9_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg20[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg20[4]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg20[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \registerFile_inst|reg20[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg20[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg20 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg20[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg20[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N5
dffeas \registerFile_inst|reg21[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg21 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg21[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg21[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
cycloneive_lcell_comb \registerFile_inst|readData[4]~113 (
// Equation(s):
// \registerFile_inst|readData[4]~113_combout  = (\registerFile_inst|out_readData[0]~20_combout  & ((\registerFile_inst|reg20 [4]) # ((\registerFile_inst|out_readData[0]~13_combout )))) # (!\registerFile_inst|out_readData[0]~20_combout  & 
// (((\registerFile_inst|reg21 [4] & !\registerFile_inst|out_readData[0]~13_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~20_combout ),
	.datab(\registerFile_inst|reg20 [4]),
	.datac(\registerFile_inst|reg21 [4]),
	.datad(\registerFile_inst|out_readData[0]~13_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~113_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~113 .lut_mask = 16'hAAD8;
defparam \registerFile_inst|readData[4]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N31
dffeas \registerFile_inst|reg22[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg22 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg22[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg22[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
cycloneive_lcell_comb \registerFile_inst|readData[4]~114 (
// Equation(s):
// \registerFile_inst|readData[4]~114_combout  = (\registerFile_inst|readData[4]~113_combout  & (((\registerFile_inst|reg22 [4]) # (!\registerFile_inst|out_readData[0]~13_combout )))) # (!\registerFile_inst|readData[4]~113_combout  & 
// (\registerFile_inst|reg23 [4] & ((\registerFile_inst|out_readData[0]~13_combout ))))

	.dataa(\registerFile_inst|reg23 [4]),
	.datab(\registerFile_inst|readData[4]~113_combout ),
	.datac(\registerFile_inst|reg22 [4]),
	.datad(\registerFile_inst|out_readData[0]~13_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~114_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~114 .lut_mask = 16'hE2CC;
defparam \registerFile_inst|readData[4]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \registerFile_inst|reg19[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg19 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg19[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg19[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \registerFile_inst|readData[4]~116 (
// Equation(s):
// \registerFile_inst|readData[4]~116_combout  = (\registerFile_inst|readData[4]~115_combout  & (((\registerFile_inst|reg19 [4]) # (!\registerFile_inst|out_readData[0]~14_combout )))) # (!\registerFile_inst|readData[4]~115_combout  & 
// (\registerFile_inst|readData[4]~114_combout  & ((\registerFile_inst|out_readData[0]~14_combout ))))

	.dataa(\registerFile_inst|readData[4]~115_combout ),
	.datab(\registerFile_inst|readData[4]~114_combout ),
	.datac(\registerFile_inst|reg19 [4]),
	.datad(\registerFile_inst|out_readData[0]~14_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~116_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~116 .lut_mask = 16'hE4AA;
defparam \registerFile_inst|readData[4]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N9
dffeas \registerFile_inst|reg15[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg15 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg15[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg15[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \registerFile_inst|readData[4]~117 (
// Equation(s):
// \registerFile_inst|readData[4]~117_combout  = (\registerFile_inst|out_readData[0]~17_combout  & (((\registerFile_inst|reg15 [4]) # (\registerFile_inst|out_readData[0]~18_combout )))) # (!\registerFile_inst|out_readData[0]~17_combout  & 
// (\registerFile_inst|readData[4]~116_combout  & ((!\registerFile_inst|out_readData[0]~18_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~17_combout ),
	.datab(\registerFile_inst|readData[4]~116_combout ),
	.datac(\registerFile_inst|reg15 [4]),
	.datad(\registerFile_inst|out_readData[0]~18_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~117_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~117 .lut_mask = 16'hAAE4;
defparam \registerFile_inst|readData[4]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \registerFile_inst|reg16[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg16 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg16[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg16[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N0
cycloneive_lcell_comb \registerFile_inst|reg25[4]~feeder (
// Equation(s):
// \registerFile_inst|reg25[4]~feeder_combout  = \registerFile_inst|reg9~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~9_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg25[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg25[4]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg25[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N1
dffeas \registerFile_inst|reg25[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg25[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg25 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg25[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg25[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \registerFile_inst|reg26[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg26 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg26[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg26[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \registerFile_inst|readData[4]~120 (
// Equation(s):
// \registerFile_inst|readData[4]~120_combout  = (\registerFile_inst|out_readData[0]~26_combout  & (((\registerFile_inst|out_readData[0]~21_combout )))) # (!\registerFile_inst|out_readData[0]~26_combout  & ((\registerFile_inst|out_readData[0]~21_combout  & 
// (\registerFile_inst|reg25 [4])) # (!\registerFile_inst|out_readData[0]~21_combout  & ((\registerFile_inst|reg26 [4])))))

	.dataa(\registerFile_inst|out_readData[0]~26_combout ),
	.datab(\registerFile_inst|reg25 [4]),
	.datac(\registerFile_inst|reg26 [4]),
	.datad(\registerFile_inst|out_readData[0]~21_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~120_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~120 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[4]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \registerFile_inst|reg27[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg9~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg27 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg27[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg27[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \registerFile_inst|reg30[4]~feeder (
// Equation(s):
// \registerFile_inst|reg30[4]~feeder_combout  = \registerFile_inst|reg9~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg30[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg30[4]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg30[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N7
dffeas \registerFile_inst|reg30[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg30[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg30 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg30[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg30[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \registerFile_inst|reg31[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg31 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg31[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg31[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \registerFile_inst|reg28[4]~feeder (
// Equation(s):
// \registerFile_inst|reg28[4]~feeder_combout  = \registerFile_inst|reg9~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg28[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg28[4]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg28[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N27
dffeas \registerFile_inst|reg28[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg28[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg28 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg28[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg28[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N25
dffeas \registerFile_inst|reg29[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg29 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg29[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg29[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \registerFile_inst|readData[4]~118 (
// Equation(s):
// \registerFile_inst|readData[4]~118_combout  = (\registerFile_inst|out_readData[0]~23_combout  & (((\registerFile_inst|out_readData[0]~24_combout )))) # (!\registerFile_inst|out_readData[0]~23_combout  & ((\registerFile_inst|out_readData[0]~24_combout  & 
// (\registerFile_inst|reg28 [4])) # (!\registerFile_inst|out_readData[0]~24_combout  & ((\registerFile_inst|reg29 [4])))))

	.dataa(\registerFile_inst|reg28 [4]),
	.datab(\registerFile_inst|out_readData[0]~23_combout ),
	.datac(\registerFile_inst|reg29 [4]),
	.datad(\registerFile_inst|out_readData[0]~24_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~118_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~118 .lut_mask = 16'hEE30;
defparam \registerFile_inst|readData[4]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \registerFile_inst|readData[4]~119 (
// Equation(s):
// \registerFile_inst|readData[4]~119_combout  = (\registerFile_inst|out_readData[0]~25_combout  & ((\registerFile_inst|readData[4]~118_combout  & (\registerFile_inst|reg30 [4])) # (!\registerFile_inst|readData[4]~118_combout  & ((\registerFile_inst|reg31 
// [4]))))) # (!\registerFile_inst|out_readData[0]~25_combout  & (((\registerFile_inst|readData[4]~118_combout ))))

	.dataa(\registerFile_inst|reg30 [4]),
	.datab(\registerFile_inst|out_readData[0]~25_combout ),
	.datac(\registerFile_inst|reg31 [4]),
	.datad(\registerFile_inst|readData[4]~118_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~119_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~119 .lut_mask = 16'hBBC0;
defparam \registerFile_inst|readData[4]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \registerFile_inst|readData[4]~121 (
// Equation(s):
// \registerFile_inst|readData[4]~121_combout  = (\registerFile_inst|readData[4]~120_combout  & ((\registerFile_inst|reg27 [4]) # ((!\registerFile_inst|out_readData[0]~26_combout )))) # (!\registerFile_inst|readData[4]~120_combout  & 
// (((\registerFile_inst|out_readData[0]~26_combout  & \registerFile_inst|readData[4]~119_combout ))))

	.dataa(\registerFile_inst|readData[4]~120_combout ),
	.datab(\registerFile_inst|reg27 [4]),
	.datac(\registerFile_inst|out_readData[0]~26_combout ),
	.datad(\registerFile_inst|readData[4]~119_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~121_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~121 .lut_mask = 16'hDA8A;
defparam \registerFile_inst|readData[4]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \registerFile_inst|readData[4]~122 (
// Equation(s):
// \registerFile_inst|readData[4]~122_combout  = (\registerFile_inst|out_readData[0]~18_combout  & ((\registerFile_inst|readData[4]~117_combout  & ((\registerFile_inst|readData[4]~121_combout ))) # (!\registerFile_inst|readData[4]~117_combout  & 
// (\registerFile_inst|reg16 [4])))) # (!\registerFile_inst|out_readData[0]~18_combout  & (\registerFile_inst|readData[4]~117_combout ))

	.dataa(\registerFile_inst|out_readData[0]~18_combout ),
	.datab(\registerFile_inst|readData[4]~117_combout ),
	.datac(\registerFile_inst|reg16 [4]),
	.datad(\registerFile_inst|readData[4]~121_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~122_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~122 .lut_mask = 16'hEC64;
defparam \registerFile_inst|readData[4]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneive_lcell_comb \registerFile_inst|readData[4]~123 (
// Equation(s):
// \registerFile_inst|readData[4]~123_combout  = (\registerFile_inst|out_readData[0]~29_combout  & (((\registerFile_inst|readData[4]~122_combout )) # (!\registerFile_inst|out_readData[0]~28_combout ))) # (!\registerFile_inst|out_readData[0]~29_combout  & 
// (\registerFile_inst|out_readData[0]~28_combout  & (\registerFile_inst|readData[4]~112_combout )))

	.dataa(\registerFile_inst|out_readData[0]~29_combout ),
	.datab(\registerFile_inst|out_readData[0]~28_combout ),
	.datac(\registerFile_inst|readData[4]~112_combout ),
	.datad(\registerFile_inst|readData[4]~122_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~123_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~123 .lut_mask = 16'hEA62;
defparam \registerFile_inst|readData[4]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N1
dffeas \registerFile_inst|reg7[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg7[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg7[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \registerFile_inst|reg8[4]~feeder (
// Equation(s):
// \registerFile_inst|reg8[4]~feeder_combout  = \registerFile_inst|reg9~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg8[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg8[4]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg8[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \registerFile_inst|reg8[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg8[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg8 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg8[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg8[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N9
dffeas \registerFile_inst|reg9[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg9 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg9[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg9[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \registerFile_inst|readData[4]~107 (
// Equation(s):
// \registerFile_inst|readData[4]~107_combout  = (\registerFile_inst|out_readData[0]~3_combout  & (((\registerFile_inst|out_readData[0]~0_combout )))) # (!\registerFile_inst|out_readData[0]~3_combout  & ((\registerFile_inst|out_readData[0]~0_combout  & 
// (\registerFile_inst|reg8 [4])) # (!\registerFile_inst|out_readData[0]~0_combout  & ((\registerFile_inst|reg9 [4])))))

	.dataa(\registerFile_inst|out_readData[0]~3_combout ),
	.datab(\registerFile_inst|reg8 [4]),
	.datac(\registerFile_inst|reg9 [4]),
	.datad(\registerFile_inst|out_readData[0]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~107 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N31
dffeas \registerFile_inst|reg10[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg10 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg10[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg10[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \registerFile_inst|reg13[4]~feeder (
// Equation(s):
// \registerFile_inst|reg13[4]~feeder_combout  = \registerFile_inst|reg9~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~9_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg13[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg13[4]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg13[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N11
dffeas \registerFile_inst|reg13[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg13[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg13 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg13[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg13[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N25
dffeas \registerFile_inst|reg14[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg14 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg14[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg14[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \registerFile_inst|reg11[4]~feeder (
// Equation(s):
// \registerFile_inst|reg11[4]~feeder_combout  = \registerFile_inst|reg9~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg11[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg11[4]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg11[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N25
dffeas \registerFile_inst|reg11[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg11[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg11 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg11[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg11[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N3
dffeas \registerFile_inst|reg12[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg12 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg12[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg12[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N2
cycloneive_lcell_comb \registerFile_inst|readData[4]~105 (
// Equation(s):
// \registerFile_inst|readData[4]~105_combout  = (\registerFile_inst|out_readData[0]~1_combout  & ((\registerFile_inst|reg11 [4]) # ((\registerFile_inst|out_readData[0]~2_combout )))) # (!\registerFile_inst|out_readData[0]~1_combout  & 
// (((\registerFile_inst|reg12 [4] & !\registerFile_inst|out_readData[0]~2_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~1_combout ),
	.datab(\registerFile_inst|reg11 [4]),
	.datac(\registerFile_inst|reg12 [4]),
	.datad(\registerFile_inst|out_readData[0]~2_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~105_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~105 .lut_mask = 16'hAAD8;
defparam \registerFile_inst|readData[4]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N24
cycloneive_lcell_comb \registerFile_inst|readData[4]~106 (
// Equation(s):
// \registerFile_inst|readData[4]~106_combout  = (\registerFile_inst|out_readData[0]~2_combout  & ((\registerFile_inst|readData[4]~105_combout  & (\registerFile_inst|reg13 [4])) # (!\registerFile_inst|readData[4]~105_combout  & ((\registerFile_inst|reg14 
// [4]))))) # (!\registerFile_inst|out_readData[0]~2_combout  & (((\registerFile_inst|readData[4]~105_combout ))))

	.dataa(\registerFile_inst|reg13 [4]),
	.datab(\registerFile_inst|out_readData[0]~2_combout ),
	.datac(\registerFile_inst|reg14 [4]),
	.datad(\registerFile_inst|readData[4]~105_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~106_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~106 .lut_mask = 16'hBBC0;
defparam \registerFile_inst|readData[4]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneive_lcell_comb \registerFile_inst|readData[4]~108 (
// Equation(s):
// \registerFile_inst|readData[4]~108_combout  = (\registerFile_inst|out_readData[0]~3_combout  & ((\registerFile_inst|readData[4]~107_combout  & (\registerFile_inst|reg10 [4])) # (!\registerFile_inst|readData[4]~107_combout  & 
// ((\registerFile_inst|readData[4]~106_combout ))))) # (!\registerFile_inst|out_readData[0]~3_combout  & (\registerFile_inst|readData[4]~107_combout ))

	.dataa(\registerFile_inst|out_readData[0]~3_combout ),
	.datab(\registerFile_inst|readData[4]~107_combout ),
	.datac(\registerFile_inst|reg10 [4]),
	.datad(\registerFile_inst|readData[4]~106_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~108_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~108 .lut_mask = 16'hE6C4;
defparam \registerFile_inst|readData[4]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
cycloneive_lcell_comb \registerFile_inst|readData[4]~124 (
// Equation(s):
// \registerFile_inst|readData[4]~124_combout  = (\registerFile_inst|readData[4]~123_combout  & (((\registerFile_inst|reg7 [4])) # (!\registerFile_inst|out_readData[0]~9_combout ))) # (!\registerFile_inst|readData[4]~123_combout  & 
// (\registerFile_inst|out_readData[0]~9_combout  & ((\registerFile_inst|readData[4]~108_combout ))))

	.dataa(\registerFile_inst|readData[4]~123_combout ),
	.datab(\registerFile_inst|out_readData[0]~9_combout ),
	.datac(\registerFile_inst|reg7 [4]),
	.datad(\registerFile_inst|readData[4]~108_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~124_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~124 .lut_mask = 16'hE6A2;
defparam \registerFile_inst|readData[4]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \registerFile_inst|reg24[4]~feeder (
// Equation(s):
// \registerFile_inst|reg24[4]~feeder_combout  = \registerFile_inst|reg9~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg24[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg24[4]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg24[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N3
dffeas \registerFile_inst|reg24[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg24[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg24 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg24[4] .is_wysiwyg = "true";
defparam \registerFile_inst|reg24[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
cycloneive_lcell_comb \registerFile_inst|readData[4]~125 (
// Equation(s):
// \registerFile_inst|readData[4]~125_combout  = (\registerFile_inst|out_readData[0]~30_combout  & ((\registerFile_inst|reg24 [4]))) # (!\registerFile_inst|out_readData[0]~30_combout  & (\registerFile_inst|readData[4]~124_combout ))

	.dataa(gnd),
	.datab(\registerFile_inst|readData[4]~124_combout ),
	.datac(\registerFile_inst|reg24 [4]),
	.datad(\registerFile_inst|out_readData[0]~30_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[4]~125_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[4]~125 .lut_mask = 16'hF0CC;
defparam \registerFile_inst|readData[4]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N11
dffeas \registerFile_inst|out_readData[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|readData[4]~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[4] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \dataB[5]~input (
	.i(dataB[5]),
	.ibar(gnd),
	.o(\dataB[5]~input_o ));
// synopsys translate_off
defparam \dataB[5]~input .bus_hold = "false";
defparam \dataB[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \decorderInstruction_inst|data[5]~5 (
// Equation(s):
// \decorderInstruction_inst|data[5]~5_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[5]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\dataA[1]~input_o ),
	.datab(\dataA[0]~input_o ),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataB[5]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[5]~5 .lut_mask = 16'h0700;
defparam \decorderInstruction_inst|data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N3
dffeas \decorderInstruction_inst|out_data[5] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[5] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N22
cycloneive_io_ibuf \dataB[14]~input (
	.i(dataB[14]),
	.ibar(gnd),
	.o(\dataB[14]~input_o ));
// synopsys translate_off
defparam \dataB[14]~input .bus_hold = "false";
defparam \dataB[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \decorderInstruction_inst|data[14]~16 (
// Equation(s):
// \decorderInstruction_inst|data[14]~16_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[14]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataA[1]~input_o ),
	.datac(\dataB[14]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[14]~16 .lut_mask = 16'h1050;
defparam \decorderInstruction_inst|data[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \decorderInstruction_inst|out_data[14] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[14]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[14] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneive_io_ibuf \dataB[23]~input (
	.i(dataB[23]),
	.ibar(gnd),
	.o(\dataB[23]~input_o ));
// synopsys translate_off
defparam \dataB[23]~input .bus_hold = "false";
defparam \dataB[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \decorderInstruction_inst|data[23]~17 (
// Equation(s):
// \decorderInstruction_inst|data[23]~17_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[23]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataB[23]~input_o ),
	.datac(\dataA[1]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[23]~17_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[23]~17 .lut_mask = 16'h0444;
defparam \decorderInstruction_inst|data[23]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \decorderInstruction_inst|out_data[23] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[23]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[23] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \registerFile_inst|reg9~6 (
// Equation(s):
// \registerFile_inst|reg9~6_combout  = (!\registerFile_inst|Equal0~0_combout  & ((\registerFile_inst|Equal1~0_combout  & (\decorderInstruction_inst|out_data [14])) # (!\registerFile_inst|Equal1~0_combout  & ((\decorderInstruction_inst|out_data [23])))))

	.dataa(\decorderInstruction_inst|out_data [14]),
	.datab(\registerFile_inst|Equal0~0_combout ),
	.datac(\decorderInstruction_inst|out_data [23]),
	.datad(\registerFile_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~6 .lut_mask = 16'h2230;
defparam \registerFile_inst|reg9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \registerFile_inst|reg9~7 (
// Equation(s):
// \registerFile_inst|reg9~7_combout  = (\controlUnit_inst|selectorAddress~q  & ((\registerFile_inst|reg9~6_combout ) # ((\decorderInstruction_inst|out_data [5] & \registerFile_inst|Equal0~0_combout ))))

	.dataa(\decorderInstruction_inst|out_data [5]),
	.datab(\registerFile_inst|Equal0~0_combout ),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\registerFile_inst|reg9~6_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~7 .lut_mask = 16'hF080;
defparam \registerFile_inst|reg9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \registerFile_inst|reg24[5]~feeder (
// Equation(s):
// \registerFile_inst|reg24[5]~feeder_combout  = \registerFile_inst|reg9~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~7_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg24[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg24[5]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg24[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \registerFile_inst|reg24[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg24[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg24 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg24[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg24[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \registerFile_inst|reg10[5]~feeder (
// Equation(s):
// \registerFile_inst|reg10[5]~feeder_combout  = \registerFile_inst|reg9~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~7_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg10[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg10[5]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg10[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N5
dffeas \registerFile_inst|reg10[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg10[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg10 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg10[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg10[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N3
dffeas \registerFile_inst|reg8[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg8 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg8[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg8[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N23
dffeas \registerFile_inst|reg9[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg9 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg9[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg9[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \registerFile_inst|reg11[5]~feeder (
// Equation(s):
// \registerFile_inst|reg11[5]~feeder_combout  = \registerFile_inst|reg9~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg11[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg11[5]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg11[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N15
dffeas \registerFile_inst|reg11[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg11[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg11 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg11[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg11[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N25
dffeas \registerFile_inst|reg13[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg13 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg13[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg13[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N4
cycloneive_lcell_comb \registerFile_inst|reg14[5]~feeder (
// Equation(s):
// \registerFile_inst|reg14[5]~feeder_combout  = \registerFile_inst|reg9~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg14[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg14[5]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg14[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N5
dffeas \registerFile_inst|reg14[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg14[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg14 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg14[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg14[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N31
dffeas \registerFile_inst|reg12[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg12 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg12[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg12[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N30
cycloneive_lcell_comb \registerFile_inst|readData[5]~84 (
// Equation(s):
// \registerFile_inst|readData[5]~84_combout  = (\registerFile_inst|out_readData[0]~1_combout  & (((\registerFile_inst|out_readData[0]~2_combout )))) # (!\registerFile_inst|out_readData[0]~1_combout  & ((\registerFile_inst|out_readData[0]~2_combout  & 
// (\registerFile_inst|reg14 [5])) # (!\registerFile_inst|out_readData[0]~2_combout  & ((\registerFile_inst|reg12 [5])))))

	.dataa(\registerFile_inst|out_readData[0]~1_combout ),
	.datab(\registerFile_inst|reg14 [5]),
	.datac(\registerFile_inst|reg12 [5]),
	.datad(\registerFile_inst|out_readData[0]~2_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~84_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~84 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[5]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \registerFile_inst|readData[5]~85 (
// Equation(s):
// \registerFile_inst|readData[5]~85_combout  = (\registerFile_inst|out_readData[0]~1_combout  & ((\registerFile_inst|readData[5]~84_combout  & ((\registerFile_inst|reg13 [5]))) # (!\registerFile_inst|readData[5]~84_combout  & (\registerFile_inst|reg11 
// [5])))) # (!\registerFile_inst|out_readData[0]~1_combout  & (((\registerFile_inst|readData[5]~84_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~1_combout ),
	.datab(\registerFile_inst|reg11 [5]),
	.datac(\registerFile_inst|reg13 [5]),
	.datad(\registerFile_inst|readData[5]~84_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~85_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~85 .lut_mask = 16'hF588;
defparam \registerFile_inst|readData[5]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \registerFile_inst|readData[5]~86 (
// Equation(s):
// \registerFile_inst|readData[5]~86_combout  = (\registerFile_inst|out_readData[0]~3_combout  & ((\registerFile_inst|out_readData[0]~0_combout ) # ((\registerFile_inst|readData[5]~85_combout )))) # (!\registerFile_inst|out_readData[0]~3_combout  & 
// (!\registerFile_inst|out_readData[0]~0_combout  & (\registerFile_inst|reg9 [5])))

	.dataa(\registerFile_inst|out_readData[0]~3_combout ),
	.datab(\registerFile_inst|out_readData[0]~0_combout ),
	.datac(\registerFile_inst|reg9 [5]),
	.datad(\registerFile_inst|readData[5]~85_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~86_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~86 .lut_mask = 16'hBA98;
defparam \registerFile_inst|readData[5]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \registerFile_inst|readData[5]~87 (
// Equation(s):
// \registerFile_inst|readData[5]~87_combout  = (\registerFile_inst|out_readData[0]~0_combout  & ((\registerFile_inst|readData[5]~86_combout  & (\registerFile_inst|reg10 [5])) # (!\registerFile_inst|readData[5]~86_combout  & ((\registerFile_inst|reg8 
// [5]))))) # (!\registerFile_inst|out_readData[0]~0_combout  & (((\registerFile_inst|readData[5]~86_combout ))))

	.dataa(\registerFile_inst|reg10 [5]),
	.datab(\registerFile_inst|out_readData[0]~0_combout ),
	.datac(\registerFile_inst|reg8 [5]),
	.datad(\registerFile_inst|readData[5]~86_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~87_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~87 .lut_mask = 16'hBBC0;
defparam \registerFile_inst|readData[5]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N13
dffeas \registerFile_inst|reg7[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg7[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg7[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N6
cycloneive_lcell_comb \registerFile_inst|reg0[5]~feeder (
// Equation(s):
// \registerFile_inst|reg0[5]~feeder_combout  = \registerFile_inst|reg9~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~7_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg0[5]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N7
dffeas \registerFile_inst|reg0[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N21
dffeas \registerFile_inst|reg2[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg2[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N21
dffeas \registerFile_inst|reg4[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg4[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \registerFile_inst|reg6[5]~feeder (
// Equation(s):
// \registerFile_inst|reg6[5]~feeder_combout  = \registerFile_inst|reg9~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg6[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg6[5]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg6[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N15
dffeas \registerFile_inst|reg6[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg6[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg6[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg6[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneive_lcell_comb \registerFile_inst|readData[5]~88 (
// Equation(s):
// \registerFile_inst|readData[5]~88_combout  = (\registerFile_inst|out_readData[0]~11_combout  & (\registerFile_inst|out_readData[0]~5_combout )) # (!\registerFile_inst|out_readData[0]~11_combout  & ((\registerFile_inst|out_readData[0]~5_combout  & 
// ((\registerFile_inst|reg6 [5]))) # (!\registerFile_inst|out_readData[0]~5_combout  & (\registerFile_inst|reg4 [5]))))

	.dataa(\registerFile_inst|out_readData[0]~11_combout ),
	.datab(\registerFile_inst|out_readData[0]~5_combout ),
	.datac(\registerFile_inst|reg4 [5]),
	.datad(\registerFile_inst|reg6 [5]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~88_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~88 .lut_mask = 16'hDC98;
defparam \registerFile_inst|readData[5]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N23
dffeas \registerFile_inst|reg5[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg5[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cycloneive_lcell_comb \registerFile_inst|reg3[5]~feeder (
// Equation(s):
// \registerFile_inst|reg3[5]~feeder_combout  = \registerFile_inst|reg9~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~7_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg3[5]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N15
dffeas \registerFile_inst|reg3[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg3[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneive_lcell_comb \registerFile_inst|readData[5]~89 (
// Equation(s):
// \registerFile_inst|readData[5]~89_combout  = (\registerFile_inst|out_readData[0]~11_combout  & ((\registerFile_inst|readData[5]~88_combout  & (\registerFile_inst|reg5 [5])) # (!\registerFile_inst|readData[5]~88_combout  & ((\registerFile_inst|reg3 
// [5]))))) # (!\registerFile_inst|out_readData[0]~11_combout  & (\registerFile_inst|readData[5]~88_combout ))

	.dataa(\registerFile_inst|out_readData[0]~11_combout ),
	.datab(\registerFile_inst|readData[5]~88_combout ),
	.datac(\registerFile_inst|reg5 [5]),
	.datad(\registerFile_inst|reg3 [5]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~89_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~89 .lut_mask = 16'hE6C4;
defparam \registerFile_inst|readData[5]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N19
dffeas \registerFile_inst|reg1[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg1[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneive_lcell_comb \registerFile_inst|readData[5]~90 (
// Equation(s):
// \registerFile_inst|readData[5]~90_combout  = (\registerFile_inst|out_readData[0]~4_combout  & ((\registerFile_inst|readData[5]~89_combout ) # ((\registerFile_inst|out_readData[0]~10_combout )))) # (!\registerFile_inst|out_readData[0]~4_combout  & 
// (((\registerFile_inst|reg1 [5] & !\registerFile_inst|out_readData[0]~10_combout ))))

	.dataa(\registerFile_inst|readData[5]~89_combout ),
	.datab(\registerFile_inst|out_readData[0]~4_combout ),
	.datac(\registerFile_inst|reg1 [5]),
	.datad(\registerFile_inst|out_readData[0]~10_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~90_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~90 .lut_mask = 16'hCCB8;
defparam \registerFile_inst|readData[5]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
cycloneive_lcell_comb \registerFile_inst|readData[5]~91 (
// Equation(s):
// \registerFile_inst|readData[5]~91_combout  = (\registerFile_inst|out_readData[0]~10_combout  & ((\registerFile_inst|readData[5]~90_combout  & ((\registerFile_inst|reg2 [5]))) # (!\registerFile_inst|readData[5]~90_combout  & (\registerFile_inst|reg0 
// [5])))) # (!\registerFile_inst|out_readData[0]~10_combout  & (((\registerFile_inst|readData[5]~90_combout ))))

	.dataa(\registerFile_inst|reg0 [5]),
	.datab(\registerFile_inst|out_readData[0]~10_combout ),
	.datac(\registerFile_inst|reg2 [5]),
	.datad(\registerFile_inst|readData[5]~90_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~91_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~91 .lut_mask = 16'hF388;
defparam \registerFile_inst|readData[5]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \registerFile_inst|reg27[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg9~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg27 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg27[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg27[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N31
dffeas \registerFile_inst|reg25[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg25 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg25[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg25[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \registerFile_inst|reg26[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg26 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg26[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg26[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \registerFile_inst|reg28[5]~feeder (
// Equation(s):
// \registerFile_inst|reg28[5]~feeder_combout  = \registerFile_inst|reg9~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~7_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg28[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg28[5]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg28[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N31
dffeas \registerFile_inst|reg28[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg28[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg28 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg28[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg28[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \registerFile_inst|reg29[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg29 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg29[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg29[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \registerFile_inst|readData[5]~97 (
// Equation(s):
// \registerFile_inst|readData[5]~97_combout  = (\registerFile_inst|out_readData[0]~23_combout  & (((\registerFile_inst|out_readData[0]~24_combout )))) # (!\registerFile_inst|out_readData[0]~23_combout  & ((\registerFile_inst|out_readData[0]~24_combout  & 
// (\registerFile_inst|reg28 [5])) # (!\registerFile_inst|out_readData[0]~24_combout  & ((\registerFile_inst|reg29 [5])))))

	.dataa(\registerFile_inst|out_readData[0]~23_combout ),
	.datab(\registerFile_inst|reg28 [5]),
	.datac(\registerFile_inst|reg29 [5]),
	.datad(\registerFile_inst|out_readData[0]~24_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~97_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~97 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[5]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \registerFile_inst|reg30[5]~feeder (
// Equation(s):
// \registerFile_inst|reg30[5]~feeder_combout  = \registerFile_inst|reg9~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~7_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg30[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg30[5]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg30[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N3
dffeas \registerFile_inst|reg30[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg30[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg30 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg30[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg30[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \registerFile_inst|reg31[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg31 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg31[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg31[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \registerFile_inst|readData[5]~98 (
// Equation(s):
// \registerFile_inst|readData[5]~98_combout  = (\registerFile_inst|readData[5]~97_combout  & ((\registerFile_inst|reg30 [5]) # ((!\registerFile_inst|out_readData[0]~25_combout )))) # (!\registerFile_inst|readData[5]~97_combout  & (((\registerFile_inst|reg31 
// [5] & \registerFile_inst|out_readData[0]~25_combout ))))

	.dataa(\registerFile_inst|readData[5]~97_combout ),
	.datab(\registerFile_inst|reg30 [5]),
	.datac(\registerFile_inst|reg31 [5]),
	.datad(\registerFile_inst|out_readData[0]~25_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~98_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~98 .lut_mask = 16'hD8AA;
defparam \registerFile_inst|readData[5]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \registerFile_inst|readData[5]~99 (
// Equation(s):
// \registerFile_inst|readData[5]~99_combout  = (\registerFile_inst|out_readData[0]~26_combout  & ((\registerFile_inst|out_readData[0]~21_combout ) # ((\registerFile_inst|readData[5]~98_combout )))) # (!\registerFile_inst|out_readData[0]~26_combout  & 
// (!\registerFile_inst|out_readData[0]~21_combout  & (\registerFile_inst|reg26 [5])))

	.dataa(\registerFile_inst|out_readData[0]~26_combout ),
	.datab(\registerFile_inst|out_readData[0]~21_combout ),
	.datac(\registerFile_inst|reg26 [5]),
	.datad(\registerFile_inst|readData[5]~98_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~99_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~99 .lut_mask = 16'hBA98;
defparam \registerFile_inst|readData[5]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \registerFile_inst|readData[5]~100 (
// Equation(s):
// \registerFile_inst|readData[5]~100_combout  = (\registerFile_inst|out_readData[0]~21_combout  & ((\registerFile_inst|readData[5]~99_combout  & (\registerFile_inst|reg27 [5])) # (!\registerFile_inst|readData[5]~99_combout  & ((\registerFile_inst|reg25 
// [5]))))) # (!\registerFile_inst|out_readData[0]~21_combout  & (((\registerFile_inst|readData[5]~99_combout ))))

	.dataa(\registerFile_inst|reg27 [5]),
	.datab(\registerFile_inst|out_readData[0]~21_combout ),
	.datac(\registerFile_inst|reg25 [5]),
	.datad(\registerFile_inst|readData[5]~99_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~100_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~100 .lut_mask = 16'hBBC0;
defparam \registerFile_inst|readData[5]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \registerFile_inst|reg15[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg15 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg15[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg15[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N17
dffeas \registerFile_inst|reg16[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg16 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg16[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg16[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneive_lcell_comb \registerFile_inst|reg17[5]~feeder (
// Equation(s):
// \registerFile_inst|reg17[5]~feeder_combout  = \registerFile_inst|reg9~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~7_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg17[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg17[5]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg17[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N31
dffeas \registerFile_inst|reg17[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg17[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg17 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg17[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg17[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N11
dffeas \registerFile_inst|reg19[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg19 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg19[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg19[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \registerFile_inst|reg20[5]~feeder (
// Equation(s):
// \registerFile_inst|reg20[5]~feeder_combout  = \registerFile_inst|reg9~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~7_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg20[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg20[5]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg20[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \registerFile_inst|reg20[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg20[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg20 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg20[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg20[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N19
dffeas \registerFile_inst|reg22[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg22 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg22[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg22[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \registerFile_inst|reg23[5]~feeder (
// Equation(s):
// \registerFile_inst|reg23[5]~feeder_combout  = \registerFile_inst|reg9~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~7_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg23[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg23[5]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg23[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N15
dffeas \registerFile_inst|reg23[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg23[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg23 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg23[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg23[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N17
dffeas \registerFile_inst|reg21[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg21 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg21[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg21[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneive_lcell_comb \registerFile_inst|readData[5]~92 (
// Equation(s):
// \registerFile_inst|readData[5]~92_combout  = (\registerFile_inst|out_readData[0]~13_combout  & ((\registerFile_inst|reg23 [5]) # ((\registerFile_inst|out_readData[0]~20_combout )))) # (!\registerFile_inst|out_readData[0]~13_combout  & 
// (((\registerFile_inst|reg21 [5] & !\registerFile_inst|out_readData[0]~20_combout ))))

	.dataa(\registerFile_inst|reg23 [5]),
	.datab(\registerFile_inst|out_readData[0]~13_combout ),
	.datac(\registerFile_inst|reg21 [5]),
	.datad(\registerFile_inst|out_readData[0]~20_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~92_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~92 .lut_mask = 16'hCCB8;
defparam \registerFile_inst|readData[5]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneive_lcell_comb \registerFile_inst|readData[5]~93 (
// Equation(s):
// \registerFile_inst|readData[5]~93_combout  = (\registerFile_inst|out_readData[0]~20_combout  & ((\registerFile_inst|readData[5]~92_combout  & ((\registerFile_inst|reg22 [5]))) # (!\registerFile_inst|readData[5]~92_combout  & (\registerFile_inst|reg20 
// [5])))) # (!\registerFile_inst|out_readData[0]~20_combout  & (((\registerFile_inst|readData[5]~92_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~20_combout ),
	.datab(\registerFile_inst|reg20 [5]),
	.datac(\registerFile_inst|reg22 [5]),
	.datad(\registerFile_inst|readData[5]~92_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~93_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~93 .lut_mask = 16'hF588;
defparam \registerFile_inst|readData[5]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \registerFile_inst|reg18[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg18 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg18[5] .is_wysiwyg = "true";
defparam \registerFile_inst|reg18[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \registerFile_inst|readData[5]~94 (
// Equation(s):
// \registerFile_inst|readData[5]~94_combout  = (\registerFile_inst|out_readData[0]~14_combout  & ((\registerFile_inst|readData[5]~93_combout ) # ((\registerFile_inst|out_readData[0]~19_combout )))) # (!\registerFile_inst|out_readData[0]~14_combout  & 
// (((\registerFile_inst|reg18 [5] & !\registerFile_inst|out_readData[0]~19_combout ))))

	.dataa(\registerFile_inst|readData[5]~93_combout ),
	.datab(\registerFile_inst|out_readData[0]~14_combout ),
	.datac(\registerFile_inst|reg18 [5]),
	.datad(\registerFile_inst|out_readData[0]~19_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~94_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~94 .lut_mask = 16'hCCB8;
defparam \registerFile_inst|readData[5]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
cycloneive_lcell_comb \registerFile_inst|readData[5]~95 (
// Equation(s):
// \registerFile_inst|readData[5]~95_combout  = (\registerFile_inst|out_readData[0]~19_combout  & ((\registerFile_inst|readData[5]~94_combout  & ((\registerFile_inst|reg19 [5]))) # (!\registerFile_inst|readData[5]~94_combout  & (\registerFile_inst|reg17 
// [5])))) # (!\registerFile_inst|out_readData[0]~19_combout  & (((\registerFile_inst|readData[5]~94_combout ))))

	.dataa(\registerFile_inst|reg17 [5]),
	.datab(\registerFile_inst|out_readData[0]~19_combout ),
	.datac(\registerFile_inst|reg19 [5]),
	.datad(\registerFile_inst|readData[5]~94_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~95_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~95 .lut_mask = 16'hF388;
defparam \registerFile_inst|readData[5]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
cycloneive_lcell_comb \registerFile_inst|readData[5]~96 (
// Equation(s):
// \registerFile_inst|readData[5]~96_combout  = (\registerFile_inst|out_readData[0]~18_combout  & ((\registerFile_inst|out_readData[0]~17_combout ) # ((\registerFile_inst|reg16 [5])))) # (!\registerFile_inst|out_readData[0]~18_combout  & 
// (!\registerFile_inst|out_readData[0]~17_combout  & ((\registerFile_inst|readData[5]~95_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~18_combout ),
	.datab(\registerFile_inst|out_readData[0]~17_combout ),
	.datac(\registerFile_inst|reg16 [5]),
	.datad(\registerFile_inst|readData[5]~95_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~96_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~96 .lut_mask = 16'hB9A8;
defparam \registerFile_inst|readData[5]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \registerFile_inst|readData[5]~101 (
// Equation(s):
// \registerFile_inst|readData[5]~101_combout  = (\registerFile_inst|out_readData[0]~17_combout  & ((\registerFile_inst|readData[5]~96_combout  & (\registerFile_inst|readData[5]~100_combout )) # (!\registerFile_inst|readData[5]~96_combout  & 
// ((\registerFile_inst|reg15 [5]))))) # (!\registerFile_inst|out_readData[0]~17_combout  & (((\registerFile_inst|readData[5]~96_combout ))))

	.dataa(\registerFile_inst|readData[5]~100_combout ),
	.datab(\registerFile_inst|out_readData[0]~17_combout ),
	.datac(\registerFile_inst|reg15 [5]),
	.datad(\registerFile_inst|readData[5]~96_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~101_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~101 .lut_mask = 16'hBBC0;
defparam \registerFile_inst|readData[5]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneive_lcell_comb \registerFile_inst|readData[5]~102 (
// Equation(s):
// \registerFile_inst|readData[5]~102_combout  = (\registerFile_inst|out_readData[0]~29_combout  & (((\registerFile_inst|readData[5]~101_combout ) # (!\registerFile_inst|out_readData[0]~28_combout )))) # (!\registerFile_inst|out_readData[0]~29_combout  & 
// (\registerFile_inst|readData[5]~91_combout  & (\registerFile_inst|out_readData[0]~28_combout )))

	.dataa(\registerFile_inst|out_readData[0]~29_combout ),
	.datab(\registerFile_inst|readData[5]~91_combout ),
	.datac(\registerFile_inst|out_readData[0]~28_combout ),
	.datad(\registerFile_inst|readData[5]~101_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~102_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~102 .lut_mask = 16'hEA4A;
defparam \registerFile_inst|readData[5]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneive_lcell_comb \registerFile_inst|readData[5]~103 (
// Equation(s):
// \registerFile_inst|readData[5]~103_combout  = (\registerFile_inst|out_readData[0]~9_combout  & ((\registerFile_inst|readData[5]~102_combout  & ((\registerFile_inst|reg7 [5]))) # (!\registerFile_inst|readData[5]~102_combout  & 
// (\registerFile_inst|readData[5]~87_combout )))) # (!\registerFile_inst|out_readData[0]~9_combout  & (((\registerFile_inst|readData[5]~102_combout ))))

	.dataa(\registerFile_inst|readData[5]~87_combout ),
	.datab(\registerFile_inst|out_readData[0]~9_combout ),
	.datac(\registerFile_inst|reg7 [5]),
	.datad(\registerFile_inst|readData[5]~102_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~103_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~103 .lut_mask = 16'hF388;
defparam \registerFile_inst|readData[5]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cycloneive_lcell_comb \registerFile_inst|readData[5]~104 (
// Equation(s):
// \registerFile_inst|readData[5]~104_combout  = (\registerFile_inst|out_readData[0]~30_combout  & (\registerFile_inst|reg24 [5])) # (!\registerFile_inst|out_readData[0]~30_combout  & ((\registerFile_inst|readData[5]~103_combout )))

	.dataa(\registerFile_inst|reg24 [5]),
	.datab(\registerFile_inst|out_readData[0]~30_combout ),
	.datac(gnd),
	.datad(\registerFile_inst|readData[5]~103_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[5]~104_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[5]~104 .lut_mask = 16'hBB88;
defparam \registerFile_inst|readData[5]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N25
dffeas \registerFile_inst|out_readData[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|readData[5]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[5] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cycloneive_io_ibuf \dataB[11]~input (
	.i(dataB[11]),
	.ibar(gnd),
	.o(\dataB[11]~input_o ));
// synopsys translate_off
defparam \dataB[11]~input .bus_hold = "false";
defparam \dataB[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \decorderInstruction_inst|data[11]~22 (
// Equation(s):
// \decorderInstruction_inst|data[11]~22_combout  = (\dataB[11]~input_o  & (!\decorderInstruction_inst|register[0]~0_combout  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\dataA[1]~input_o ),
	.datab(\dataB[11]~input_o ),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[11]~22 .lut_mask = 16'h040C;
defparam \decorderInstruction_inst|data[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \decorderInstruction_inst|out_data[11] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[11]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[11] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cycloneive_io_ibuf \dataB[20]~input (
	.i(dataB[20]),
	.ibar(gnd),
	.o(\dataB[20]~input_o ));
// synopsys translate_off
defparam \dataB[20]~input .bus_hold = "false";
defparam \dataB[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \decorderInstruction_inst|data[20]~23 (
// Equation(s):
// \decorderInstruction_inst|data[20]~23_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[20]~input_o  & ((!\dataA[1]~input_o ) # (!\dataA[0]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataA[0]~input_o ),
	.datac(\dataA[1]~input_o ),
	.datad(\dataB[20]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[20]~23 .lut_mask = 16'h1500;
defparam \decorderInstruction_inst|data[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \decorderInstruction_inst|out_data[20] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[20]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[20] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \registerFile_inst|reg9~12 (
// Equation(s):
// \registerFile_inst|reg9~12_combout  = (!\registerFile_inst|Equal0~0_combout  & ((\registerFile_inst|Equal1~0_combout  & (\decorderInstruction_inst|out_data [11])) # (!\registerFile_inst|Equal1~0_combout  & ((\decorderInstruction_inst|out_data [20])))))

	.dataa(\decorderInstruction_inst|out_data [11]),
	.datab(\registerFile_inst|Equal1~0_combout ),
	.datac(\decorderInstruction_inst|out_data [20]),
	.datad(\registerFile_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~12 .lut_mask = 16'h00B8;
defparam \registerFile_inst|reg9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N1
cycloneive_io_ibuf \dataB[2]~input (
	.i(dataB[2]),
	.ibar(gnd),
	.o(\dataB[2]~input_o ));
// synopsys translate_off
defparam \dataB[2]~input .bus_hold = "false";
defparam \dataB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \decorderInstruction_inst|data[2]~2 (
// Equation(s):
// \decorderInstruction_inst|data[2]~2_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[2]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataA[1]~input_o ),
	.datac(\dataA[0]~input_o ),
	.datad(\dataB[2]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[2]~2 .lut_mask = 16'h1500;
defparam \decorderInstruction_inst|data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \decorderInstruction_inst|out_data[2] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[2] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \registerFile_inst|reg9~13 (
// Equation(s):
// \registerFile_inst|reg9~13_combout  = (\controlUnit_inst|selectorAddress~q  & ((\registerFile_inst|reg9~12_combout ) # ((\registerFile_inst|Equal0~0_combout  & \decorderInstruction_inst|out_data [2]))))

	.dataa(\registerFile_inst|Equal0~0_combout ),
	.datab(\controlUnit_inst|selectorAddress~q ),
	.datac(\registerFile_inst|reg9~12_combout ),
	.datad(\decorderInstruction_inst|out_data [2]),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~13 .lut_mask = 16'hC8C0;
defparam \registerFile_inst|reg9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \registerFile_inst|reg24[2]~feeder (
// Equation(s):
// \registerFile_inst|reg24[2]~feeder_combout  = \registerFile_inst|reg9~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg24[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg24[2]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg24[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \registerFile_inst|reg24[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg24[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg24 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg24[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg24[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneive_lcell_comb \registerFile_inst|reg17[2]~feeder (
// Equation(s):
// \registerFile_inst|reg17[2]~feeder_combout  = \registerFile_inst|reg9~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg17[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg17[2]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg17[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N17
dffeas \registerFile_inst|reg17[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg17[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg17 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg17[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg17[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N27
dffeas \registerFile_inst|reg18[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg18 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg18[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg18[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \registerFile_inst|readData[2]~157 (
// Equation(s):
// \registerFile_inst|readData[2]~157_combout  = (\registerFile_inst|out_readData[0]~19_combout  & ((\registerFile_inst|reg17 [2]) # ((\registerFile_inst|out_readData[0]~14_combout )))) # (!\registerFile_inst|out_readData[0]~19_combout  & 
// (((\registerFile_inst|reg18 [2] & !\registerFile_inst|out_readData[0]~14_combout ))))

	.dataa(\registerFile_inst|reg17 [2]),
	.datab(\registerFile_inst|out_readData[0]~19_combout ),
	.datac(\registerFile_inst|reg18 [2]),
	.datad(\registerFile_inst|out_readData[0]~14_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~157_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~157 .lut_mask = 16'hCCB8;
defparam \registerFile_inst|readData[2]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \registerFile_inst|reg19[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg19 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg19[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg19[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \registerFile_inst|reg20[2]~feeder (
// Equation(s):
// \registerFile_inst|reg20[2]~feeder_combout  = \registerFile_inst|reg9~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg20[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg20[2]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg20[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N5
dffeas \registerFile_inst|reg20[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg20[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg20 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg20[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg20[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N13
dffeas \registerFile_inst|reg21[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg21 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg21[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg21[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
cycloneive_lcell_comb \registerFile_inst|readData[2]~155 (
// Equation(s):
// \registerFile_inst|readData[2]~155_combout  = (\registerFile_inst|out_readData[0]~13_combout  & (((\registerFile_inst|out_readData[0]~20_combout )))) # (!\registerFile_inst|out_readData[0]~13_combout  & ((\registerFile_inst|out_readData[0]~20_combout  & 
// (\registerFile_inst|reg20 [2])) # (!\registerFile_inst|out_readData[0]~20_combout  & ((\registerFile_inst|reg21 [2])))))

	.dataa(\registerFile_inst|reg20 [2]),
	.datab(\registerFile_inst|out_readData[0]~13_combout ),
	.datac(\registerFile_inst|reg21 [2]),
	.datad(\registerFile_inst|out_readData[0]~20_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~155_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~155 .lut_mask = 16'hEE30;
defparam \registerFile_inst|readData[2]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \registerFile_inst|reg23[2]~feeder (
// Equation(s):
// \registerFile_inst|reg23[2]~feeder_combout  = \registerFile_inst|reg9~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~13_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg23[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg23[2]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg23[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N21
dffeas \registerFile_inst|reg23[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg23[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg23 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg23[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg23[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N7
dffeas \registerFile_inst|reg22[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg22 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg22[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg22[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneive_lcell_comb \registerFile_inst|readData[2]~156 (
// Equation(s):
// \registerFile_inst|readData[2]~156_combout  = (\registerFile_inst|readData[2]~155_combout  & (((\registerFile_inst|reg22 [2]) # (!\registerFile_inst|out_readData[0]~13_combout )))) # (!\registerFile_inst|readData[2]~155_combout  & 
// (\registerFile_inst|reg23 [2] & ((\registerFile_inst|out_readData[0]~13_combout ))))

	.dataa(\registerFile_inst|readData[2]~155_combout ),
	.datab(\registerFile_inst|reg23 [2]),
	.datac(\registerFile_inst|reg22 [2]),
	.datad(\registerFile_inst|out_readData[0]~13_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~156_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~156 .lut_mask = 16'hE4AA;
defparam \registerFile_inst|readData[2]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \registerFile_inst|readData[2]~158 (
// Equation(s):
// \registerFile_inst|readData[2]~158_combout  = (\registerFile_inst|readData[2]~157_combout  & (((\registerFile_inst|reg19 [2])) # (!\registerFile_inst|out_readData[0]~14_combout ))) # (!\registerFile_inst|readData[2]~157_combout  & 
// (\registerFile_inst|out_readData[0]~14_combout  & ((\registerFile_inst|readData[2]~156_combout ))))

	.dataa(\registerFile_inst|readData[2]~157_combout ),
	.datab(\registerFile_inst|out_readData[0]~14_combout ),
	.datac(\registerFile_inst|reg19 [2]),
	.datad(\registerFile_inst|readData[2]~156_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~158_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~158 .lut_mask = 16'hE6A2;
defparam \registerFile_inst|readData[2]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N27
dffeas \registerFile_inst|reg15[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg15 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg15[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg15[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \registerFile_inst|readData[2]~159 (
// Equation(s):
// \registerFile_inst|readData[2]~159_combout  = (\registerFile_inst|out_readData[0]~18_combout  & (((\registerFile_inst|out_readData[0]~17_combout )))) # (!\registerFile_inst|out_readData[0]~18_combout  & ((\registerFile_inst|out_readData[0]~17_combout  & 
// ((\registerFile_inst|reg15 [2]))) # (!\registerFile_inst|out_readData[0]~17_combout  & (\registerFile_inst|readData[2]~158_combout ))))

	.dataa(\registerFile_inst|readData[2]~158_combout ),
	.datab(\registerFile_inst|out_readData[0]~18_combout ),
	.datac(\registerFile_inst|reg15 [2]),
	.datad(\registerFile_inst|out_readData[0]~17_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~159_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~159 .lut_mask = 16'hFC22;
defparam \registerFile_inst|readData[2]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \registerFile_inst|reg27[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg9~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg27 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg27[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg27[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N18
cycloneive_lcell_comb \registerFile_inst|reg25[2]~feeder (
// Equation(s):
// \registerFile_inst|reg25[2]~feeder_combout  = \registerFile_inst|reg9~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg25[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg25[2]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg25[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N19
dffeas \registerFile_inst|reg25[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg25[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg25 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg25[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg25[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N27
dffeas \registerFile_inst|reg26[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg26 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg26[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg26[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \registerFile_inst|readData[2]~162 (
// Equation(s):
// \registerFile_inst|readData[2]~162_combout  = (\registerFile_inst|out_readData[0]~26_combout  & (((\registerFile_inst|out_readData[0]~21_combout )))) # (!\registerFile_inst|out_readData[0]~26_combout  & ((\registerFile_inst|out_readData[0]~21_combout  & 
// (\registerFile_inst|reg25 [2])) # (!\registerFile_inst|out_readData[0]~21_combout  & ((\registerFile_inst|reg26 [2])))))

	.dataa(\registerFile_inst|out_readData[0]~26_combout ),
	.datab(\registerFile_inst|reg25 [2]),
	.datac(\registerFile_inst|reg26 [2]),
	.datad(\registerFile_inst|out_readData[0]~21_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~162_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~162 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[2]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \registerFile_inst|reg30[2]~feeder (
// Equation(s):
// \registerFile_inst|reg30[2]~feeder_combout  = \registerFile_inst|reg9~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg30[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg30[2]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg30[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N21
dffeas \registerFile_inst|reg30[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg30[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg30 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg30[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg30[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N11
dffeas \registerFile_inst|reg31[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg31 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg31[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg31[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \registerFile_inst|reg28[2]~feeder (
// Equation(s):
// \registerFile_inst|reg28[2]~feeder_combout  = \registerFile_inst|reg9~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg28[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg28[2]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg28[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \registerFile_inst|reg28[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg28[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg28 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg28[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg28[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N23
dffeas \registerFile_inst|reg29[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg29 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg29[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg29[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \registerFile_inst|readData[2]~160 (
// Equation(s):
// \registerFile_inst|readData[2]~160_combout  = (\registerFile_inst|out_readData[0]~23_combout  & (((\registerFile_inst|out_readData[0]~24_combout )))) # (!\registerFile_inst|out_readData[0]~23_combout  & ((\registerFile_inst|out_readData[0]~24_combout  & 
// (\registerFile_inst|reg28 [2])) # (!\registerFile_inst|out_readData[0]~24_combout  & ((\registerFile_inst|reg29 [2])))))

	.dataa(\registerFile_inst|out_readData[0]~23_combout ),
	.datab(\registerFile_inst|reg28 [2]),
	.datac(\registerFile_inst|reg29 [2]),
	.datad(\registerFile_inst|out_readData[0]~24_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~160_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~160 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[2]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \registerFile_inst|readData[2]~161 (
// Equation(s):
// \registerFile_inst|readData[2]~161_combout  = (\registerFile_inst|out_readData[0]~25_combout  & ((\registerFile_inst|readData[2]~160_combout  & (\registerFile_inst|reg30 [2])) # (!\registerFile_inst|readData[2]~160_combout  & ((\registerFile_inst|reg31 
// [2]))))) # (!\registerFile_inst|out_readData[0]~25_combout  & (((\registerFile_inst|readData[2]~160_combout ))))

	.dataa(\registerFile_inst|reg30 [2]),
	.datab(\registerFile_inst|out_readData[0]~25_combout ),
	.datac(\registerFile_inst|reg31 [2]),
	.datad(\registerFile_inst|readData[2]~160_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~161_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~161 .lut_mask = 16'hBBC0;
defparam \registerFile_inst|readData[2]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \registerFile_inst|readData[2]~163 (
// Equation(s):
// \registerFile_inst|readData[2]~163_combout  = (\registerFile_inst|out_readData[0]~26_combout  & ((\registerFile_inst|readData[2]~162_combout  & (\registerFile_inst|reg27 [2])) # (!\registerFile_inst|readData[2]~162_combout  & 
// ((\registerFile_inst|readData[2]~161_combout ))))) # (!\registerFile_inst|out_readData[0]~26_combout  & (((\registerFile_inst|readData[2]~162_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~26_combout ),
	.datab(\registerFile_inst|reg27 [2]),
	.datac(\registerFile_inst|readData[2]~162_combout ),
	.datad(\registerFile_inst|readData[2]~161_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~163_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~163 .lut_mask = 16'hDAD0;
defparam \registerFile_inst|readData[2]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \registerFile_inst|reg16[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg16 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg16[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg16[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \registerFile_inst|readData[2]~164 (
// Equation(s):
// \registerFile_inst|readData[2]~164_combout  = (\registerFile_inst|readData[2]~159_combout  & ((\registerFile_inst|readData[2]~163_combout ) # ((!\registerFile_inst|out_readData[0]~18_combout )))) # (!\registerFile_inst|readData[2]~159_combout  & 
// (((\registerFile_inst|reg16 [2] & \registerFile_inst|out_readData[0]~18_combout ))))

	.dataa(\registerFile_inst|readData[2]~159_combout ),
	.datab(\registerFile_inst|readData[2]~163_combout ),
	.datac(\registerFile_inst|reg16 [2]),
	.datad(\registerFile_inst|out_readData[0]~18_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~164_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~164 .lut_mask = 16'hD8AA;
defparam \registerFile_inst|readData[2]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
cycloneive_lcell_comb \registerFile_inst|reg0[2]~feeder (
// Equation(s):
// \registerFile_inst|reg0[2]~feeder_combout  = \registerFile_inst|reg9~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg0[2]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N15
dffeas \registerFile_inst|reg0[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N9
dffeas \registerFile_inst|reg1[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg1[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N8
cycloneive_lcell_comb \registerFile_inst|readData[2]~153 (
// Equation(s):
// \registerFile_inst|readData[2]~153_combout  = (\registerFile_inst|out_readData[0]~4_combout  & (((\registerFile_inst|out_readData[0]~10_combout )))) # (!\registerFile_inst|out_readData[0]~4_combout  & ((\registerFile_inst|out_readData[0]~10_combout  & 
// (\registerFile_inst|reg0 [2])) # (!\registerFile_inst|out_readData[0]~10_combout  & ((\registerFile_inst|reg1 [2])))))

	.dataa(\registerFile_inst|out_readData[0]~4_combout ),
	.datab(\registerFile_inst|reg0 [2]),
	.datac(\registerFile_inst|reg1 [2]),
	.datad(\registerFile_inst|out_readData[0]~10_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~153_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~153 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[2]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N31
dffeas \registerFile_inst|reg2[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg2[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \registerFile_inst|reg5[2]~feeder (
// Equation(s):
// \registerFile_inst|reg5[2]~feeder_combout  = \registerFile_inst|reg9~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~13_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg5[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg5[2]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg5[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \registerFile_inst|reg5[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg5[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg5[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \registerFile_inst|reg3[2]~feeder (
// Equation(s):
// \registerFile_inst|reg3[2]~feeder_combout  = \registerFile_inst|reg9~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~13_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg3[2]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N5
dffeas \registerFile_inst|reg3[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg3[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N23
dffeas \registerFile_inst|reg4[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg4[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \registerFile_inst|readData[2]~151 (
// Equation(s):
// \registerFile_inst|readData[2]~151_combout  = (\registerFile_inst|out_readData[0]~5_combout  & (((\registerFile_inst|out_readData[0]~11_combout )))) # (!\registerFile_inst|out_readData[0]~5_combout  & ((\registerFile_inst|out_readData[0]~11_combout  & 
// (\registerFile_inst|reg3 [2])) # (!\registerFile_inst|out_readData[0]~11_combout  & ((\registerFile_inst|reg4 [2])))))

	.dataa(\registerFile_inst|reg3 [2]),
	.datab(\registerFile_inst|out_readData[0]~5_combout ),
	.datac(\registerFile_inst|reg4 [2]),
	.datad(\registerFile_inst|out_readData[0]~11_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~151_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~151 .lut_mask = 16'hEE30;
defparam \registerFile_inst|readData[2]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N1
dffeas \registerFile_inst|reg6[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg6[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \registerFile_inst|readData[2]~152 (
// Equation(s):
// \registerFile_inst|readData[2]~152_combout  = (\registerFile_inst|readData[2]~151_combout  & ((\registerFile_inst|reg5 [2]) # ((!\registerFile_inst|out_readData[0]~5_combout )))) # (!\registerFile_inst|readData[2]~151_combout  & (((\registerFile_inst|reg6 
// [2] & \registerFile_inst|out_readData[0]~5_combout ))))

	.dataa(\registerFile_inst|reg5 [2]),
	.datab(\registerFile_inst|readData[2]~151_combout ),
	.datac(\registerFile_inst|reg6 [2]),
	.datad(\registerFile_inst|out_readData[0]~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~152_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~152 .lut_mask = 16'hB8CC;
defparam \registerFile_inst|readData[2]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneive_lcell_comb \registerFile_inst|readData[2]~154 (
// Equation(s):
// \registerFile_inst|readData[2]~154_combout  = (\registerFile_inst|readData[2]~153_combout  & (((\registerFile_inst|reg2 [2])) # (!\registerFile_inst|out_readData[0]~4_combout ))) # (!\registerFile_inst|readData[2]~153_combout  & 
// (\registerFile_inst|out_readData[0]~4_combout  & ((\registerFile_inst|readData[2]~152_combout ))))

	.dataa(\registerFile_inst|readData[2]~153_combout ),
	.datab(\registerFile_inst|out_readData[0]~4_combout ),
	.datac(\registerFile_inst|reg2 [2]),
	.datad(\registerFile_inst|readData[2]~152_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~154_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~154 .lut_mask = 16'hE6A2;
defparam \registerFile_inst|readData[2]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneive_lcell_comb \registerFile_inst|readData[2]~165 (
// Equation(s):
// \registerFile_inst|readData[2]~165_combout  = (\registerFile_inst|out_readData[0]~28_combout  & ((\registerFile_inst|out_readData[0]~29_combout  & (\registerFile_inst|readData[2]~164_combout )) # (!\registerFile_inst|out_readData[0]~29_combout  & 
// ((\registerFile_inst|readData[2]~154_combout ))))) # (!\registerFile_inst|out_readData[0]~28_combout  & (((\registerFile_inst|out_readData[0]~29_combout ))))

	.dataa(\registerFile_inst|readData[2]~164_combout ),
	.datab(\registerFile_inst|readData[2]~154_combout ),
	.datac(\registerFile_inst|out_readData[0]~28_combout ),
	.datad(\registerFile_inst|out_readData[0]~29_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~165_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~165 .lut_mask = 16'hAFC0;
defparam \registerFile_inst|readData[2]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N3
dffeas \registerFile_inst|reg7[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg7[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg7[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \registerFile_inst|reg8[2]~feeder (
// Equation(s):
// \registerFile_inst|reg8[2]~feeder_combout  = \registerFile_inst|reg9~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg8[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg8[2]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg8[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \registerFile_inst|reg8[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg8[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg8 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg8[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg8[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N5
dffeas \registerFile_inst|reg9[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg9 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg9[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg9[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_lcell_comb \registerFile_inst|readData[2]~149 (
// Equation(s):
// \registerFile_inst|readData[2]~149_combout  = (\registerFile_inst|out_readData[0]~3_combout  & (((\registerFile_inst|out_readData[0]~0_combout )))) # (!\registerFile_inst|out_readData[0]~3_combout  & ((\registerFile_inst|out_readData[0]~0_combout  & 
// (\registerFile_inst|reg8 [2])) # (!\registerFile_inst|out_readData[0]~0_combout  & ((\registerFile_inst|reg9 [2])))))

	.dataa(\registerFile_inst|out_readData[0]~3_combout ),
	.datab(\registerFile_inst|reg8 [2]),
	.datac(\registerFile_inst|reg9 [2]),
	.datad(\registerFile_inst|out_readData[0]~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~149_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~149 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[2]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N27
dffeas \registerFile_inst|reg10[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg10 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg10[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg10[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \registerFile_inst|reg13[2]~feeder (
// Equation(s):
// \registerFile_inst|reg13[2]~feeder_combout  = \registerFile_inst|reg9~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg13[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg13[2]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg13[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N17
dffeas \registerFile_inst|reg13[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg13[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg13 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg13[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg13[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N17
dffeas \registerFile_inst|reg14[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg14 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg14[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg14[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \registerFile_inst|reg11[2]~feeder (
// Equation(s):
// \registerFile_inst|reg11[2]~feeder_combout  = \registerFile_inst|reg9~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg11[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg11[2]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg11[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N23
dffeas \registerFile_inst|reg11[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg11[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg11 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg11[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg11[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N19
dffeas \registerFile_inst|reg12[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg12 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg12[2] .is_wysiwyg = "true";
defparam \registerFile_inst|reg12[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N18
cycloneive_lcell_comb \registerFile_inst|readData[2]~147 (
// Equation(s):
// \registerFile_inst|readData[2]~147_combout  = (\registerFile_inst|out_readData[0]~1_combout  & ((\registerFile_inst|reg11 [2]) # ((\registerFile_inst|out_readData[0]~2_combout )))) # (!\registerFile_inst|out_readData[0]~1_combout  & 
// (((\registerFile_inst|reg12 [2] & !\registerFile_inst|out_readData[0]~2_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~1_combout ),
	.datab(\registerFile_inst|reg11 [2]),
	.datac(\registerFile_inst|reg12 [2]),
	.datad(\registerFile_inst|out_readData[0]~2_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~147_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~147 .lut_mask = 16'hAAD8;
defparam \registerFile_inst|readData[2]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N16
cycloneive_lcell_comb \registerFile_inst|readData[2]~148 (
// Equation(s):
// \registerFile_inst|readData[2]~148_combout  = (\registerFile_inst|out_readData[0]~2_combout  & ((\registerFile_inst|readData[2]~147_combout  & (\registerFile_inst|reg13 [2])) # (!\registerFile_inst|readData[2]~147_combout  & ((\registerFile_inst|reg14 
// [2]))))) # (!\registerFile_inst|out_readData[0]~2_combout  & (((\registerFile_inst|readData[2]~147_combout ))))

	.dataa(\registerFile_inst|reg13 [2]),
	.datab(\registerFile_inst|out_readData[0]~2_combout ),
	.datac(\registerFile_inst|reg14 [2]),
	.datad(\registerFile_inst|readData[2]~147_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~148_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~148 .lut_mask = 16'hBBC0;
defparam \registerFile_inst|readData[2]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
cycloneive_lcell_comb \registerFile_inst|readData[2]~150 (
// Equation(s):
// \registerFile_inst|readData[2]~150_combout  = (\registerFile_inst|out_readData[0]~3_combout  & ((\registerFile_inst|readData[2]~149_combout  & (\registerFile_inst|reg10 [2])) # (!\registerFile_inst|readData[2]~149_combout  & 
// ((\registerFile_inst|readData[2]~148_combout ))))) # (!\registerFile_inst|out_readData[0]~3_combout  & (\registerFile_inst|readData[2]~149_combout ))

	.dataa(\registerFile_inst|out_readData[0]~3_combout ),
	.datab(\registerFile_inst|readData[2]~149_combout ),
	.datac(\registerFile_inst|reg10 [2]),
	.datad(\registerFile_inst|readData[2]~148_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~150_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~150 .lut_mask = 16'hE6C4;
defparam \registerFile_inst|readData[2]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
cycloneive_lcell_comb \registerFile_inst|readData[2]~166 (
// Equation(s):
// \registerFile_inst|readData[2]~166_combout  = (\registerFile_inst|out_readData[0]~9_combout  & ((\registerFile_inst|readData[2]~165_combout  & (\registerFile_inst|reg7 [2])) # (!\registerFile_inst|readData[2]~165_combout  & 
// ((\registerFile_inst|readData[2]~150_combout ))))) # (!\registerFile_inst|out_readData[0]~9_combout  & (\registerFile_inst|readData[2]~165_combout ))

	.dataa(\registerFile_inst|out_readData[0]~9_combout ),
	.datab(\registerFile_inst|readData[2]~165_combout ),
	.datac(\registerFile_inst|reg7 [2]),
	.datad(\registerFile_inst|readData[2]~150_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~166_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~166 .lut_mask = 16'hE6C4;
defparam \registerFile_inst|readData[2]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
cycloneive_lcell_comb \registerFile_inst|readData[2]~167 (
// Equation(s):
// \registerFile_inst|readData[2]~167_combout  = (\registerFile_inst|out_readData[0]~30_combout  & (\registerFile_inst|reg24 [2])) # (!\registerFile_inst|out_readData[0]~30_combout  & ((\registerFile_inst|readData[2]~166_combout )))

	.dataa(\registerFile_inst|reg24 [2]),
	.datab(\registerFile_inst|readData[2]~166_combout ),
	.datac(gnd),
	.datad(\registerFile_inst|out_readData[0]~30_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[2]~167_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[2]~167 .lut_mask = 16'hAACC;
defparam \registerFile_inst|readData[2]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N23
dffeas \registerFile_inst|out_readData[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|readData[2]~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[2] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cycloneive_io_ibuf \dataB[21]~input (
	.i(dataB[21]),
	.ibar(gnd),
	.o(\dataB[21]~input_o ));
// synopsys translate_off
defparam \dataB[21]~input .bus_hold = "false";
defparam \dataB[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \decorderInstruction_inst|data[21]~21 (
// Equation(s):
// \decorderInstruction_inst|data[21]~21_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[21]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataA[1]~input_o ),
	.datac(\dataB[21]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[21]~21 .lut_mask = 16'h1050;
defparam \decorderInstruction_inst|data[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \decorderInstruction_inst|out_data[21] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[21] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N8
cycloneive_io_ibuf \dataB[12]~input (
	.i(dataB[12]),
	.ibar(gnd),
	.o(\dataB[12]~input_o ));
// synopsys translate_off
defparam \dataB[12]~input .bus_hold = "false";
defparam \dataB[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \decorderInstruction_inst|data[12]~20 (
// Equation(s):
// \decorderInstruction_inst|data[12]~20_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[12]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(\dataA[1]~input_o ),
	.datac(\dataB[12]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[12]~20 .lut_mask = 16'h1050;
defparam \decorderInstruction_inst|data[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \decorderInstruction_inst|out_data[12] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[12]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[12] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneive_lcell_comb \registerFile_inst|reg9~10 (
// Equation(s):
// \registerFile_inst|reg9~10_combout  = (!\registerFile_inst|Equal0~0_combout  & ((\registerFile_inst|Equal1~0_combout  & ((\decorderInstruction_inst|out_data [12]))) # (!\registerFile_inst|Equal1~0_combout  & (\decorderInstruction_inst|out_data [21]))))

	.dataa(\decorderInstruction_inst|out_data [21]),
	.datab(\registerFile_inst|Equal0~0_combout ),
	.datac(\decorderInstruction_inst|out_data [12]),
	.datad(\registerFile_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~10 .lut_mask = 16'h3022;
defparam \registerFile_inst|reg9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \dataB[3]~input (
	.i(dataB[3]),
	.ibar(gnd),
	.o(\dataB[3]~input_o ));
// synopsys translate_off
defparam \dataB[3]~input .bus_hold = "false";
defparam \dataB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \decorderInstruction_inst|data[3]~3 (
// Equation(s):
// \decorderInstruction_inst|data[3]~3_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataB[3]~input_o  & ((!\dataA[0]~input_o ) # (!\dataA[1]~input_o ))))

	.dataa(\dataA[1]~input_o ),
	.datab(\dataA[0]~input_o ),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataB[3]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|data[3]~3 .lut_mask = 16'h0700;
defparam \decorderInstruction_inst|data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \decorderInstruction_inst|out_data[3] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|data[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_data[3] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneive_lcell_comb \registerFile_inst|reg9~11 (
// Equation(s):
// \registerFile_inst|reg9~11_combout  = (\controlUnit_inst|selectorAddress~q  & ((\registerFile_inst|reg9~10_combout ) # ((\registerFile_inst|Equal0~0_combout  & \decorderInstruction_inst|out_data [3]))))

	.dataa(\registerFile_inst|reg9~10_combout ),
	.datab(\registerFile_inst|Equal0~0_combout ),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\decorderInstruction_inst|out_data [3]),
	.cin(gnd),
	.combout(\registerFile_inst|reg9~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg9~11 .lut_mask = 16'hE0A0;
defparam \registerFile_inst|reg9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \registerFile_inst|reg24[3]~feeder (
// Equation(s):
// \registerFile_inst|reg24[3]~feeder_combout  = \registerFile_inst|reg9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg24[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg24[3]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg24[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \registerFile_inst|reg24[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg24[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg24 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg24[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg24[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \registerFile_inst|reg10[3]~feeder (
// Equation(s):
// \registerFile_inst|reg10[3]~feeder_combout  = \registerFile_inst|reg9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~11_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg10[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg10[3]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg10[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N25
dffeas \registerFile_inst|reg10[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg10[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg10 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg10[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg10[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N15
dffeas \registerFile_inst|reg8[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg8 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg8[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg8[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N19
dffeas \registerFile_inst|reg9[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg9 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg9[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg9[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \registerFile_inst|reg11[3]~feeder (
// Equation(s):
// \registerFile_inst|reg11[3]~feeder_combout  = \registerFile_inst|reg9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg11[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg11[3]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg11[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N21
dffeas \registerFile_inst|reg11[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg11[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg11 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg11[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg11[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N23
dffeas \registerFile_inst|reg13[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg13 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg13[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg13[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N28
cycloneive_lcell_comb \registerFile_inst|reg14[3]~feeder (
// Equation(s):
// \registerFile_inst|reg14[3]~feeder_combout  = \registerFile_inst|reg9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg14[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg14[3]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg14[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N29
dffeas \registerFile_inst|reg14[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg14[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg14 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg14[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg14[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N23
dffeas \registerFile_inst|reg12[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg12 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg12[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg12[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N22
cycloneive_lcell_comb \registerFile_inst|readData[3]~126 (
// Equation(s):
// \registerFile_inst|readData[3]~126_combout  = (\registerFile_inst|out_readData[0]~1_combout  & (((\registerFile_inst|out_readData[0]~2_combout )))) # (!\registerFile_inst|out_readData[0]~1_combout  & ((\registerFile_inst|out_readData[0]~2_combout  & 
// (\registerFile_inst|reg14 [3])) # (!\registerFile_inst|out_readData[0]~2_combout  & ((\registerFile_inst|reg12 [3])))))

	.dataa(\registerFile_inst|out_readData[0]~1_combout ),
	.datab(\registerFile_inst|reg14 [3]),
	.datac(\registerFile_inst|reg12 [3]),
	.datad(\registerFile_inst|out_readData[0]~2_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~126_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~126 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[3]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \registerFile_inst|readData[3]~127 (
// Equation(s):
// \registerFile_inst|readData[3]~127_combout  = (\registerFile_inst|out_readData[0]~1_combout  & ((\registerFile_inst|readData[3]~126_combout  & ((\registerFile_inst|reg13 [3]))) # (!\registerFile_inst|readData[3]~126_combout  & (\registerFile_inst|reg11 
// [3])))) # (!\registerFile_inst|out_readData[0]~1_combout  & (((\registerFile_inst|readData[3]~126_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~1_combout ),
	.datab(\registerFile_inst|reg11 [3]),
	.datac(\registerFile_inst|reg13 [3]),
	.datad(\registerFile_inst|readData[3]~126_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~127_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~127 .lut_mask = 16'hF588;
defparam \registerFile_inst|readData[3]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_lcell_comb \registerFile_inst|readData[3]~128 (
// Equation(s):
// \registerFile_inst|readData[3]~128_combout  = (\registerFile_inst|out_readData[0]~3_combout  & ((\registerFile_inst|out_readData[0]~0_combout ) # ((\registerFile_inst|readData[3]~127_combout )))) # (!\registerFile_inst|out_readData[0]~3_combout  & 
// (!\registerFile_inst|out_readData[0]~0_combout  & (\registerFile_inst|reg9 [3])))

	.dataa(\registerFile_inst|out_readData[0]~3_combout ),
	.datab(\registerFile_inst|out_readData[0]~0_combout ),
	.datac(\registerFile_inst|reg9 [3]),
	.datad(\registerFile_inst|readData[3]~127_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~128_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~128 .lut_mask = 16'hBA98;
defparam \registerFile_inst|readData[3]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \registerFile_inst|readData[3]~129 (
// Equation(s):
// \registerFile_inst|readData[3]~129_combout  = (\registerFile_inst|out_readData[0]~0_combout  & ((\registerFile_inst|readData[3]~128_combout  & (\registerFile_inst|reg10 [3])) # (!\registerFile_inst|readData[3]~128_combout  & ((\registerFile_inst|reg8 
// [3]))))) # (!\registerFile_inst|out_readData[0]~0_combout  & (((\registerFile_inst|readData[3]~128_combout ))))

	.dataa(\registerFile_inst|reg10 [3]),
	.datab(\registerFile_inst|out_readData[0]~0_combout ),
	.datac(\registerFile_inst|reg8 [3]),
	.datad(\registerFile_inst|readData[3]~128_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~129_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~129 .lut_mask = 16'hBBC0;
defparam \registerFile_inst|readData[3]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N21
dffeas \registerFile_inst|reg7[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg7[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg7[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \registerFile_inst|reg26[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg26 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg26[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg26[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \registerFile_inst|reg28[3]~feeder (
// Equation(s):
// \registerFile_inst|reg28[3]~feeder_combout  = \registerFile_inst|reg9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg28[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg28[3]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg28[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N5
dffeas \registerFile_inst|reg28[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg28[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg28 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg28[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg28[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \registerFile_inst|reg29[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg29 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg29[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg29[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \registerFile_inst|readData[3]~139 (
// Equation(s):
// \registerFile_inst|readData[3]~139_combout  = (\registerFile_inst|out_readData[0]~23_combout  & (((\registerFile_inst|out_readData[0]~24_combout )))) # (!\registerFile_inst|out_readData[0]~23_combout  & ((\registerFile_inst|out_readData[0]~24_combout  & 
// (\registerFile_inst|reg28 [3])) # (!\registerFile_inst|out_readData[0]~24_combout  & ((\registerFile_inst|reg29 [3])))))

	.dataa(\registerFile_inst|out_readData[0]~23_combout ),
	.datab(\registerFile_inst|reg28 [3]),
	.datac(\registerFile_inst|reg29 [3]),
	.datad(\registerFile_inst|out_readData[0]~24_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~139_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~139 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[3]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \registerFile_inst|reg30[3]~feeder (
// Equation(s):
// \registerFile_inst|reg30[3]~feeder_combout  = \registerFile_inst|reg9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg30[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg30[3]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg30[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N1
dffeas \registerFile_inst|reg30[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg30[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg30 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg30[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg30[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \registerFile_inst|reg31[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg31 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg31[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg31[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \registerFile_inst|readData[3]~140 (
// Equation(s):
// \registerFile_inst|readData[3]~140_combout  = (\registerFile_inst|readData[3]~139_combout  & ((\registerFile_inst|reg30 [3]) # ((!\registerFile_inst|out_readData[0]~25_combout )))) # (!\registerFile_inst|readData[3]~139_combout  & 
// (((\registerFile_inst|reg31 [3] & \registerFile_inst|out_readData[0]~25_combout ))))

	.dataa(\registerFile_inst|readData[3]~139_combout ),
	.datab(\registerFile_inst|reg30 [3]),
	.datac(\registerFile_inst|reg31 [3]),
	.datad(\registerFile_inst|out_readData[0]~25_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~140_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~140 .lut_mask = 16'hD8AA;
defparam \registerFile_inst|readData[3]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \registerFile_inst|readData[3]~141 (
// Equation(s):
// \registerFile_inst|readData[3]~141_combout  = (\registerFile_inst|out_readData[0]~26_combout  & ((\registerFile_inst|out_readData[0]~21_combout ) # ((\registerFile_inst|readData[3]~140_combout )))) # (!\registerFile_inst|out_readData[0]~26_combout  & 
// (!\registerFile_inst|out_readData[0]~21_combout  & (\registerFile_inst|reg26 [3])))

	.dataa(\registerFile_inst|out_readData[0]~26_combout ),
	.datab(\registerFile_inst|out_readData[0]~21_combout ),
	.datac(\registerFile_inst|reg26 [3]),
	.datad(\registerFile_inst|readData[3]~140_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~141_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~141 .lut_mask = 16'hBA98;
defparam \registerFile_inst|readData[3]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N3
dffeas \registerFile_inst|reg27[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg9~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg27 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg27[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg27[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N17
dffeas \registerFile_inst|reg25[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg25 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg25[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg25[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneive_lcell_comb \registerFile_inst|readData[3]~142 (
// Equation(s):
// \registerFile_inst|readData[3]~142_combout  = (\registerFile_inst|readData[3]~141_combout  & ((\registerFile_inst|reg27 [3]) # ((!\registerFile_inst|out_readData[0]~21_combout )))) # (!\registerFile_inst|readData[3]~141_combout  & 
// (((\registerFile_inst|reg25 [3] & \registerFile_inst|out_readData[0]~21_combout ))))

	.dataa(\registerFile_inst|readData[3]~141_combout ),
	.datab(\registerFile_inst|reg27 [3]),
	.datac(\registerFile_inst|reg25 [3]),
	.datad(\registerFile_inst|out_readData[0]~21_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~142_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~142 .lut_mask = 16'hD8AA;
defparam \registerFile_inst|readData[3]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \registerFile_inst|reg15[3]~feeder (
// Equation(s):
// \registerFile_inst|reg15[3]~feeder_combout  = \registerFile_inst|reg9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg15[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg15[3]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg15[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \registerFile_inst|reg15[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg15[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg15 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg15[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg15[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N15
dffeas \registerFile_inst|reg16[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg16 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg16[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg16[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \registerFile_inst|reg17[3]~feeder (
// Equation(s):
// \registerFile_inst|reg17[3]~feeder_combout  = \registerFile_inst|reg9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg17[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg17[3]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg17[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N5
dffeas \registerFile_inst|reg17[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg17[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg17 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg17[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg17[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N7
dffeas \registerFile_inst|reg19[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg19 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg19[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg19[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N29
dffeas \registerFile_inst|reg18[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg18 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg18[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg18[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \registerFile_inst|reg20[3]~feeder (
// Equation(s):
// \registerFile_inst|reg20[3]~feeder_combout  = \registerFile_inst|reg9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg20[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg20[3]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg20[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \registerFile_inst|reg20[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg20[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg20 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg20[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg20[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \registerFile_inst|reg23[3]~feeder (
// Equation(s):
// \registerFile_inst|reg23[3]~feeder_combout  = \registerFile_inst|reg9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~11_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg23[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg23[3]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg23[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N3
dffeas \registerFile_inst|reg23[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg23[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg23 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg23[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg23[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N1
dffeas \registerFile_inst|reg21[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg21 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg21[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg21[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
cycloneive_lcell_comb \registerFile_inst|readData[3]~134 (
// Equation(s):
// \registerFile_inst|readData[3]~134_combout  = (\registerFile_inst|out_readData[0]~13_combout  & ((\registerFile_inst|reg23 [3]) # ((\registerFile_inst|out_readData[0]~20_combout )))) # (!\registerFile_inst|out_readData[0]~13_combout  & 
// (((\registerFile_inst|reg21 [3] & !\registerFile_inst|out_readData[0]~20_combout ))))

	.dataa(\registerFile_inst|reg23 [3]),
	.datab(\registerFile_inst|out_readData[0]~13_combout ),
	.datac(\registerFile_inst|reg21 [3]),
	.datad(\registerFile_inst|out_readData[0]~20_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~134_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~134 .lut_mask = 16'hCCB8;
defparam \registerFile_inst|readData[3]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N11
dffeas \registerFile_inst|reg22[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg22 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg22[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg22[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneive_lcell_comb \registerFile_inst|readData[3]~135 (
// Equation(s):
// \registerFile_inst|readData[3]~135_combout  = (\registerFile_inst|readData[3]~134_combout  & (((\registerFile_inst|reg22 [3]) # (!\registerFile_inst|out_readData[0]~20_combout )))) # (!\registerFile_inst|readData[3]~134_combout  & 
// (\registerFile_inst|reg20 [3] & ((\registerFile_inst|out_readData[0]~20_combout ))))

	.dataa(\registerFile_inst|reg20 [3]),
	.datab(\registerFile_inst|readData[3]~134_combout ),
	.datac(\registerFile_inst|reg22 [3]),
	.datad(\registerFile_inst|out_readData[0]~20_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~135_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~135 .lut_mask = 16'hE2CC;
defparam \registerFile_inst|readData[3]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \registerFile_inst|readData[3]~136 (
// Equation(s):
// \registerFile_inst|readData[3]~136_combout  = (\registerFile_inst|out_readData[0]~14_combout  & ((\registerFile_inst|out_readData[0]~19_combout ) # ((\registerFile_inst|readData[3]~135_combout )))) # (!\registerFile_inst|out_readData[0]~14_combout  & 
// (!\registerFile_inst|out_readData[0]~19_combout  & (\registerFile_inst|reg18 [3])))

	.dataa(\registerFile_inst|out_readData[0]~14_combout ),
	.datab(\registerFile_inst|out_readData[0]~19_combout ),
	.datac(\registerFile_inst|reg18 [3]),
	.datad(\registerFile_inst|readData[3]~135_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~136_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~136 .lut_mask = 16'hBA98;
defparam \registerFile_inst|readData[3]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \registerFile_inst|readData[3]~137 (
// Equation(s):
// \registerFile_inst|readData[3]~137_combout  = (\registerFile_inst|out_readData[0]~19_combout  & ((\registerFile_inst|readData[3]~136_combout  & ((\registerFile_inst|reg19 [3]))) # (!\registerFile_inst|readData[3]~136_combout  & (\registerFile_inst|reg17 
// [3])))) # (!\registerFile_inst|out_readData[0]~19_combout  & (((\registerFile_inst|readData[3]~136_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~19_combout ),
	.datab(\registerFile_inst|reg17 [3]),
	.datac(\registerFile_inst|reg19 [3]),
	.datad(\registerFile_inst|readData[3]~136_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~137_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~137 .lut_mask = 16'hF588;
defparam \registerFile_inst|readData[3]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \registerFile_inst|readData[3]~138 (
// Equation(s):
// \registerFile_inst|readData[3]~138_combout  = (\registerFile_inst|out_readData[0]~17_combout  & (\registerFile_inst|out_readData[0]~18_combout )) # (!\registerFile_inst|out_readData[0]~17_combout  & ((\registerFile_inst|out_readData[0]~18_combout  & 
// (\registerFile_inst|reg16 [3])) # (!\registerFile_inst|out_readData[0]~18_combout  & ((\registerFile_inst|readData[3]~137_combout )))))

	.dataa(\registerFile_inst|out_readData[0]~17_combout ),
	.datab(\registerFile_inst|out_readData[0]~18_combout ),
	.datac(\registerFile_inst|reg16 [3]),
	.datad(\registerFile_inst|readData[3]~137_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~138_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~138 .lut_mask = 16'hD9C8;
defparam \registerFile_inst|readData[3]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
cycloneive_lcell_comb \registerFile_inst|readData[3]~143 (
// Equation(s):
// \registerFile_inst|readData[3]~143_combout  = (\registerFile_inst|out_readData[0]~17_combout  & ((\registerFile_inst|readData[3]~138_combout  & (\registerFile_inst|readData[3]~142_combout )) # (!\registerFile_inst|readData[3]~138_combout  & 
// ((\registerFile_inst|reg15 [3]))))) # (!\registerFile_inst|out_readData[0]~17_combout  & (((\registerFile_inst|readData[3]~138_combout ))))

	.dataa(\registerFile_inst|readData[3]~142_combout ),
	.datab(\registerFile_inst|reg15 [3]),
	.datac(\registerFile_inst|out_readData[0]~17_combout ),
	.datad(\registerFile_inst|readData[3]~138_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~143_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~143 .lut_mask = 16'hAFC0;
defparam \registerFile_inst|readData[3]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \registerFile_inst|reg0[3]~feeder (
// Equation(s):
// \registerFile_inst|reg0[3]~feeder_combout  = \registerFile_inst|reg9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg0[3]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N3
dffeas \registerFile_inst|reg0[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg0[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \registerFile_inst|reg2[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg2[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \registerFile_inst|reg6[3]~feeder (
// Equation(s):
// \registerFile_inst|reg6[3]~feeder_combout  = \registerFile_inst|reg9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile_inst|reg9~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile_inst|reg6[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg6[3]~feeder .lut_mask = 16'hF0F0;
defparam \registerFile_inst|reg6[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N29
dffeas \registerFile_inst|reg6[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg6[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg6[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg6[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N25
dffeas \registerFile_inst|reg4[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg4[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneive_lcell_comb \registerFile_inst|readData[3]~130 (
// Equation(s):
// \registerFile_inst|readData[3]~130_combout  = (\registerFile_inst|out_readData[0]~11_combout  & (((\registerFile_inst|out_readData[0]~5_combout )))) # (!\registerFile_inst|out_readData[0]~11_combout  & ((\registerFile_inst|out_readData[0]~5_combout  & 
// (\registerFile_inst|reg6 [3])) # (!\registerFile_inst|out_readData[0]~5_combout  & ((\registerFile_inst|reg4 [3])))))

	.dataa(\registerFile_inst|out_readData[0]~11_combout ),
	.datab(\registerFile_inst|reg6 [3]),
	.datac(\registerFile_inst|reg4 [3]),
	.datad(\registerFile_inst|out_readData[0]~5_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~130_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~130 .lut_mask = 16'hEE50;
defparam \registerFile_inst|readData[3]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N11
dffeas \registerFile_inst|reg5[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg5[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneive_lcell_comb \registerFile_inst|reg3[3]~feeder (
// Equation(s):
// \registerFile_inst|reg3[3]~feeder_combout  = \registerFile_inst|reg9~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile_inst|reg9~11_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|reg3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|reg3[3]~feeder .lut_mask = 16'hFF00;
defparam \registerFile_inst|reg3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N3
dffeas \registerFile_inst|reg3[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|reg3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile_inst|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg3[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneive_lcell_comb \registerFile_inst|readData[3]~131 (
// Equation(s):
// \registerFile_inst|readData[3]~131_combout  = (\registerFile_inst|out_readData[0]~11_combout  & ((\registerFile_inst|readData[3]~130_combout  & (\registerFile_inst|reg5 [3])) # (!\registerFile_inst|readData[3]~130_combout  & ((\registerFile_inst|reg3 
// [3]))))) # (!\registerFile_inst|out_readData[0]~11_combout  & (\registerFile_inst|readData[3]~130_combout ))

	.dataa(\registerFile_inst|out_readData[0]~11_combout ),
	.datab(\registerFile_inst|readData[3]~130_combout ),
	.datac(\registerFile_inst|reg5 [3]),
	.datad(\registerFile_inst|reg3 [3]),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~131_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~131 .lut_mask = 16'hE6C4;
defparam \registerFile_inst|readData[3]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N21
dffeas \registerFile_inst|reg1[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|reg9~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile_inst|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|reg1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|reg1[3] .is_wysiwyg = "true";
defparam \registerFile_inst|reg1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N20
cycloneive_lcell_comb \registerFile_inst|readData[3]~132 (
// Equation(s):
// \registerFile_inst|readData[3]~132_combout  = (\registerFile_inst|out_readData[0]~4_combout  & ((\registerFile_inst|readData[3]~131_combout ) # ((\registerFile_inst|out_readData[0]~10_combout )))) # (!\registerFile_inst|out_readData[0]~4_combout  & 
// (((\registerFile_inst|reg1 [3] & !\registerFile_inst|out_readData[0]~10_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~4_combout ),
	.datab(\registerFile_inst|readData[3]~131_combout ),
	.datac(\registerFile_inst|reg1 [3]),
	.datad(\registerFile_inst|out_readData[0]~10_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~132_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~132 .lut_mask = 16'hAAD8;
defparam \registerFile_inst|readData[3]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \registerFile_inst|readData[3]~133 (
// Equation(s):
// \registerFile_inst|readData[3]~133_combout  = (\registerFile_inst|out_readData[0]~10_combout  & ((\registerFile_inst|readData[3]~132_combout  & ((\registerFile_inst|reg2 [3]))) # (!\registerFile_inst|readData[3]~132_combout  & (\registerFile_inst|reg0 
// [3])))) # (!\registerFile_inst|out_readData[0]~10_combout  & (((\registerFile_inst|readData[3]~132_combout ))))

	.dataa(\registerFile_inst|reg0 [3]),
	.datab(\registerFile_inst|out_readData[0]~10_combout ),
	.datac(\registerFile_inst|reg2 [3]),
	.datad(\registerFile_inst|readData[3]~132_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~133_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~133 .lut_mask = 16'hF388;
defparam \registerFile_inst|readData[3]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
cycloneive_lcell_comb \registerFile_inst|readData[3]~144 (
// Equation(s):
// \registerFile_inst|readData[3]~144_combout  = (\registerFile_inst|out_readData[0]~29_combout  & (((\registerFile_inst|readData[3]~143_combout )) # (!\registerFile_inst|out_readData[0]~28_combout ))) # (!\registerFile_inst|out_readData[0]~29_combout  & 
// (\registerFile_inst|out_readData[0]~28_combout  & ((\registerFile_inst|readData[3]~133_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~29_combout ),
	.datab(\registerFile_inst|out_readData[0]~28_combout ),
	.datac(\registerFile_inst|readData[3]~143_combout ),
	.datad(\registerFile_inst|readData[3]~133_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~144_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~144 .lut_mask = 16'hE6A2;
defparam \registerFile_inst|readData[3]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
cycloneive_lcell_comb \registerFile_inst|readData[3]~145 (
// Equation(s):
// \registerFile_inst|readData[3]~145_combout  = (\registerFile_inst|out_readData[0]~9_combout  & ((\registerFile_inst|readData[3]~144_combout  & ((\registerFile_inst|reg7 [3]))) # (!\registerFile_inst|readData[3]~144_combout  & 
// (\registerFile_inst|readData[3]~129_combout )))) # (!\registerFile_inst|out_readData[0]~9_combout  & (((\registerFile_inst|readData[3]~144_combout ))))

	.dataa(\registerFile_inst|out_readData[0]~9_combout ),
	.datab(\registerFile_inst|readData[3]~129_combout ),
	.datac(\registerFile_inst|reg7 [3]),
	.datad(\registerFile_inst|readData[3]~144_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~145_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~145 .lut_mask = 16'hF588;
defparam \registerFile_inst|readData[3]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneive_lcell_comb \registerFile_inst|readData[3]~146 (
// Equation(s):
// \registerFile_inst|readData[3]~146_combout  = (\registerFile_inst|out_readData[0]~30_combout  & (\registerFile_inst|reg24 [3])) # (!\registerFile_inst|out_readData[0]~30_combout  & ((\registerFile_inst|readData[3]~145_combout )))

	.dataa(gnd),
	.datab(\registerFile_inst|out_readData[0]~30_combout ),
	.datac(\registerFile_inst|reg24 [3]),
	.datad(\registerFile_inst|readData[3]~145_combout ),
	.cin(gnd),
	.combout(\registerFile_inst|readData[3]~146_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile_inst|readData[3]~146 .lut_mask = 16'hF3C0;
defparam \registerFile_inst|readData[3]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N29
dffeas \registerFile_inst|out_readData[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile_inst|readData[3]~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile_inst|out_readData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile_inst|out_readData[3] .is_wysiwyg = "true";
defparam \registerFile_inst|out_readData[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Equal0~1 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Equal0~1_combout  = (!\registerFile_inst|out_readData [4] & (!\registerFile_inst|out_readData [5] & (!\registerFile_inst|out_readData [2] & !\registerFile_inst|out_readData [3])))

	.dataa(\registerFile_inst|out_readData [4]),
	.datab(\registerFile_inst|out_readData [5]),
	.datac(\registerFile_inst|out_readData [2]),
	.datad(\registerFile_inst|out_readData [3]),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \full_print_module_inst|printModule_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Equal0~2 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Equal0~2_combout  = (\full_print_module_inst|printModule_inst|Equal0~0_combout  & (!\registerFile_inst|out_readData [1] & (\registerFile_inst|out_readData [0] & 
// \full_print_module_inst|printModule_inst|Equal0~1_combout )))

	.dataa(\full_print_module_inst|printModule_inst|Equal0~0_combout ),
	.datab(\registerFile_inst|out_readData [1]),
	.datac(\registerFile_inst|out_readData [0]),
	.datad(\full_print_module_inst|printModule_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Equal0~2 .lut_mask = 16'h2000;
defparam \full_print_module_inst|printModule_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|next.AGUARDO~0 (
// Equation(s):
// \full_print_module_inst|printModule_inst|next.AGUARDO~0_combout  = (\full_print_module_inst|printModule_inst|Equal0~2_combout  & \full_print_module_inst|printModule_inst|state.PROCESSA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|Equal0~2_combout ),
	.datad(\full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|next.AGUARDO~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|next.AGUARDO~0 .lut_mask = 16'hF000;
defparam \full_print_module_inst|printModule_inst|next.AGUARDO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N31
dffeas \full_print_module_inst|printModule_inst|state.AGUARDO (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|next.AGUARDO~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|state.AGUARDO .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|state.AGUARDO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Selector35~0 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Selector35~0_combout  = (\full_print_module_inst|printModule_inst|state.AGUARDO~q ) # ((\full_print_module_inst|printModule_inst|state.AGUARDO_2~q ) # ((\full_print_module_inst|printModule_inst|state.SPRITE~q  & 
// !\full_print_module_inst|sprite_line_counter_inst|out_count_finished~q )))

	.dataa(\full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.datab(\full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.datac(\full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_count_finished~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Selector35~0 .lut_mask = 16'hFAFE;
defparam \full_print_module_inst|printModule_inst|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Selector35~1 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Selector35~1_combout  = (\full_print_module_inst|printModule_inst|out_sprite_on~q  & ((\full_print_module_inst|printModule_inst|Selector35~0_combout ) # ((\full_print_module_inst|printModule_inst|state.PROCESSA~q 
// )))) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q  & (((!\full_print_module_inst|printModule_inst|Equal0~2_combout  & \full_print_module_inst|printModule_inst|state.PROCESSA~q ))))

	.dataa(\full_print_module_inst|printModule_inst|Selector35~0_combout ),
	.datab(\full_print_module_inst|printModule_inst|Equal0~2_combout ),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datad(\full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Selector35~1 .lut_mask = 16'hF3A0;
defparam \full_print_module_inst|printModule_inst|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N17
dffeas \full_print_module_inst|printModule_inst|out_sprite_on (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\full_print_module_inst|printModule_inst|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_on .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_on .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \full_print_module_inst|printModule_inst|Selector1~0 (
// Equation(s):
// \full_print_module_inst|printModule_inst|Selector1~0_combout  = (!\full_print_module_inst|printModule_inst|Equal0~2_combout  & \full_print_module_inst|printModule_inst|state.PROCESSA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|Equal0~2_combout ),
	.datad(\full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|Selector1~0 .lut_mask = 16'h0F00;
defparam \full_print_module_inst|printModule_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N17
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [6]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[6] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N29
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [4]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[4] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N25
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [7]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[7] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N7
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [5]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[5] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N24
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][9]~0 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][9]~0_combout  = \full_print_module_inst|printModule_inst|out_sprite_datas [6] $ (((\full_print_module_inst|printModule_inst|out_sprite_datas [4] & 
// (\full_print_module_inst|printModule_inst|out_sprite_datas [7] & !\full_print_module_inst|printModule_inst|out_sprite_datas [5])) # (!\full_print_module_inst|printModule_inst|out_sprite_datas [4] & 
// ((\full_print_module_inst|printModule_inst|out_sprite_datas [5])))))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [6]),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [4]),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_datas [7]),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_datas [5]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][9]~0 .lut_mask = 16'h996A;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N11
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [3]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[3] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N5
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[0] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N27
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [1]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[1] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N9
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [2]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[2] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N26
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][12]~2 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][12]~2_combout  = (\full_print_module_inst|printModule_inst|out_sprite_datas [3] & ((\full_print_module_inst|printModule_inst|out_sprite_datas [2]) # 
// ((\full_print_module_inst|printModule_inst|out_sprite_datas [0] & \full_print_module_inst|printModule_inst|out_sprite_datas [1]))))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [3]),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_datas [1]),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_datas [2]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][12]~2 .lut_mask = 16'hAA80;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N28
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][8]~1 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][8]~1_combout  = \full_print_module_inst|printModule_inst|out_sprite_datas [5] $ (((!\full_print_module_inst|printModule_inst|out_sprite_datas [7] & 
// \full_print_module_inst|printModule_inst|out_sprite_datas [4])))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [7]),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [5]),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_datas [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][8]~1 .lut_mask = 16'h9C9C;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N30
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][11]~4 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][11]~4_combout  = (\full_print_module_inst|printModule_inst|out_sprite_datas [3] & (!\full_print_module_inst|printModule_inst|out_sprite_datas [2] & 
// ((!\full_print_module_inst|printModule_inst|out_sprite_datas [1]) # (!\full_print_module_inst|printModule_inst|out_sprite_datas [0])))) # (!\full_print_module_inst|printModule_inst|out_sprite_datas [3] & 
// (((\full_print_module_inst|printModule_inst|out_sprite_datas [2] & \full_print_module_inst|printModule_inst|out_sprite_datas [1]))))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [3]),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_datas [2]),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_datas [1]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][11]~4 .lut_mask = 16'h520A;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N10
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][7]~3 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][7]~3_combout  = \full_print_module_inst|printModule_inst|out_sprite_datas [7] $ (\full_print_module_inst|printModule_inst|out_sprite_datas [4])

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [7]),
	.datac(gnd),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_datas [4]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][7]~3 .lut_mask = 16'h33CC;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N8
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][10]~5 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][10]~5_combout  = (\full_print_module_inst|printModule_inst|out_sprite_datas [2] & ((\full_print_module_inst|printModule_inst|out_sprite_datas [3] & 
// ((\full_print_module_inst|printModule_inst|out_sprite_datas [0]) # (\full_print_module_inst|printModule_inst|out_sprite_datas [1]))) # (!\full_print_module_inst|printModule_inst|out_sprite_datas [3] & 
// ((!\full_print_module_inst|printModule_inst|out_sprite_datas [1]))))) # (!\full_print_module_inst|printModule_inst|out_sprite_datas [2] & (\full_print_module_inst|printModule_inst|out_sprite_datas [3] $ 
// (((\full_print_module_inst|printModule_inst|out_sprite_datas [0] & \full_print_module_inst|printModule_inst|out_sprite_datas [1])))))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [3]),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_datas [2]),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_datas [1]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][10]~5 .lut_mask = 16'hA6DA;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N4
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][9]~6 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][9]~6_combout  = \full_print_module_inst|printModule_inst|out_sprite_datas [2] $ (((\full_print_module_inst|printModule_inst|out_sprite_datas [0] & 
// (\full_print_module_inst|printModule_inst|out_sprite_datas [3] & !\full_print_module_inst|printModule_inst|out_sprite_datas [1])) # (!\full_print_module_inst|printModule_inst|out_sprite_datas [0] & 
// ((\full_print_module_inst|printModule_inst|out_sprite_datas [1])))))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [3]),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [2]),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_datas [1]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][9]~6 .lut_mask = 16'hC36C;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N6
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][8]~7 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][8]~7_combout  = \full_print_module_inst|printModule_inst|out_sprite_datas [1] $ (((!\full_print_module_inst|printModule_inst|out_sprite_datas [3] & 
// \full_print_module_inst|printModule_inst|out_sprite_datas [0])))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [3]),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.datac(gnd),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_datas [1]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][8]~7 .lut_mask = 16'hBB44;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N12
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][8]~7_combout  & 
// (\full_print_module_inst|printModule_inst|out_sprite_datas [4] $ (VCC))) # (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][8]~7_combout  & (\full_print_module_inst|printModule_inst|out_sprite_datas [4] & VCC))
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][8]~7_combout  & 
// \full_print_module_inst|printModule_inst|out_sprite_datas [4]))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][8]~7_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N14
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\full_print_module_inst|printModule_inst|out_sprite_datas [5] & 
// ((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][9]~6_combout  & (\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][9]~6_combout  & (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # 
// (!\full_print_module_inst|printModule_inst|out_sprite_datas [5] & ((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][9]~6_combout  & 
// (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][9]~6_combout  & 
// ((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\full_print_module_inst|printModule_inst|out_sprite_datas [5] & 
// (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][9]~6_combout  & !\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\full_print_module_inst|printModule_inst|out_sprite_datas [5] & ((!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # 
// (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][9]~6_combout ))))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [5]),
	.datab(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N16
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][10]~5_combout  $ 
// (\full_print_module_inst|printModule_inst|out_sprite_datas [6] $ (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][10]~5_combout  & 
// ((\full_print_module_inst|printModule_inst|out_sprite_datas [6]) # (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][10]~5_combout  & (\full_print_module_inst|printModule_inst|out_sprite_datas [6] & 
// !\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][10]~5_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N18
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][11]~4_combout  & 
// ((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][7]~3_combout  & (\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][7]~3_combout  & (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # 
// (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][11]~4_combout  & ((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][7]~3_combout  & 
// (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][7]~3_combout  & 
// ((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][11]~4_combout  & 
// (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][7]~3_combout  & !\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][11]~4_combout  & ((!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # 
// (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][7]~3_combout ))))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][11]~4_combout ),
	.datab(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][7]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N20
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][12]~2_combout  $ 
// (\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][8]~1_combout  $ (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][12]~2_combout  & 
// ((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][8]~1_combout ) # (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][12]~2_combout  & (\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][8]~1_combout  & 
// !\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][12]~2_combout ),
	.datab(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][8]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N22
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  $ 
// (\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][9]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[1][9]~0_combout ),
	.cin(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h0FF0;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y11_N1
dffeas \full_print_module_inst|printModule_inst|out_sprite_datas[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile_inst|out_readData [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|printModule_inst|out_sprite_datas [8]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[8] .is_wysiwyg = "true";
defparam \full_print_module_inst|printModule_inst|out_sprite_datas[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N0
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & 
// (\full_print_module_inst|printModule_inst|out_sprite_datas [8] $ (VCC))) # (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\full_print_module_inst|printModule_inst|out_sprite_datas [8] & 
// VCC))
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & 
// \full_print_module_inst|printModule_inst|out_sprite_datas [8]))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N2
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  $ 
// (\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cin(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h0FF0;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N4
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][7]~8 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][7]~8_combout  = \full_print_module_inst|printModule_inst|out_sprite_datas [0] $ (\full_print_module_inst|printModule_inst|out_sprite_datas [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_datas [3]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][7]~8 .lut_mask = 16'h0FF0;
defparam \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N8
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|out_memory_address[4]~10 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[4]~10_combout  = (\full_print_module_inst|sprite_line_counter_inst|state [4] & (\full_print_module_inst|printModule_inst|out_sprite_datas [0] $ (VCC))) # 
// (!\full_print_module_inst|sprite_line_counter_inst|state [4] & (\full_print_module_inst|printModule_inst|out_sprite_datas [0] & VCC))
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[4]~11  = CARRY((\full_print_module_inst|sprite_line_counter_inst|state [4] & \full_print_module_inst|printModule_inst|out_sprite_datas [0]))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|state [4]),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[4]~10_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[4]~11 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[4]~10 .lut_mask = 16'h6688;
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N10
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|out_memory_address[5]~12 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[5]~12_combout  = (\full_print_module_inst|printModule_inst|out_sprite_datas [1] & (!\full_print_module_inst|sprite_line_counter_inst|out_memory_address[4]~11 )) # 
// (!\full_print_module_inst|printModule_inst|out_sprite_datas [1] & ((\full_print_module_inst|sprite_line_counter_inst|out_memory_address[4]~11 ) # (GND)))
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[5]~13  = CARRY((!\full_print_module_inst|sprite_line_counter_inst|out_memory_address[4]~11 ) # (!\full_print_module_inst|printModule_inst|out_sprite_datas [1]))

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_datas [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[4]~11 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[5]~12_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[5]~13 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[5]~12 .lut_mask = 16'h5A5F;
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[5]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N12
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|out_memory_address[6]~14 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[6]~14_combout  = (\full_print_module_inst|printModule_inst|out_sprite_datas [2] & (\full_print_module_inst|sprite_line_counter_inst|out_memory_address[5]~13  $ (GND))) # 
// (!\full_print_module_inst|printModule_inst|out_sprite_datas [2] & (!\full_print_module_inst|sprite_line_counter_inst|out_memory_address[5]~13  & VCC))
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[6]~15  = CARRY((\full_print_module_inst|printModule_inst|out_sprite_datas [2] & !\full_print_module_inst|sprite_line_counter_inst|out_memory_address[5]~13 ))

	.dataa(gnd),
	.datab(\full_print_module_inst|printModule_inst|out_sprite_datas [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[5]~13 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[6]~14_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[6]~15 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[6]~14 .lut_mask = 16'hC30C;
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[6]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N14
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|out_memory_address[7]~16 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[7]~16_combout  = (\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][7]~8_combout  & (!\full_print_module_inst|sprite_line_counter_inst|out_memory_address[6]~15 )) 
// # (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][7]~8_combout  & ((\full_print_module_inst|sprite_line_counter_inst|out_memory_address[6]~15 ) # (GND)))
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[7]~17  = CARRY((!\full_print_module_inst|sprite_line_counter_inst|out_memory_address[6]~15 ) # (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][7]~8_combout ))

	.dataa(gnd),
	.datab(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[6]~15 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[7]~16_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[7]~17 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[7]~16 .lut_mask = 16'h3C3F;
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[7]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N16
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|out_memory_address[8]~18 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[8]~18_combout  = (\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & 
// (\full_print_module_inst|sprite_line_counter_inst|out_memory_address[7]~17  $ (GND))) # (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & 
// (!\full_print_module_inst|sprite_line_counter_inst|out_memory_address[7]~17  & VCC))
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[8]~19  = CARRY((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & 
// !\full_print_module_inst|sprite_line_counter_inst|out_memory_address[7]~17 ))

	.dataa(gnd),
	.datab(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[7]~17 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[8]~18_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[8]~19 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[8]~18 .lut_mask = 16'hC30C;
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[8]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N18
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|out_memory_address[9]~20 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[9]~20_combout  = (\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & 
// (!\full_print_module_inst|sprite_line_counter_inst|out_memory_address[8]~19 )) # (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & 
// ((\full_print_module_inst|sprite_line_counter_inst|out_memory_address[8]~19 ) # (GND)))
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[9]~21  = CARRY((!\full_print_module_inst|sprite_line_counter_inst|out_memory_address[8]~19 ) # 
// (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[8]~19 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[9]~20_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[9]~21 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[9]~20 .lut_mask = 16'h3C3F;
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[9]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N20
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|out_memory_address[10]~22 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[10]~22_combout  = (\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & 
// (\full_print_module_inst|sprite_line_counter_inst|out_memory_address[9]~21  $ (GND))) # (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & 
// (!\full_print_module_inst|sprite_line_counter_inst|out_memory_address[9]~21  & VCC))
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[10]~23  = CARRY((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & 
// !\full_print_module_inst|sprite_line_counter_inst|out_memory_address[9]~21 ))

	.dataa(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[9]~21 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[10]~22_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[10]~23 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[10]~22 .lut_mask = 16'hA50A;
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[10]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N22
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|out_memory_address[11]~24 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[11]~24_combout  = (\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & 
// (!\full_print_module_inst|sprite_line_counter_inst|out_memory_address[10]~23 )) # (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & 
// ((\full_print_module_inst|sprite_line_counter_inst|out_memory_address[10]~23 ) # (GND)))
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[11]~25  = CARRY((!\full_print_module_inst|sprite_line_counter_inst|out_memory_address[10]~23 ) # 
// (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[10]~23 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[11]~24_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[11]~25 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[11]~24 .lut_mask = 16'h3C3F;
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[11]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N24
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|out_memory_address[12]~26 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[12]~26_combout  = (\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & 
// (\full_print_module_inst|sprite_line_counter_inst|out_memory_address[11]~25  $ (GND))) # (!\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & 
// (!\full_print_module_inst|sprite_line_counter_inst|out_memory_address[11]~25  & VCC))
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[12]~27  = CARRY((\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & 
// !\full_print_module_inst|sprite_line_counter_inst|out_memory_address[11]~25 ))

	.dataa(gnd),
	.datab(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[11]~25 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[12]~26_combout ),
	.cout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[12]~27 ));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[12]~26 .lut_mask = 16'hC30C;
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[12]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N26
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|out_memory_address[13]~28 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|out_memory_address[13]~28_combout  = \full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  $ 
// (\full_print_module_inst|sprite_line_counter_inst|out_memory_address[12]~27 )

	.dataa(gnd),
	.datab(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[12]~27 ),
	.combout(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[13]~28 .lut_mask = 16'h3C3C;
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[13]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N30
cycloneive_lcell_comb \VGA_sync_inst|Equal0~1 (
// Equation(s):
// \VGA_sync_inst|Equal0~1_combout  = (!\VGA_sync_inst|pixel_x [4] & (!\VGA_sync_inst|pixel_x [8] & (!\VGA_sync_inst|pixel_x [5] & !\VGA_sync_inst|pixel_x [6])))

	.dataa(\VGA_sync_inst|pixel_x [4]),
	.datab(\VGA_sync_inst|pixel_x [8]),
	.datac(\VGA_sync_inst|pixel_x [5]),
	.datad(\VGA_sync_inst|pixel_x [6]),
	.cin(gnd),
	.combout(\VGA_sync_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \VGA_sync_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Equal0~0 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Equal0~0_combout  = (!\VGA_sync_inst|pixel_x [2] & (!\VGA_sync_inst|pixel_x [9] & (!\VGA_sync_inst|pixel_x [3] & !\VGA_sync_inst|pixel_x [7])))

	.dataa(\VGA_sync_inst|pixel_x [2]),
	.datab(\VGA_sync_inst|pixel_x [9]),
	.datac(\VGA_sync_inst|pixel_x [3]),
	.datad(\VGA_sync_inst|pixel_x [7]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \full_print_module_inst|sprite_line_counter_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N24
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|Equal0~1 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout  = (!\VGA_sync_inst|pixel_x [0] & (!\VGA_sync_inst|pixel_x [1] & (\VGA_sync_inst|Equal0~1_combout  & \full_print_module_inst|sprite_line_counter_inst|Equal0~0_combout )))

	.dataa(\VGA_sync_inst|pixel_x [0]),
	.datab(\VGA_sync_inst|pixel_x [1]),
	.datac(\VGA_sync_inst|Equal0~1_combout ),
	.datad(\full_print_module_inst|sprite_line_counter_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|Equal0~1 .lut_mask = 16'h1000;
defparam \full_print_module_inst|sprite_line_counter_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N27
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[13] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[13]~28_combout ),
	.asdata(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[13] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[13]~0 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[13]~0_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [13]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [13]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[13]~0 .lut_mask = 16'hFF55;
defparam \full_print_module_inst|multiplexador_inst|out[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N9
dffeas \full_print_module_inst|memory_address[13] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[13] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
cycloneive_io_ibuf \dataA[13]~input (
	.i(dataA[13]),
	.ibar(gnd),
	.o(\dataA[13]~input_o ));
// synopsys translate_off
defparam \dataA[13]~input .bus_hold = "false";
defparam \dataA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \decorderInstruction_inst|register[13]~1 (
// Equation(s):
// \decorderInstruction_inst|register[13]~1_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataA[13]~input_o  & \dataA[0]~input_o ))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(gnd),
	.datac(\dataA[13]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[13]~1 .lut_mask = 16'h5000;
defparam \decorderInstruction_inst|register[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N17
dffeas \decorderInstruction_inst|out_register[13] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|register[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[13] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \multiplexador_inst|out[13]~0 (
// Equation(s):
// \multiplexador_inst|out[13]~0_combout  = (\controlUnit_inst|selectorAddress~q  & (\full_print_module_inst|memory_address [13])) # (!\controlUnit_inst|selectorAddress~q  & ((\decorderInstruction_inst|out_register [13])))

	.dataa(gnd),
	.datab(\full_print_module_inst|memory_address [13]),
	.datac(\decorderInstruction_inst|out_register [13]),
	.datad(\controlUnit_inst|selectorAddress~q ),
	.cin(gnd),
	.combout(\multiplexador_inst|out[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst|out[13]~0 .lut_mask = 16'hCCF0;
defparam \multiplexador_inst|out[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneive_lcell_comb \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \multiplexador_inst|out[13]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplexador_inst|out[13]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hF0F0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N17
dffeas \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneive_lcell_comb \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N27
dffeas \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneive_lcell_comb \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node[0] (
// Equation(s):
// \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [0] = (\controlUnit_inst|memory_wr~q  & ((\controlUnit_inst|selectorAddress~q  & ((!\full_print_module_inst|memory_address [13]))) # (!\controlUnit_inst|selectorAddress~q  
// & (!\decorderInstruction_inst|out_register [13]))))

	.dataa(\controlUnit_inst|selectorAddress~q ),
	.datab(\decorderInstruction_inst|out_register [13]),
	.datac(\controlUnit_inst|memory_wr~q ),
	.datad(\full_print_module_inst|memory_address [13]),
	.cin(gnd),
	.combout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node[0] .lut_mask = 16'h10B0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \demultiplexador_inst_data|out1[0]~0 (
// Equation(s):
// \demultiplexador_inst_data|out1[0]~0_combout  = (\decorderInstruction_inst|out_data [0] & !\controlUnit_inst|selectorAddress~q )

	.dataa(\decorderInstruction_inst|out_data [0]),
	.datab(\controlUnit_inst|selectorAddress~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\demultiplexador_inst_data|out1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \demultiplexador_inst_data|out1[0]~0 .lut_mask = 16'h2222;
defparam \demultiplexador_inst_data|out1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N8
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[0]~0 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[0]~0_combout  = (!\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout  & \full_print_module_inst|sprite_line_counter_inst|state [0])

	.dataa(\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [0]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[0]~0 .lut_mask = 16'h5500;
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N9
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[0] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N10
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[0]~1 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[0]~1_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [0]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [0]),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[0]~1 .lut_mask = 16'hF0FF;
defparam \full_print_module_inst|multiplexador_inst|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N11
dffeas \full_print_module_inst|memory_address[0] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[0] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \multiplexador_inst|out[0]~1 (
// Equation(s):
// \multiplexador_inst|out[0]~1_combout  = (\controlUnit_inst|selectorAddress~q  & ((\full_print_module_inst|memory_address [0]))) # (!\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [0]))

	.dataa(\decorderInstruction_inst|out_register [0]),
	.datab(gnd),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\full_print_module_inst|memory_address [0]),
	.cin(gnd),
	.combout(\multiplexador_inst|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst|out[0]~1 .lut_mask = 16'hFA0A;
defparam \multiplexador_inst|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N10
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[1]~1 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[1]~1_combout  = (!\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout  & \full_print_module_inst|sprite_line_counter_inst|state [1])

	.dataa(\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [1]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[1]~1 .lut_mask = 16'h5500;
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N11
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[1] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N4
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[1]~2 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[1]~2_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [1]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [1]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[1]~2 .lut_mask = 16'hFF55;
defparam \full_print_module_inst|multiplexador_inst|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N5
dffeas \full_print_module_inst|memory_address[1] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[1] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \multiplexador_inst|out[1]~2 (
// Equation(s):
// \multiplexador_inst|out[1]~2_combout  = (\controlUnit_inst|selectorAddress~q  & ((\full_print_module_inst|memory_address [1]))) # (!\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [1]))

	.dataa(\decorderInstruction_inst|out_register [1]),
	.datab(\full_print_module_inst|memory_address [1]),
	.datac(gnd),
	.datad(\controlUnit_inst|selectorAddress~q ),
	.cin(gnd),
	.combout(\multiplexador_inst|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst|out[1]~2 .lut_mask = 16'hCCAA;
defparam \multiplexador_inst|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N0
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[2]~2 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[2]~2_combout  = (!\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout  & \full_print_module_inst|sprite_line_counter_inst|state [2])

	.dataa(\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|state [2]),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[2]~2 .lut_mask = 16'h5500;
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N1
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[2] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N6
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[2]~3 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[2]~3_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [2]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [2]),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[2]~3 .lut_mask = 16'hF0FF;
defparam \full_print_module_inst|multiplexador_inst|out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N7
dffeas \full_print_module_inst|memory_address[2] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[2] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \multiplexador_inst|out[2]~3 (
// Equation(s):
// \multiplexador_inst|out[2]~3_combout  = (\controlUnit_inst|selectorAddress~q  & ((\full_print_module_inst|memory_address [2]))) # (!\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [2]))

	.dataa(gnd),
	.datab(\decorderInstruction_inst|out_register [2]),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\full_print_module_inst|memory_address [2]),
	.cin(gnd),
	.combout(\multiplexador_inst|out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst|out[2]~3 .lut_mask = 16'hFC0C;
defparam \multiplexador_inst|out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N4
cycloneive_lcell_comb \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[3]~3 (
// Equation(s):
// \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[3]~3_combout  = (!\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout  & \full_print_module_inst|sprite_line_counter_inst|state [3])

	.dataa(\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ),
	.datab(gnd),
	.datac(\full_print_module_inst|sprite_line_counter_inst|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[3]~3 .lut_mask = 16'h5050;
defparam \full_print_module_inst|sprite_line_counter_inst|aux_memory_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N5
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|aux_memory_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[3] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N16
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[3]~4 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[3]~4_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [3]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [3]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[3]~4 .lut_mask = 16'hFF55;
defparam \full_print_module_inst|multiplexador_inst|out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N17
dffeas \full_print_module_inst|memory_address[3] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[3] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \multiplexador_inst|out[3]~4 (
// Equation(s):
// \multiplexador_inst|out[3]~4_combout  = (\controlUnit_inst|selectorAddress~q  & ((\full_print_module_inst|memory_address [3]))) # (!\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [3]))

	.dataa(\decorderInstruction_inst|out_register [3]),
	.datab(gnd),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\full_print_module_inst|memory_address [3]),
	.cin(gnd),
	.combout(\multiplexador_inst|out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst|out[3]~4 .lut_mask = 16'hFA0A;
defparam \multiplexador_inst|out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N9
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[4]~10_combout ),
	.asdata(\full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[4] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N2
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[4]~5 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[4]~5_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [4]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [4]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[4]~5 .lut_mask = 16'hFF55;
defparam \full_print_module_inst|multiplexador_inst|out[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N3
dffeas \full_print_module_inst|memory_address[4] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[4] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \multiplexador_inst|out[4]~5 (
// Equation(s):
// \multiplexador_inst|out[4]~5_combout  = (\controlUnit_inst|selectorAddress~q  & ((\full_print_module_inst|memory_address [4]))) # (!\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [4]))

	.dataa(\decorderInstruction_inst|out_register [4]),
	.datab(gnd),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\full_print_module_inst|memory_address [4]),
	.cin(gnd),
	.combout(\multiplexador_inst|out[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst|out[4]~5 .lut_mask = 16'hFA0A;
defparam \multiplexador_inst|out[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \decorderInstruction_inst|register[5]~7 (
// Equation(s):
// \decorderInstruction_inst|register[5]~7_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataA[5]~input_o  & \dataA[0]~input_o ))

	.dataa(\decorderInstruction_inst|register[0]~0_combout ),
	.datab(gnd),
	.datac(\dataA[5]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[5]~7 .lut_mask = 16'h5000;
defparam \decorderInstruction_inst|register[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N15
dffeas \decorderInstruction_inst|out_register[5] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|register[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[5] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N11
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[5]~12_combout ),
	.asdata(\full_print_module_inst|printModule_inst|out_sprite_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[5] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N20
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[5]~6 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[5]~6_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [5]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [5]),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[5]~6 .lut_mask = 16'hF0FF;
defparam \full_print_module_inst|multiplexador_inst|out[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N21
dffeas \full_print_module_inst|memory_address[5] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[5] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneive_lcell_comb \multiplexador_inst|out[5]~6 (
// Equation(s):
// \multiplexador_inst|out[5]~6_combout  = (\controlUnit_inst|selectorAddress~q  & ((\full_print_module_inst|memory_address [5]))) # (!\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [5]))

	.dataa(\decorderInstruction_inst|out_register [5]),
	.datab(gnd),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\full_print_module_inst|memory_address [5]),
	.cin(gnd),
	.combout(\multiplexador_inst|out[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst|out[5]~6 .lut_mask = 16'hFA0A;
defparam \multiplexador_inst|out[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \decorderInstruction_inst|register[6]~8 (
// Equation(s):
// \decorderInstruction_inst|register[6]~8_combout  = (\dataA[6]~input_o  & (!\decorderInstruction_inst|register[0]~0_combout  & \dataA[0]~input_o ))

	.dataa(\dataA[6]~input_o ),
	.datab(gnd),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[6]~8 .lut_mask = 16'h0A00;
defparam \decorderInstruction_inst|register[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \decorderInstruction_inst|out_register[6] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|register[6]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[6] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N13
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[6]~14_combout ),
	.asdata(\full_print_module_inst|printModule_inst|out_sprite_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[6] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[6]~7 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[6]~7_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [6]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [6]),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[6]~7 .lut_mask = 16'hF0FF;
defparam \full_print_module_inst|multiplexador_inst|out[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N15
dffeas \full_print_module_inst|memory_address[6] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[6] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \multiplexador_inst|out[6]~7 (
// Equation(s):
// \multiplexador_inst|out[6]~7_combout  = (\controlUnit_inst|selectorAddress~q  & ((\full_print_module_inst|memory_address [6]))) # (!\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [6]))

	.dataa(\decorderInstruction_inst|out_register [6]),
	.datab(gnd),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\full_print_module_inst|memory_address [6]),
	.cin(gnd),
	.combout(\multiplexador_inst|out[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst|out[6]~7 .lut_mask = 16'hFA0A;
defparam \multiplexador_inst|out[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \decorderInstruction_inst|register[7]~9 (
// Equation(s):
// \decorderInstruction_inst|register[7]~9_combout  = (\dataA[7]~input_o  & (!\decorderInstruction_inst|register[0]~0_combout  & \dataA[0]~input_o ))

	.dataa(\dataA[7]~input_o ),
	.datab(gnd),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[7]~9 .lut_mask = 16'h0A00;
defparam \decorderInstruction_inst|register[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \decorderInstruction_inst|out_register[7] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|register[7]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[7] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N15
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[7]~16_combout ),
	.asdata(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|romout[0][7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[7] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N0
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[7]~8 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[7]~8_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [7]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [7]),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[7]~8 .lut_mask = 16'hF0FF;
defparam \full_print_module_inst|multiplexador_inst|out[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N1
dffeas \full_print_module_inst|memory_address[7] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[7] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneive_lcell_comb \multiplexador_inst|out[7]~8 (
// Equation(s):
// \multiplexador_inst|out[7]~8_combout  = (\controlUnit_inst|selectorAddress~q  & ((\full_print_module_inst|memory_address [7]))) # (!\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [7]))

	.dataa(gnd),
	.datab(\decorderInstruction_inst|out_register [7]),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\full_print_module_inst|memory_address [7]),
	.cin(gnd),
	.combout(\multiplexador_inst|out[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst|out[7]~8 .lut_mask = 16'hFC0C;
defparam \multiplexador_inst|out[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \decorderInstruction_inst|register[8]~10 (
// Equation(s):
// \decorderInstruction_inst|register[8]~10_combout  = (\dataA[0]~input_o  & (!\decorderInstruction_inst|register[0]~0_combout  & \dataA[8]~input_o ))

	.dataa(gnd),
	.datab(\dataA[0]~input_o ),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[8]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[8]~10 .lut_mask = 16'h0C00;
defparam \decorderInstruction_inst|register[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \decorderInstruction_inst|out_register[8] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|register[8]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[8] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N17
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[8]~18_combout ),
	.asdata(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[8] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N18
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[8]~9 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[8]~9_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [8]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [8]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[8]~9 .lut_mask = 16'hFF55;
defparam \full_print_module_inst|multiplexador_inst|out[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N19
dffeas \full_print_module_inst|memory_address[8] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[8]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[8] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \multiplexador_inst|out[8]~9 (
// Equation(s):
// \multiplexador_inst|out[8]~9_combout  = (\controlUnit_inst|selectorAddress~q  & ((\full_print_module_inst|memory_address [8]))) # (!\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [8]))

	.dataa(gnd),
	.datab(\decorderInstruction_inst|out_register [8]),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\full_print_module_inst|memory_address [8]),
	.cin(gnd),
	.combout(\multiplexador_inst|out[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst|out[8]~9 .lut_mask = 16'hFC0C;
defparam \multiplexador_inst|out[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N22
cycloneive_io_ibuf \dataA[9]~input (
	.i(dataA[9]),
	.ibar(gnd),
	.o(\dataA[9]~input_o ));
// synopsys translate_off
defparam \dataA[9]~input .bus_hold = "false";
defparam \dataA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \decorderInstruction_inst|register[9]~11 (
// Equation(s):
// \decorderInstruction_inst|register[9]~11_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataA[9]~input_o  & \dataA[0]~input_o ))

	.dataa(gnd),
	.datab(\decorderInstruction_inst|register[0]~0_combout ),
	.datac(\dataA[9]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[9]~11 .lut_mask = 16'h3000;
defparam \decorderInstruction_inst|register[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N25
dffeas \decorderInstruction_inst|out_register[9] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|register[9]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[9] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N19
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[9]~20_combout ),
	.asdata(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[9] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N28
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[9]~10 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[9]~10_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [9]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [9]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[9]~10 .lut_mask = 16'hFF55;
defparam \full_print_module_inst|multiplexador_inst|out[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N29
dffeas \full_print_module_inst|memory_address[9] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[9]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[9] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \multiplexador_inst|out[9]~10 (
// Equation(s):
// \multiplexador_inst|out[9]~10_combout  = (\controlUnit_inst|selectorAddress~q  & ((\full_print_module_inst|memory_address [9]))) # (!\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [9]))

	.dataa(gnd),
	.datab(\decorderInstruction_inst|out_register [9]),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\full_print_module_inst|memory_address [9]),
	.cin(gnd),
	.combout(\multiplexador_inst|out[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst|out[9]~10 .lut_mask = 16'hFC0C;
defparam \multiplexador_inst|out[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N1
cycloneive_io_ibuf \dataA[10]~input (
	.i(dataA[10]),
	.ibar(gnd),
	.o(\dataA[10]~input_o ));
// synopsys translate_off
defparam \dataA[10]~input .bus_hold = "false";
defparam \dataA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \decorderInstruction_inst|register[10]~12 (
// Equation(s):
// \decorderInstruction_inst|register[10]~12_combout  = (\dataA[0]~input_o  & (!\decorderInstruction_inst|register[0]~0_combout  & \dataA[10]~input_o ))

	.dataa(gnd),
	.datab(\dataA[0]~input_o ),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[10]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[10]~12 .lut_mask = 16'h0C00;
defparam \decorderInstruction_inst|register[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N13
dffeas \decorderInstruction_inst|out_register[10] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|register[10]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[10] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N21
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[10] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[10]~22_combout ),
	.asdata(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[10] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N18
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[10]~11 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[10]~11_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [10]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [10]),
	.datad(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[10]~11 .lut_mask = 16'hF0FF;
defparam \full_print_module_inst|multiplexador_inst|out[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N19
dffeas \full_print_module_inst|memory_address[10] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[10]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[10] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \multiplexador_inst|out[10]~11 (
// Equation(s):
// \multiplexador_inst|out[10]~11_combout  = (\controlUnit_inst|selectorAddress~q  & ((\full_print_module_inst|memory_address [10]))) # (!\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [10]))

	.dataa(\decorderInstruction_inst|out_register [10]),
	.datab(gnd),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\full_print_module_inst|memory_address [10]),
	.cin(gnd),
	.combout(\multiplexador_inst|out[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst|out[10]~11 .lut_mask = 16'hFA0A;
defparam \multiplexador_inst|out[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \dataA[11]~input (
	.i(dataA[11]),
	.ibar(gnd),
	.o(\dataA[11]~input_o ));
// synopsys translate_off
defparam \dataA[11]~input .bus_hold = "false";
defparam \dataA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \decorderInstruction_inst|register[11]~13 (
// Equation(s):
// \decorderInstruction_inst|register[11]~13_combout  = (\dataA[0]~input_o  & (!\decorderInstruction_inst|register[0]~0_combout  & \dataA[11]~input_o ))

	.dataa(gnd),
	.datab(\dataA[0]~input_o ),
	.datac(\decorderInstruction_inst|register[0]~0_combout ),
	.datad(\dataA[11]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[11]~13 .lut_mask = 16'h0C00;
defparam \decorderInstruction_inst|register[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N17
dffeas \decorderInstruction_inst|out_register[11] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|register[11]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[11] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N23
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[11] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[11]~24_combout ),
	.asdata(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[11] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N22
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[11]~12 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[11]~12_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [11]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [11]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[11]~12 .lut_mask = 16'hFF55;
defparam \full_print_module_inst|multiplexador_inst|out[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N23
dffeas \full_print_module_inst|memory_address[11] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[11]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[11] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \multiplexador_inst|out[11]~12 (
// Equation(s):
// \multiplexador_inst|out[11]~12_combout  = (\controlUnit_inst|selectorAddress~q  & ((\full_print_module_inst|memory_address [11]))) # (!\controlUnit_inst|selectorAddress~q  & (\decorderInstruction_inst|out_register [11]))

	.dataa(gnd),
	.datab(\decorderInstruction_inst|out_register [11]),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\full_print_module_inst|memory_address [11]),
	.cin(gnd),
	.combout(\multiplexador_inst|out[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst|out[11]~12 .lut_mask = 16'hFC0C;
defparam \multiplexador_inst|out[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N25
dffeas \full_print_module_inst|sprite_line_counter_inst|out_memory_address[12] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|sprite_line_counter_inst|out_memory_address[12]~26_combout ),
	.asdata(\full_print_module_inst|sprite_line_counter_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\full_print_module_inst|sprite_line_counter_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[12] .is_wysiwyg = "true";
defparam \full_print_module_inst|sprite_line_counter_inst|out_memory_address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N24
cycloneive_lcell_comb \full_print_module_inst|multiplexador_inst|out[12]~13 (
// Equation(s):
// \full_print_module_inst|multiplexador_inst|out[12]~13_combout  = (\full_print_module_inst|sprite_line_counter_inst|out_memory_address [12]) # (!\full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\full_print_module_inst|sprite_line_counter_inst|out_memory_address [12]),
	.cin(gnd),
	.combout(\full_print_module_inst|multiplexador_inst|out[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \full_print_module_inst|multiplexador_inst|out[12]~13 .lut_mask = 16'hFF55;
defparam \full_print_module_inst|multiplexador_inst|out[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N25
dffeas \full_print_module_inst|memory_address[12] (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\full_print_module_inst|multiplexador_inst|out[12]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\full_print_module_inst|memory_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \full_print_module_inst|memory_address[12] .is_wysiwyg = "true";
defparam \full_print_module_inst|memory_address[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cycloneive_io_ibuf \dataA[12]~input (
	.i(dataA[12]),
	.ibar(gnd),
	.o(\dataA[12]~input_o ));
// synopsys translate_off
defparam \dataA[12]~input .bus_hold = "false";
defparam \dataA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \decorderInstruction_inst|register[12]~14 (
// Equation(s):
// \decorderInstruction_inst|register[12]~14_combout  = (!\decorderInstruction_inst|register[0]~0_combout  & (\dataA[12]~input_o  & \dataA[0]~input_o ))

	.dataa(gnd),
	.datab(\decorderInstruction_inst|register[0]~0_combout ),
	.datac(\dataA[12]~input_o ),
	.datad(\dataA[0]~input_o ),
	.cin(gnd),
	.combout(\decorderInstruction_inst|register[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \decorderInstruction_inst|register[12]~14 .lut_mask = 16'h3000;
defparam \decorderInstruction_inst|register[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N29
dffeas \decorderInstruction_inst|out_register[12] (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decorderInstruction_inst|register[12]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decorderInstruction_inst|out_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decorderInstruction_inst|out_register[12] .is_wysiwyg = "true";
defparam \decorderInstruction_inst|out_register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \multiplexador_inst|out[12]~13 (
// Equation(s):
// \multiplexador_inst|out[12]~13_combout  = (\controlUnit_inst|selectorAddress~q  & (\full_print_module_inst|memory_address [12])) # (!\controlUnit_inst|selectorAddress~q  & ((\decorderInstruction_inst|out_register [12])))

	.dataa(\full_print_module_inst|memory_address [12]),
	.datab(\decorderInstruction_inst|out_register [12]),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexador_inst|out[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst|out[12]~13 .lut_mask = 16'hACAC;
defparam \multiplexador_inst|out[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[0]~0_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneive_lcell_comb processor_out_selector(
// Equation(s):
// \processor_out_selector~combout  = (!\controlUnit_inst|memory_wr~q  & \VGA_sync_inst|video_enable~0_combout )

	.dataa(\controlUnit_inst|memory_wr~q ),
	.datab(gnd),
	.datac(\VGA_sync_inst|video_enable~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor_out_selector~combout ),
	.cout());
// synopsys translate_off
defparam processor_out_selector.lut_mask = 16'h5050;
defparam processor_out_selector.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node[1] (
// Equation(s):
// \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [1] = (\controlUnit_inst|memory_wr~q  & ((\controlUnit_inst|selectorAddress~q  & ((\full_print_module_inst|memory_address [13]))) # (!\controlUnit_inst|selectorAddress~q  
// & (\decorderInstruction_inst|out_register [13]))))

	.dataa(\controlUnit_inst|selectorAddress~q ),
	.datab(\decorderInstruction_inst|out_register [13]),
	.datac(\controlUnit_inst|memory_wr~q ),
	.datad(\full_print_module_inst|memory_address [13]),
	.cin(gnd),
	.combout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node[1] .lut_mask = 16'hE040;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[0]~0_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \multiplexador_inst_color|out[0]~0 (
// Equation(s):
// \multiplexador_inst_color|out[0]~0_combout  = (\processor_out_selector~combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\processor_out_selector~combout ),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[0]~0 .lut_mask = 16'hE040;
defparam \multiplexador_inst_color|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneive_lcell_comb \demultiplexador_inst_data|out1[1]~1 (
// Equation(s):
// \demultiplexador_inst_data|out1[1]~1_combout  = (!\controlUnit_inst|selectorAddress~q  & \decorderInstruction_inst|out_data [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\decorderInstruction_inst|out_data [1]),
	.cin(gnd),
	.combout(\demultiplexador_inst_data|out1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \demultiplexador_inst_data|out1[1]~1 .lut_mask = 16'h0F00;
defparam \demultiplexador_inst_data|out1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[1]~1_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[1]~1_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneive_lcell_comb \multiplexador_inst_color|out[1]~1 (
// Equation(s):
// \multiplexador_inst_color|out[1]~1_combout  = (\processor_out_selector~combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\processor_out_selector~combout ),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[1]~1 .lut_mask = 16'hE040;
defparam \multiplexador_inst_color|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \demultiplexador_inst_data|out1[2]~2 (
// Equation(s):
// \demultiplexador_inst_data|out1[2]~2_combout  = (!\controlUnit_inst|selectorAddress~q  & \decorderInstruction_inst|out_data [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\decorderInstruction_inst|out_data [2]),
	.cin(gnd),
	.combout(\demultiplexador_inst_data|out1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \demultiplexador_inst_data|out1[2]~2 .lut_mask = 16'h0F00;
defparam \demultiplexador_inst_data|out1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[2]~2_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[2]~2_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \multiplexador_inst_color|out[2]~2 (
// Equation(s):
// \multiplexador_inst_color|out[2]~2_combout  = (\processor_out_selector~combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\processor_out_selector~combout ),
	.datac(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[2]~2 .lut_mask = 16'h8C80;
defparam \multiplexador_inst_color|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneive_lcell_comb \demultiplexador_inst_data|out1[3]~3 (
// Equation(s):
// \demultiplexador_inst_data|out1[3]~3_combout  = (!\controlUnit_inst|selectorAddress~q  & \decorderInstruction_inst|out_data [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\decorderInstruction_inst|out_data [3]),
	.cin(gnd),
	.combout(\demultiplexador_inst_data|out1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \demultiplexador_inst_data|out1[3]~3 .lut_mask = 16'h0F00;
defparam \demultiplexador_inst_data|out1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[3]~3_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 3;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[3]~3_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \multiplexador_inst_color|out[3]~3 (
// Equation(s):
// \multiplexador_inst_color|out[3]~3_combout  = (\processor_out_selector~combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\processor_out_selector~combout ),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[3]~3 .lut_mask = 16'hB080;
defparam \multiplexador_inst_color|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \demultiplexador_inst_data|out1[4]~4 (
// Equation(s):
// \demultiplexador_inst_data|out1[4]~4_combout  = (!\controlUnit_inst|selectorAddress~q  & \decorderInstruction_inst|out_data [4])

	.dataa(gnd),
	.datab(\controlUnit_inst|selectorAddress~q ),
	.datac(\decorderInstruction_inst|out_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\demultiplexador_inst_data|out1[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \demultiplexador_inst_data|out1[4]~4 .lut_mask = 16'h3030;
defparam \demultiplexador_inst_data|out1[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[4]~4_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[4]~4_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 4;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \multiplexador_inst_color|out[4]~4 (
// Equation(s):
// \multiplexador_inst_color|out[4]~4_combout  = (\processor_out_selector~combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\processor_out_selector~combout ),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[4]~4 .lut_mask = 16'hE200;
defparam \multiplexador_inst_color|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneive_lcell_comb \demultiplexador_inst_data|out1[5]~5 (
// Equation(s):
// \demultiplexador_inst_data|out1[5]~5_combout  = (\decorderInstruction_inst|out_data [5] & !\controlUnit_inst|selectorAddress~q )

	.dataa(gnd),
	.datab(\decorderInstruction_inst|out_data [5]),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\demultiplexador_inst_data|out1[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \demultiplexador_inst_data|out1[5]~5 .lut_mask = 16'h0C0C;
defparam \demultiplexador_inst_data|out1[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[5]~5_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[5]~5_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 5;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \multiplexador_inst_color|out[5]~5 (
// Equation(s):
// \multiplexador_inst_color|out[5]~5_combout  = (\processor_out_selector~combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\processor_out_selector~combout ),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[5]~5 .lut_mask = 16'hE200;
defparam \multiplexador_inst_color|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneive_lcell_comb \demultiplexador_inst_data|out1[6]~6 (
// Equation(s):
// \demultiplexador_inst_data|out1[6]~6_combout  = (!\controlUnit_inst|selectorAddress~q  & \decorderInstruction_inst|out_data [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\decorderInstruction_inst|out_data [6]),
	.cin(gnd),
	.combout(\demultiplexador_inst_data|out1[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \demultiplexador_inst_data|out1[6]~6 .lut_mask = 16'h0F00;
defparam \demultiplexador_inst_data|out1[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[6]~6_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 6;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[6]~6_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneive_lcell_comb \multiplexador_inst_color|out[6]~6 (
// Equation(s):
// \multiplexador_inst_color|out[6]~6_combout  = (\processor_out_selector~combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\processor_out_selector~combout ),
	.datac(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[6]~6 .lut_mask = 16'h88C0;
defparam \multiplexador_inst_color|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneive_lcell_comb \demultiplexador_inst_data|out1[7]~7 (
// Equation(s):
// \demultiplexador_inst_data|out1[7]~7_combout  = (\decorderInstruction_inst|out_data [7] & !\controlUnit_inst|selectorAddress~q )

	.dataa(gnd),
	.datab(\decorderInstruction_inst|out_data [7]),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\demultiplexador_inst_data|out1[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \demultiplexador_inst_data|out1[7]~7 .lut_mask = 16'h0C0C;
defparam \demultiplexador_inst_data|out1[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[7]~7_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 7;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[7]~7_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneive_lcell_comb \multiplexador_inst_color|out[7]~7 (
// Equation(s):
// \multiplexador_inst_color|out[7]~7_combout  = (\processor_out_selector~combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\processor_out_selector~combout ),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[7]~7 .lut_mask = 16'hD080;
defparam \multiplexador_inst_color|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \demultiplexador_inst_data|out1[8]~8 (
// Equation(s):
// \demultiplexador_inst_data|out1[8]~8_combout  = (!\controlUnit_inst|selectorAddress~q  & \decorderInstruction_inst|out_data [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\controlUnit_inst|selectorAddress~q ),
	.datad(\decorderInstruction_inst|out_data [8]),
	.cin(gnd),
	.combout(\demultiplexador_inst_data|out1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \demultiplexador_inst_data|out1[8]~8 .lut_mask = 16'h0F00;
defparam \demultiplexador_inst_data|out1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[8]~8_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 8;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y14_N0
cycloneive_ram_block \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(!\controlUnit_inst|memory_wr~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\multiplexador_inst|out[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\demultiplexador_inst_data|out1[8]~8_combout }),
	.portaaddr({\multiplexador_inst|out[12]~13_combout ,\multiplexador_inst|out[11]~12_combout ,\multiplexador_inst|out[10]~11_combout ,\multiplexador_inst|out[9]~10_combout ,\multiplexador_inst|out[8]~9_combout ,\multiplexador_inst|out[7]~8_combout ,
\multiplexador_inst|out[6]~7_combout ,\multiplexador_inst|out[5]~6_combout ,\multiplexador_inst|out[4]~5_combout ,\multiplexador_inst|out[3]~4_combout ,\multiplexador_inst|out[2]~3_combout ,\multiplexador_inst|out[1]~2_combout ,
\multiplexador_inst|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./modulos/sprite_memory/sprites.mif";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \multiplexador_inst_color|out[8]~8 (
// Equation(s):
// \multiplexador_inst_color|out[8]~8_combout  = (\processor_out_selector~combout  & ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (!\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\processor_out_selector~combout ),
	.datad(\sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\multiplexador_inst_color|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexador_inst_color|out[8]~8 .lut_mask = 16'hD080;
defparam \multiplexador_inst_color|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneive_lcell_comb \out_printtingScreen~reg0feeder (
// Equation(s):
// \out_printtingScreen~reg0feeder_combout  = \full_print_module_inst|printtingScreen~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\full_print_module_inst|printtingScreen~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_printtingScreen~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_printtingScreen~reg0feeder .lut_mask = 16'hF0F0;
defparam \out_printtingScreen~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N25
dffeas \out_printtingScreen~reg0 (
	.clk(!\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\out_printtingScreen~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_printtingScreen~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_printtingScreen~reg0 .is_wysiwyg = "true";
defparam \out_printtingScreen~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N6
cycloneive_lcell_comb \VGA_sync_inst|Equal1~0 (
// Equation(s):
// \VGA_sync_inst|Equal1~0_combout  = (!\VGA_sync_inst|pixel_x [4] & (!\VGA_sync_inst|pixel_x [8] & (\VGA_sync_inst|pixel_x [5] & \VGA_sync_inst|pixel_x [6])))

	.dataa(\VGA_sync_inst|pixel_x [4]),
	.datab(\VGA_sync_inst|pixel_x [8]),
	.datac(\VGA_sync_inst|pixel_x [5]),
	.datad(\VGA_sync_inst|pixel_x [6]),
	.cin(gnd),
	.combout(\VGA_sync_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|Equal1~0 .lut_mask = 16'h1000;
defparam \VGA_sync_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N28
cycloneive_lcell_comb \VGA_sync_inst|Equal0~2 (
// Equation(s):
// \VGA_sync_inst|Equal0~2_combout  = (\VGA_sync_inst|pixel_x [0] & (\VGA_sync_inst|pixel_x [7] & \VGA_sync_inst|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_x [0]),
	.datac(\VGA_sync_inst|pixel_x [7]),
	.datad(\VGA_sync_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\VGA_sync_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|Equal0~2 .lut_mask = 16'hC000;
defparam \VGA_sync_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N24
cycloneive_lcell_comb \VGA_sync_inst|hsync~0 (
// Equation(s):
// \VGA_sync_inst|hsync~0_combout  = (\VGA_sync_inst|Equal0~2_combout  & ((\VGA_sync_inst|Equal0~1_combout ) # ((!\VGA_sync_inst|Equal1~0_combout  & \VGA_sync_inst|hsync~q )))) # (!\VGA_sync_inst|Equal0~2_combout  & (((\VGA_sync_inst|hsync~q ))))

	.dataa(\VGA_sync_inst|Equal1~0_combout ),
	.datab(\VGA_sync_inst|Equal0~1_combout ),
	.datac(\VGA_sync_inst|hsync~q ),
	.datad(\VGA_sync_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_sync_inst|hsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|hsync~0 .lut_mask = 16'hDCF0;
defparam \VGA_sync_inst|hsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y3_N25
dffeas \VGA_sync_inst|hsync (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|hsync~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|hsync .is_wysiwyg = "true";
defparam \VGA_sync_inst|hsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
cycloneive_lcell_comb \VGA_sync_inst|always3~0 (
// Equation(s):
// \VGA_sync_inst|always3~0_combout  = (\VGA_sync_inst|pixel_y [3] & (!\VGA_sync_inst|pixel_y [4] & !\VGA_sync_inst|pixel_y [0]))

	.dataa(gnd),
	.datab(\VGA_sync_inst|pixel_y [3]),
	.datac(\VGA_sync_inst|pixel_y [4]),
	.datad(\VGA_sync_inst|pixel_y [0]),
	.cin(gnd),
	.combout(\VGA_sync_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|always3~0 .lut_mask = 16'h000C;
defparam \VGA_sync_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
cycloneive_lcell_comb \VGA_sync_inst|always3~1 (
// Equation(s):
// \VGA_sync_inst|always3~1_combout  = (\VGA_sync_inst|always3~0_combout  & (\VGA_sync_inst|LessThan1~0_combout  & \VGA_sync_inst|Equal4~1_combout ))

	.dataa(\VGA_sync_inst|always3~0_combout ),
	.datab(\VGA_sync_inst|LessThan1~0_combout ),
	.datac(gnd),
	.datad(\VGA_sync_inst|Equal4~1_combout ),
	.cin(gnd),
	.combout(\VGA_sync_inst|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|always3~1 .lut_mask = 16'h8800;
defparam \VGA_sync_inst|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
cycloneive_lcell_comb \VGA_sync_inst|vsync~0 (
// Equation(s):
// \VGA_sync_inst|vsync~0_combout  = (\VGA_sync_inst|always3~1_combout  & ((\VGA_sync_inst|pixel_y [1] & ((\VGA_sync_inst|vsync~q ) # (!\VGA_sync_inst|pixel_y [2]))) # (!\VGA_sync_inst|pixel_y [1] & (\VGA_sync_inst|vsync~q  & !\VGA_sync_inst|pixel_y [2])))) 
// # (!\VGA_sync_inst|always3~1_combout  & (((\VGA_sync_inst|vsync~q ))))

	.dataa(\VGA_sync_inst|always3~1_combout ),
	.datab(\VGA_sync_inst|pixel_y [1]),
	.datac(\VGA_sync_inst|vsync~q ),
	.datad(\VGA_sync_inst|pixel_y [2]),
	.cin(gnd),
	.combout(\VGA_sync_inst|vsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sync_inst|vsync~0 .lut_mask = 16'hD0F8;
defparam \VGA_sync_inst|vsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N15
dffeas \VGA_sync_inst|vsync (
	.clk(\clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_sync_inst|vsync~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_sync_inst|vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_sync_inst|vsync .is_wysiwyg = "true";
defparam \VGA_sync_inst|vsync .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \dataA[14]~input (
	.i(dataA[14]),
	.ibar(gnd),
	.o(\dataA[14]~input_o ));
// synopsys translate_off
defparam \dataA[14]~input .bus_hold = "false";
defparam \dataA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneive_io_ibuf \dataA[15]~input (
	.i(dataA[15]),
	.ibar(gnd),
	.o(\dataA[15]~input_o ));
// synopsys translate_off
defparam \dataA[15]~input .bus_hold = "false";
defparam \dataA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \dataA[16]~input (
	.i(dataA[16]),
	.ibar(gnd),
	.o(\dataA[16]~input_o ));
// synopsys translate_off
defparam \dataA[16]~input .bus_hold = "false";
defparam \dataA[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N15
cycloneive_io_ibuf \dataA[17]~input (
	.i(dataA[17]),
	.ibar(gnd),
	.o(\dataA[17]~input_o ));
// synopsys translate_off
defparam \dataA[17]~input .bus_hold = "false";
defparam \dataA[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cycloneive_io_ibuf \dataA[18]~input (
	.i(dataA[18]),
	.ibar(gnd),
	.o(\dataA[18]~input_o ));
// synopsys translate_off
defparam \dataA[18]~input .bus_hold = "false";
defparam \dataA[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N8
cycloneive_io_ibuf \dataA[19]~input (
	.i(dataA[19]),
	.ibar(gnd),
	.o(\dataA[19]~input_o ));
// synopsys translate_off
defparam \dataA[19]~input .bus_hold = "false";
defparam \dataA[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N1
cycloneive_io_ibuf \dataA[20]~input (
	.i(dataA[20]),
	.ibar(gnd),
	.o(\dataA[20]~input_o ));
// synopsys translate_off
defparam \dataA[20]~input .bus_hold = "false";
defparam \dataA[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N22
cycloneive_io_ibuf \dataA[21]~input (
	.i(dataA[21]),
	.ibar(gnd),
	.o(\dataA[21]~input_o ));
// synopsys translate_off
defparam \dataA[21]~input .bus_hold = "false";
defparam \dataA[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N15
cycloneive_io_ibuf \dataA[22]~input (
	.i(dataA[22]),
	.ibar(gnd),
	.o(\dataA[22]~input_o ));
// synopsys translate_off
defparam \dataA[22]~input .bus_hold = "false";
defparam \dataA[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y26_N22
cycloneive_io_ibuf \dataA[23]~input (
	.i(dataA[23]),
	.ibar(gnd),
	.o(\dataA[23]~input_o ));
// synopsys translate_off
defparam \dataA[23]~input .bus_hold = "false";
defparam \dataA[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N8
cycloneive_io_ibuf \dataA[24]~input (
	.i(dataA[24]),
	.ibar(gnd),
	.o(\dataA[24]~input_o ));
// synopsys translate_off
defparam \dataA[24]~input .bus_hold = "false";
defparam \dataA[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y8_N22
cycloneive_io_ibuf \dataA[25]~input (
	.i(dataA[25]),
	.ibar(gnd),
	.o(\dataA[25]~input_o ));
// synopsys translate_off
defparam \dataA[25]~input .bus_hold = "false";
defparam \dataA[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \dataA[26]~input (
	.i(dataA[26]),
	.ibar(gnd),
	.o(\dataA[26]~input_o ));
// synopsys translate_off
defparam \dataA[26]~input .bus_hold = "false";
defparam \dataA[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \dataA[27]~input (
	.i(dataA[27]),
	.ibar(gnd),
	.o(\dataA[27]~input_o ));
// synopsys translate_off
defparam \dataA[27]~input .bus_hold = "false";
defparam \dataA[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N15
cycloneive_io_ibuf \dataA[28]~input (
	.i(dataA[28]),
	.ibar(gnd),
	.o(\dataA[28]~input_o ));
// synopsys translate_off
defparam \dataA[28]~input .bus_hold = "false";
defparam \dataA[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N22
cycloneive_io_ibuf \dataA[29]~input (
	.i(dataA[29]),
	.ibar(gnd),
	.o(\dataA[29]~input_o ));
// synopsys translate_off
defparam \dataA[29]~input .bus_hold = "false";
defparam \dataA[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N1
cycloneive_io_ibuf \dataA[30]~input (
	.i(dataA[30]),
	.ibar(gnd),
	.o(\dataA[30]~input_o ));
// synopsys translate_off
defparam \dataA[30]~input .bus_hold = "false";
defparam \dataA[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \dataA[31]~input (
	.i(dataA[31]),
	.ibar(gnd),
	.o(\dataA[31]~input_o ));
// synopsys translate_off
defparam \dataA[31]~input .bus_hold = "false";
defparam \dataA[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \dataB[28]~input (
	.i(dataB[28]),
	.ibar(gnd),
	.o(\dataB[28]~input_o ));
// synopsys translate_off
defparam \dataB[28]~input .bus_hold = "false";
defparam \dataB[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N1
cycloneive_io_ibuf \dataB[29]~input (
	.i(dataB[29]),
	.ibar(gnd),
	.o(\dataB[29]~input_o ));
// synopsys translate_off
defparam \dataB[29]~input .bus_hold = "false";
defparam \dataB[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \dataB[30]~input (
	.i(dataB[30]),
	.ibar(gnd),
	.o(\dataB[30]~input_o ));
// synopsys translate_off
defparam \dataB[30]~input .bus_hold = "false";
defparam \dataB[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N22
cycloneive_io_ibuf \dataB[31]~input (
	.i(dataB[31]),
	.ibar(gnd),
	.o(\dataB[31]~input_o ));
// synopsys translate_off
defparam \dataB[31]~input .bus_hold = "false";
defparam \dataB[31]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
