ARM GAS  /tmp/ccbZcRVN.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_GPIO_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccbZcRVN.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  34              		.cfi_def_cfa_offset 36
  35              		.cfi_offset 4, -36
  36              		.cfi_offset 5, -32
  37              		.cfi_offset 6, -28
  38              		.cfi_offset 7, -24
  39              		.cfi_offset 8, -20
  40              		.cfi_offset 9, -16
  41              		.cfi_offset 10, -12
  42              		.cfi_offset 11, -8
  43              		.cfi_offset 14, -4
  44 0004 8DB0     		sub	sp, sp, #52
  45              		.cfi_def_cfa_offset 88
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 45 3 view .LVU1
  47              		.loc 1 45 20 is_stmt 0 view .LVU2
  48 0006 0024     		movs	r4, #0
  49 0008 0794     		str	r4, [sp, #28]
  50 000a 0894     		str	r4, [sp, #32]
  51 000c 0994     		str	r4, [sp, #36]
  52 000e 0A94     		str	r4, [sp, #40]
  53 0010 0B94     		str	r4, [sp, #44]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  54              		.loc 1 48 3 is_stmt 1 view .LVU3
  55              	.LBB2:
  56              		.loc 1 48 3 view .LVU4
  57 0012 0194     		str	r4, [sp, #4]
  58              		.loc 1 48 3 view .LVU5
  59 0014 5A4B     		ldr	r3, .L3
  60 0016 1A6B     		ldr	r2, [r3, #48]
  61 0018 42F00202 		orr	r2, r2, #2
  62 001c 1A63     		str	r2, [r3, #48]
  63              		.loc 1 48 3 view .LVU6
  64 001e 1A6B     		ldr	r2, [r3, #48]
  65 0020 02F00202 		and	r2, r2, #2
  66 0024 0192     		str	r2, [sp, #4]
  67              		.loc 1 48 3 view .LVU7
ARM GAS  /tmp/ccbZcRVN.s 			page 3


  68 0026 019A     		ldr	r2, [sp, #4]
  69              	.LBE2:
  70              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
  71              		.loc 1 49 3 view .LVU9
  72              	.LBB3:
  73              		.loc 1 49 3 view .LVU10
  74 0028 0294     		str	r4, [sp, #8]
  75              		.loc 1 49 3 view .LVU11
  76 002a 1A6B     		ldr	r2, [r3, #48]
  77 002c 42F04002 		orr	r2, r2, #64
  78 0030 1A63     		str	r2, [r3, #48]
  79              		.loc 1 49 3 view .LVU12
  80 0032 1A6B     		ldr	r2, [r3, #48]
  81 0034 02F04002 		and	r2, r2, #64
  82 0038 0292     		str	r2, [sp, #8]
  83              		.loc 1 49 3 view .LVU13
  84 003a 029A     		ldr	r2, [sp, #8]
  85              	.LBE3:
  86              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  87              		.loc 1 50 3 view .LVU15
  88              	.LBB4:
  89              		.loc 1 50 3 view .LVU16
  90 003c 0394     		str	r4, [sp, #12]
  91              		.loc 1 50 3 view .LVU17
  92 003e 1A6B     		ldr	r2, [r3, #48]
  93 0040 42F00102 		orr	r2, r2, #1
  94 0044 1A63     		str	r2, [r3, #48]
  95              		.loc 1 50 3 view .LVU18
  96 0046 1A6B     		ldr	r2, [r3, #48]
  97 0048 02F00102 		and	r2, r2, #1
  98 004c 0392     		str	r2, [sp, #12]
  99              		.loc 1 50 3 view .LVU19
 100 004e 039A     		ldr	r2, [sp, #12]
 101              	.LBE4:
 102              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 103              		.loc 1 51 3 view .LVU21
 104              	.LBB5:
 105              		.loc 1 51 3 view .LVU22
 106 0050 0494     		str	r4, [sp, #16]
 107              		.loc 1 51 3 view .LVU23
 108 0052 1A6B     		ldr	r2, [r3, #48]
 109 0054 42F00802 		orr	r2, r2, #8
 110 0058 1A63     		str	r2, [r3, #48]
 111              		.loc 1 51 3 view .LVU24
 112 005a 1A6B     		ldr	r2, [r3, #48]
 113 005c 02F00802 		and	r2, r2, #8
 114 0060 0492     		str	r2, [sp, #16]
 115              		.loc 1 51 3 view .LVU25
 116 0062 049A     		ldr	r2, [sp, #16]
 117              	.LBE5:
 118              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 119              		.loc 1 52 3 view .LVU27
 120              	.LBB6:
ARM GAS  /tmp/ccbZcRVN.s 			page 4


 121              		.loc 1 52 3 view .LVU28
 122 0064 0594     		str	r4, [sp, #20]
 123              		.loc 1 52 3 view .LVU29
 124 0066 1A6B     		ldr	r2, [r3, #48]
 125 0068 42F08002 		orr	r2, r2, #128
 126 006c 1A63     		str	r2, [r3, #48]
 127              		.loc 1 52 3 view .LVU30
 128 006e 1A6B     		ldr	r2, [r3, #48]
 129 0070 02F08002 		and	r2, r2, #128
 130 0074 0592     		str	r2, [sp, #20]
 131              		.loc 1 52 3 view .LVU31
 132 0076 059A     		ldr	r2, [sp, #20]
 133              	.LBE6:
 134              		.loc 1 52 3 view .LVU32
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 135              		.loc 1 53 3 view .LVU33
 136              	.LBB7:
 137              		.loc 1 53 3 view .LVU34
 138 0078 0694     		str	r4, [sp, #24]
 139              		.loc 1 53 3 view .LVU35
 140 007a 1A6B     		ldr	r2, [r3, #48]
 141 007c 42F00402 		orr	r2, r2, #4
 142 0080 1A63     		str	r2, [r3, #48]
 143              		.loc 1 53 3 view .LVU36
 144 0082 1B6B     		ldr	r3, [r3, #48]
 145 0084 03F00403 		and	r3, r3, #4
 146 0088 0693     		str	r3, [sp, #24]
 147              		.loc 1 53 3 view .LVU37
 148 008a 069B     		ldr	r3, [sp, #24]
 149              	.LBE7:
 150              		.loc 1 53 3 view .LVU38
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  56:Core/Src/gpio.c ****   HAL_GPIO_WritePin(RSTN_IST8310_GPIO_Port, RSTN_IST8310_Pin, GPIO_PIN_SET);
 151              		.loc 1 56 3 view .LVU39
 152 008c 3D4F     		ldr	r7, .L3+4
 153 008e 0122     		movs	r2, #1
 154 0090 4021     		movs	r1, #64
 155 0092 3846     		mov	r0, r7
 156 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 157              	.LVL0:
  57:Core/Src/gpio.c **** 
  58:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  59:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOH, GPIO_PIN_11, GPIO_PIN_RESET);
 158              		.loc 1 59 3 view .LVU40
 159 0098 DFF8F0B0 		ldr	fp, .L3+12
 160 009c 2246     		mov	r2, r4
 161 009e 4FF40061 		mov	r1, #2048
 162 00a2 5846     		mov	r0, fp
 163 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 164              	.LVL1:
  60:Core/Src/gpio.c **** 
  61:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  62:Core/Src/gpio.c ****   HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, GPIO_PIN_SET);
 165              		.loc 1 62 3 view .LVU41
 166 00a8 DFF8E4A0 		ldr	r10, .L3+16
 167 00ac 0122     		movs	r2, #1
ARM GAS  /tmp/ccbZcRVN.s 			page 5


 168 00ae 1021     		movs	r1, #16
 169 00b0 5046     		mov	r0, r10
 170 00b2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 171              	.LVL2:
  63:Core/Src/gpio.c **** 
  64:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  65:Core/Src/gpio.c ****   HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, GPIO_PIN_SET);
 172              		.loc 1 65 3 view .LVU42
 173 00b6 DFF8DC80 		ldr	r8, .L3+20
 174 00ba 0122     		movs	r2, #1
 175 00bc 1146     		mov	r1, r2
 176 00be 4046     		mov	r0, r8
 177 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 178              	.LVL3:
  66:Core/Src/gpio.c **** 
  67:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = RSTN_IST8310_Pin;
 179              		.loc 1 68 3 view .LVU43
 180              		.loc 1 68 23 is_stmt 0 view .LVU44
 181 00c4 4023     		movs	r3, #64
 182 00c6 0793     		str	r3, [sp, #28]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 183              		.loc 1 69 3 is_stmt 1 view .LVU45
 184              		.loc 1 69 24 is_stmt 0 view .LVU46
 185 00c8 0125     		movs	r5, #1
 186 00ca 0895     		str	r5, [sp, #32]
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 187              		.loc 1 70 3 is_stmt 1 view .LVU47
 188              		.loc 1 70 24 is_stmt 0 view .LVU48
 189 00cc 0995     		str	r5, [sp, #36]
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 190              		.loc 1 71 3 is_stmt 1 view .LVU49
 191              		.loc 1 71 25 is_stmt 0 view .LVU50
 192 00ce 0A95     		str	r5, [sp, #40]
  72:Core/Src/gpio.c ****   HAL_GPIO_Init(RSTN_IST8310_GPIO_Port, &GPIO_InitStruct);
 193              		.loc 1 72 3 is_stmt 1 view .LVU51
 194 00d0 07A9     		add	r1, sp, #28
 195 00d2 3846     		mov	r0, r7
 196 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL4:
  73:Core/Src/gpio.c **** 
  74:Core/Src/gpio.c ****   /*Configure GPIO pins : PGPin PG0 */
  75:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = DRDY_IST8310_Pin|GPIO_PIN_0;
 198              		.loc 1 75 3 view .LVU52
 199              		.loc 1 75 23 is_stmt 0 view .LVU53
 200 00d8 0926     		movs	r6, #9
 201 00da 0796     		str	r6, [sp, #28]
  76:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 202              		.loc 1 76 3 is_stmt 1 view .LVU54
 203              		.loc 1 76 24 is_stmt 0 view .LVU55
 204 00dc DFF8B890 		ldr	r9, .L3+24
 205 00e0 CDF82090 		str	r9, [sp, #32]
  77:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 206              		.loc 1 77 3 is_stmt 1 view .LVU56
 207              		.loc 1 77 24 is_stmt 0 view .LVU57
 208 00e4 0995     		str	r5, [sp, #36]
  78:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
ARM GAS  /tmp/ccbZcRVN.s 			page 6


 209              		.loc 1 78 3 is_stmt 1 view .LVU58
 210 00e6 07A9     		add	r1, sp, #28
 211 00e8 3846     		mov	r0, r7
 212 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 213              	.LVL5:
  79:Core/Src/gpio.c **** 
  80:Core/Src/gpio.c ****   /*Configure GPIO pin : PH11 */
  81:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_11;
 214              		.loc 1 81 3 view .LVU59
 215              		.loc 1 81 23 is_stmt 0 view .LVU60
 216 00ee 4FF40063 		mov	r3, #2048
 217 00f2 0793     		str	r3, [sp, #28]
  82:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 218              		.loc 1 82 3 is_stmt 1 view .LVU61
 219              		.loc 1 82 24 is_stmt 0 view .LVU62
 220 00f4 0895     		str	r5, [sp, #32]
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 83 3 is_stmt 1 view .LVU63
 222              		.loc 1 83 24 is_stmt 0 view .LVU64
 223 00f6 0994     		str	r4, [sp, #36]
  84:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 224              		.loc 1 84 3 is_stmt 1 view .LVU65
 225              		.loc 1 84 25 is_stmt 0 view .LVU66
 226 00f8 0227     		movs	r7, #2
 227 00fa 0A97     		str	r7, [sp, #40]
  85:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 228              		.loc 1 85 3 is_stmt 1 view .LVU67
 229 00fc 07A9     		add	r1, sp, #28
 230 00fe 5846     		mov	r0, fp
 231 0100 FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL6:
  86:Core/Src/gpio.c **** 
  87:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  88:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = CS1_Accel_Pin;
 233              		.loc 1 88 3 view .LVU68
 234              		.loc 1 88 23 is_stmt 0 view .LVU69
 235 0104 1023     		movs	r3, #16
 236 0106 0793     		str	r3, [sp, #28]
  89:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 237              		.loc 1 89 3 is_stmt 1 view .LVU70
 238              		.loc 1 89 24 is_stmt 0 view .LVU71
 239 0108 0895     		str	r5, [sp, #32]
  90:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 240              		.loc 1 90 3 is_stmt 1 view .LVU72
 241              		.loc 1 90 24 is_stmt 0 view .LVU73
 242 010a 0995     		str	r5, [sp, #36]
  91:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 243              		.loc 1 91 3 is_stmt 1 view .LVU74
 244              		.loc 1 91 25 is_stmt 0 view .LVU75
 245 010c 0A97     		str	r7, [sp, #40]
  92:Core/Src/gpio.c ****   HAL_GPIO_Init(CS1_Accel_GPIO_Port, &GPIO_InitStruct);
 246              		.loc 1 92 3 is_stmt 1 view .LVU76
 247 010e 07A9     		add	r1, sp, #28
 248 0110 5046     		mov	r0, r10
 249 0112 FFF7FEFF 		bl	HAL_GPIO_Init
 250              	.LVL7:
  93:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccbZcRVN.s 			page 7


  94:Core/Src/gpio.c ****   /*Configure GPIO pins : PCPin PCPin */
  95:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = INT1_Accel_Pin|INT1_Gyro_Pin;
 251              		.loc 1 95 3 view .LVU77
 252              		.loc 1 95 23 is_stmt 0 view .LVU78
 253 0116 3023     		movs	r3, #48
 254 0118 0793     		str	r3, [sp, #28]
  96:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 255              		.loc 1 96 3 is_stmt 1 view .LVU79
 256              		.loc 1 96 24 is_stmt 0 view .LVU80
 257 011a CDF82090 		str	r9, [sp, #32]
  97:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 258              		.loc 1 97 3 is_stmt 1 view .LVU81
 259              		.loc 1 97 24 is_stmt 0 view .LVU82
 260 011e 0995     		str	r5, [sp, #36]
  98:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 261              		.loc 1 98 3 is_stmt 1 view .LVU83
 262 0120 07A9     		add	r1, sp, #28
 263 0122 1948     		ldr	r0, .L3+8
 264 0124 FFF7FEFF 		bl	HAL_GPIO_Init
 265              	.LVL8:
  99:Core/Src/gpio.c **** 
 100:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
 101:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = CS1_Gyro_Pin;
 266              		.loc 1 101 3 view .LVU84
 267              		.loc 1 101 23 is_stmt 0 view .LVU85
 268 0128 0795     		str	r5, [sp, #28]
 102:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 269              		.loc 1 102 3 is_stmt 1 view .LVU86
 270              		.loc 1 102 24 is_stmt 0 view .LVU87
 271 012a 0895     		str	r5, [sp, #32]
 103:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 272              		.loc 1 103 3 is_stmt 1 view .LVU88
 273              		.loc 1 103 24 is_stmt 0 view .LVU89
 274 012c 0995     		str	r5, [sp, #36]
 104:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 275              		.loc 1 104 3 is_stmt 1 view .LVU90
 276              		.loc 1 104 25 is_stmt 0 view .LVU91
 277 012e 0A97     		str	r7, [sp, #40]
 105:Core/Src/gpio.c ****   HAL_GPIO_Init(CS1_Gyro_GPIO_Port, &GPIO_InitStruct);
 278              		.loc 1 105 3 is_stmt 1 view .LVU92
 279 0130 07A9     		add	r1, sp, #28
 280 0132 4046     		mov	r0, r8
 281 0134 FFF7FEFF 		bl	HAL_GPIO_Init
 282              	.LVL9:
 106:Core/Src/gpio.c **** 
 107:Core/Src/gpio.c ****   /* EXTI interrupt init*/
 108:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 6, 0);
 283              		.loc 1 108 3 view .LVU93
 284 0138 2246     		mov	r2, r4
 285 013a 0621     		movs	r1, #6
 286 013c 0846     		mov	r0, r1
 287 013e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 288              	.LVL10:
 109:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 289              		.loc 1 109 3 view .LVU94
 290 0142 0620     		movs	r0, #6
 291 0144 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccbZcRVN.s 			page 8


 292              	.LVL11:
 110:Core/Src/gpio.c **** 
 111:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 293              		.loc 1 111 3 view .LVU95
 294 0148 2246     		mov	r2, r4
 295 014a 2146     		mov	r1, r4
 296 014c 3046     		mov	r0, r6
 297 014e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 298              	.LVL12:
 112:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 299              		.loc 1 112 3 view .LVU96
 300 0152 3046     		mov	r0, r6
 301 0154 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 302              	.LVL13:
 113:Core/Src/gpio.c **** 
 114:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 303              		.loc 1 114 3 view .LVU97
 304 0158 2246     		mov	r2, r4
 305 015a 2146     		mov	r1, r4
 306 015c 0A20     		movs	r0, #10
 307 015e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 308              	.LVL14:
 115:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 309              		.loc 1 115 3 view .LVU98
 310 0162 0A20     		movs	r0, #10
 311 0164 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 312              	.LVL15:
 116:Core/Src/gpio.c **** 
 117:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 313              		.loc 1 117 3 view .LVU99
 314 0168 2246     		mov	r2, r4
 315 016a 0521     		movs	r1, #5
 316 016c 1720     		movs	r0, #23
 317 016e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 318              	.LVL16:
 118:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 319              		.loc 1 118 3 view .LVU100
 320 0172 1720     		movs	r0, #23
 321 0174 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 322              	.LVL17:
 119:Core/Src/gpio.c **** 
 120:Core/Src/gpio.c **** }
 323              		.loc 1 120 1 is_stmt 0 view .LVU101
 324 0178 0DB0     		add	sp, sp, #52
 325              		.cfi_def_cfa_offset 36
 326              		@ sp needed
 327 017a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 328              	.L4:
 329 017e 00BF     		.align	2
 330              	.L3:
 331 0180 00380240 		.word	1073887232
 332 0184 00180240 		.word	1073879040
 333 0188 00080240 		.word	1073874944
 334 018c 001C0240 		.word	1073880064
 335 0190 00000240 		.word	1073872896
 336 0194 00040240 		.word	1073873920
 337 0198 00002110 		.word	270598144
ARM GAS  /tmp/ccbZcRVN.s 			page 9


 338              		.cfi_endproc
 339              	.LFE130:
 341              		.text
 342              	.Letext0:
 343              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 344              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 345              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 346              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 347              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccbZcRVN.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccbZcRVN.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccbZcRVN.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccbZcRVN.s:331    .text.MX_GPIO_Init:0000000000000180 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
