Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan 23 11:59:58 2020
| Host         : WK142 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   680 |
| Unused register locations in slices containing registers |  1214 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           22 |
|      4 |           14 |
|      6 |           15 |
|      8 |           87 |
|     10 |           31 |
|     12 |           14 |
|     14 |           23 |
|    16+ |          474 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10580 |         1532 |
| No           | No                    | Yes                    |             418 |           77 |
| No           | Yes                   | No                     |            4582 |          817 |
| Yes          | No                    | No                     |            5396 |          753 |
| Yes          | No                    | Yes                    |             284 |           34 |
| Yes          | Yes                   | No                     |           11302 |         1642 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                                                                                                                                                             Enable Signal                                                                                                                                                                                             |                                                                                                                      Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                           | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              2 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              2 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[0]                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                1 |              2 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                           | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                          |                1 |              4 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                1 |              6 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps7_0_133M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_video/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                                                                                                                                                                           | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                                                                                                                                                                                                                                                        | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                      | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                          |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                            |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                        |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                     |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                  | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                     |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_7_out                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                                                | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/p_0_in                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/LockedSync/aRst_int                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                    |                1 |              8 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                                                                                                                                   | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pWrA_reg[0]                                                                                                                                                                                  |                1 |             10 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                                                                                                                                                               | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                  |                1 |             10 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                3 |             10 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                                                                                                                                   | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pWrA_reg[0]                                                                                                                                                                                  |                1 |             10 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                                                                                                                                                               | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[4]                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_burst_dbeat_cntr_reg[4][0] |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0][0]                                                                                                                    |                2 |             10 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                          |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/sel                                                                                                                                                                                                                                                                                                                                                            | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                            |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                           |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                        |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4][0]                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_24_out                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/E[0]                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg[0]                                                                                                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |                1 |             10 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                                                                                                                                   | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pWrA_reg[0]                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                        |                2 |             10 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                                                                                                                                                               | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                  |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                           |                2 |             12 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                      |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                           |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                  |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                              |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                          |                2 |             12 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                           |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/rst_ps7_0_133M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps7_0_133M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                               |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                          |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/s_fsync_d2_reg                                                                                                                                                                                                      |                3 |             14 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_out/U0/U_TC_TOP/reset                                                                                                                                                                                                                     |                3 |             14 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                   |                2 |             14 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                            |                1 |             14 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                       |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                      |                2 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/current_state_reg[0][0]                                                                                                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                   | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                         |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                                      | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                         |                2 |             14 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pWrA_reg[0]                                                                                                                                                                                  |                2 |             14 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                   |                2 |             14 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                   |                3 |             14 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pWrA_reg[0]                                                                                                                                                                                  |                2 |             14 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pWrA_reg[0]                                                                                                                                                                                  |                2 |             14 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                      |                3 |             16 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                    | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                   | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7][0]                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                   |                2 |             16 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[0]                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_video/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/dmacr_i_reg[1]                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21][0]                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17][0]                                                                   |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                           |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                  |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                          |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                   | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                   |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                |                                                                                                                                                                                                                                                           |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                                                                                                               | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                   |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6][0]                                                                                 |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                6 |             20 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                             |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                               | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                   |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                             |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                        | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                               | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                             | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                    | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                       | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                   |                4 |             20 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                               |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                           |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                          |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                      |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                2 |             22 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                2 |             22 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                4 |             22 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                       |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |                5 |             22 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                        |                2 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |             22 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                        |                2 |             22 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                      |                3 |             22 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                3 |             22 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                        |                2 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                        |                3 |             24 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_d                                                                                                                                                                                                                                                                                                                                  | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                                                                           |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                              |                2 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                 |                3 |             24 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_9                                                                                                                                                                                                                                                                                                                             | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                            |                2 |             24 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                           |                8 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                 |                3 |             24 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_9                                                                                                                                                                                                                                                                                                                             | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                             |                2 |             24 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_2                                                                                                                                                                                                                                                                                                                           | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                            |                4 |             24 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                              |                4 |             24 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_4                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                            |                2 |             24 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_8                                                                                                                                                                                                                                                                                                                             | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                            |                3 |             24 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_3                                                                                                                                                                                                                                                                                                                        | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                            |                3 |             24 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_6                                                                                                                                                                                                                                                                                                                               | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                            |                3 |             24 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[0]_i_1_n_0                                                                                                                                                                                  |                3 |             24 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1_n_0                                                                                                                                                                                  |                3 |             24 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_count                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                                                                    |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                   |                3 |             24 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                            |                3 |             24 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/last_chroma                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                             |                2 |             24 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[0]_i_1_n_0                                                                                                                                                                    |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             24 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_2                                                                                                                                                                                                                                                                                                                           | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                             |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                      |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                 |                4 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                      |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                              |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                              |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                        |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                              |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                              |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                        |                3 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                             |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                4 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                       |                4 |             26 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                          |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                4 |             26 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                            |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |                2 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg[0] | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/SR[0]                                                                                                                                                                                           |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                 |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[12][0]                                                                                                                                              |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_DWIDTH_NO_SOF.all_lines_xfred_reg[0]                                                                                                                                                 |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                 |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                          |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                     |               14 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                 |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                          |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                               |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                6 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                    |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                          |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                    |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                      |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                        |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                        |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                              |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                      |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                      |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                5 |             32 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                          |                5 |             32 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                2 |             32 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                              |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]                                                                                                                                                               |                                                                                                                                                                                                                                                           |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[15]_0                                                                                                                                    |               13 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                         |                                                                                                                                                                                                                                                           |                3 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                3 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                3 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                        |                6 |             42 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                             |                9 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                       |                6 |             42 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                                                                                                                                           | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                9 |             44 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                 |                4 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                          |                5 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/E[0]                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                          |                4 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                   |                5 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                            |                4 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                 |                5 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/dmacr_i_reg[1]                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |                4 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                              |                4 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                |                8 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             46 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |               10 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                                                                                                                                           | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |               11 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                                                                                                                                           | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |               12 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |               11 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                9 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                                                                                                                                           | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                8 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                                                                                                                                           | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                8 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |               11 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                                                                                                                                           | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |               11 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                                                                                                                                           | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                9 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                           | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/sel                                                                                                                                                                                                                                                                                                                                                  | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                    |                6 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                6 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                                                                                                                                           | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/sel                                                                                                                                                                                                                                                                                                                                                  | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                    |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                    | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                               |                6 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                5 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               10 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               10 |             48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                3 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int_5                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                            |                6 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               13 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int_7                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                            |                8 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               11 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               11 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               13 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               13 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                3 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               12 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                         |                7 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/sel                                                                                                                                                                                                                                                                                                                                                  | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                    |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                3 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0                                                                                                                                                                                                                                                                                  | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                             |                4 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                                                                                                                                           | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |               11 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                8 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                7 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               12 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                9 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                                              |                5 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                6 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               11 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                8 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                7 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               13 |             48 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                8 |             48 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                                                                                                                                           | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                8 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             50 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                            |                8 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |               10 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                8 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             50 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                   | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                              |                7 |             50 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               13 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                5 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                5 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             50 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                           | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                7 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                9 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                9 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                8 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                8 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                7 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             50 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                7 |             52 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                6 |             52 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               10 |             52 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                8 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               14 |             52 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               10 |             52 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                8 |             52 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                8 |             52 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                6 |             52 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |               11 |             52 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                9 |             52 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                9 |             52 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                8 |             52 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                9 |             52 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                9 |             52 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                6 |             52 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                                                                                                                                          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                8 |             52 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                             |                4 |             52 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                8 |             52 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               10 |             52 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                                                                                                                                         | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               11 |             52 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                                             | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |                5 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                8 |             54 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                   |                8 |             54 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                              |               10 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[2]_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                5 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                4 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                          |                9 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_user_reg_out_reg[0][0]                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                          |               10 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                    |               17 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                    |                6 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                      |                8 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                        |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[15]                                                              |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                        |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                        |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                  |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                        |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |                8 |             64 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                                             |               10 |             64 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                   |                8 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                      |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                      |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                6 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |               11 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                          |                8 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                5 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                      |               11 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                               | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |               10 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |               15 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |               11 |             66 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                  |               15 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                8 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               10 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |               10 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                              |                6 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                  |                8 |             72 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                           | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                          |                9 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |               10 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |               12 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |               19 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_last_reg_out_reg[0]                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                 |               14 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                 |               11 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               14 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0][0]                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                8 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_last_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |               10 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |               16 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                5 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                    |               10 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                          |                8 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                    |               13 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                    |                7 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                6 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_video/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |               13 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                    |               11 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                 |                7 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               11 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |               10 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                        |                9 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               10 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |               11 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |               11 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |               10 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tvalid_reg[0]                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg_0[0]                                                                                                                                               |               10 |            100 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                7 |            100 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |               19 |            100 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                7 |            100 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tvalid_reg[0]                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg_0[0]                                                                                                                                               |                8 |            100 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                        |               16 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |               18 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |               19 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                  |               18 |            120 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |               22 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |               18 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               13 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                          |               16 |            130 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |               32 |            130 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |               17 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0][0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |               16 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               28 |            144 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               16 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               24 |            156 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/VID_RESET0                                                                                                                                                |               23 |            162 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               24 |            196 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               43 |            206 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               27 |            206 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          | design_1_i/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               26 |            206 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                |               49 |            218 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |               26 |            218 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                               |               36 |            276 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                        |               27 |            282 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                               |               31 |            282 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                 |               43 |            290 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                                                                                                                                                        | design_1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               46 |            346 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClk         |                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |              101 |            830 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |              216 |           1314 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |              192 |           1394 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |              211 |           1546 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |              320 |           2300 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |              478 |           3180 |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


