Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jun 14 08:56:12 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/feedforward_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_89_reg_3749_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 1.942ns (34.118%)  route 3.750ns (65.882%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_89_reg_3749_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_89_reg_3749_reg[1]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_89_reg_3749[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.569 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_15/O
                         net (fo=3, unplaced)         1.129     3.698    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_15_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.822 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_24/O
                         net (fo=2, unplaced)         0.460     4.282    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_24_n_5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.406 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_11/O
                         net (fo=3, unplaced)         0.920     5.326    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_11_n_5
                         LUT3 (Prop_lut3_I0_O)        0.124     5.450 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[3]_i_2/O
                         net (fo=1, unplaced)         0.473     5.923    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[3]_i_2_n_5
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.319 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.328    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[3]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.665 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[6]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     6.665    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_fu_3467_p2[5]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[5]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_152_reg_3829_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 1.942ns (34.118%)  route 3.750ns (65.882%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_152_reg_3829_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_152_reg_3829_reg[1]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_152_reg_3829[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.569 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_15/O
                         net (fo=3, unplaced)         1.129     3.698    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_15_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.822 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_24/O
                         net (fo=2, unplaced)         0.460     4.282    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_24_n_5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.406 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_11/O
                         net (fo=3, unplaced)         0.920     5.326    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_11_n_5
                         LUT3 (Prop_lut3_I0_O)        0.124     5.450 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[3]_i_2/O
                         net (fo=1, unplaced)         0.473     5.923    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[3]_i_2_n_5
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.319 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.328    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[3]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.665 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[6]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     6.665    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_fu_3661_p2[5]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[5]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_27_reg_1893_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 1.942ns (34.118%)  route 3.750ns (65.882%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_27_reg_1893_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_27_reg_1893_reg[1]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_27_reg_1893[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.569 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_15/O
                         net (fo=3, unplaced)         1.129     3.698    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_15_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.822 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_24/O
                         net (fo=2, unplaced)         0.460     4.282    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_24_n_5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.406 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_11/O
                         net (fo=3, unplaced)         0.920     5.326    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_11_n_5
                         LUT3 (Prop_lut3_I0_O)        0.124     5.450 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[3]_i_2/O
                         net (fo=1, unplaced)         0.473     5.923    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[3]_i_2_n_5
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.319 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.328    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[3]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.665 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[6]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     6.665    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_fu_1828_p2[5]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[5]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_89_reg_3749_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.857ns (33.119%)  route 3.750ns (66.881%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_89_reg_3749_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_89_reg_3749_reg[1]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_89_reg_3749[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.569 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_15/O
                         net (fo=3, unplaced)         1.129     3.698    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_15_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.822 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_24/O
                         net (fo=2, unplaced)         0.460     4.282    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_24_n_5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.406 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_11/O
                         net (fo=3, unplaced)         0.920     5.326    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_11_n_5
                         LUT3 (Prop_lut3_I0_O)        0.124     5.450 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[3]_i_2/O
                         net (fo=1, unplaced)         0.473     5.923    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[3]_i_2_n_5
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.319 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.328    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[3]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.580 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[6]_i_1/CO[2]
                         net (fo=1, unplaced)         0.000     6.580    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_fu_3467_p2[6]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.094    10.983    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[6]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_152_reg_3829_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.857ns (33.119%)  route 3.750ns (66.881%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_152_reg_3829_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_152_reg_3829_reg[1]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_152_reg_3829[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.569 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_15/O
                         net (fo=3, unplaced)         1.129     3.698    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_15_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.822 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_24/O
                         net (fo=2, unplaced)         0.460     4.282    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_24_n_5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.406 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_11/O
                         net (fo=3, unplaced)         0.920     5.326    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_11_n_5
                         LUT3 (Prop_lut3_I0_O)        0.124     5.450 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[3]_i_2/O
                         net (fo=1, unplaced)         0.473     5.923    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[3]_i_2_n_5
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.319 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.328    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[3]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.580 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[6]_i_1/CO[2]
                         net (fo=1, unplaced)         0.000     6.580    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_fu_3661_p2[6]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.094    10.983    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[6]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_27_reg_1893_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.857ns (33.119%)  route 3.750ns (66.881%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_27_reg_1893_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_27_reg_1893_reg[1]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_27_reg_1893[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.569 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_15/O
                         net (fo=3, unplaced)         1.129     3.698    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_15_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.822 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_24/O
                         net (fo=2, unplaced)         0.460     4.282    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_24_n_5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.406 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_11/O
                         net (fo=3, unplaced)         0.920     5.326    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_11_n_5
                         LUT3 (Prop_lut3_I0_O)        0.124     5.450 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[3]_i_2/O
                         net (fo=1, unplaced)         0.473     5.923    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[3]_i_2_n_5
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.319 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.328    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[3]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.580 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[6]_i_1/CO[2]
                         net (fo=1, unplaced)         0.000     6.580    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_fu_1828_p2[6]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.094    10.983    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[6]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_89_reg_3749_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.837ns (32.880%)  route 3.750ns (67.120%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_89_reg_3749_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_89_reg_3749_reg[1]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_89_reg_3749[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.569 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_15/O
                         net (fo=3, unplaced)         1.129     3.698    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_15_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.822 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_24/O
                         net (fo=2, unplaced)         0.460     4.282    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_24_n_5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.406 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_11/O
                         net (fo=3, unplaced)         0.920     5.326    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[6]_i_11_n_5
                         LUT3 (Prop_lut3_I0_O)        0.124     5.450 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[3]_i_2/O
                         net (fo=1, unplaced)         0.473     5.923    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874[3]_i_2_n_5
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.319 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.328    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[3]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.560 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[6]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     6.560    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_fu_3467_p2[4]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_124_reg_3874_reg[4]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_152_reg_3829_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.837ns (32.880%)  route 3.750ns (67.120%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_152_reg_3829_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_152_reg_3829_reg[1]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_152_reg_3829[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.569 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_15/O
                         net (fo=3, unplaced)         1.129     3.698    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_15_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.822 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_24/O
                         net (fo=2, unplaced)         0.460     4.282    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_24_n_5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.406 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_11/O
                         net (fo=3, unplaced)         0.920     5.326    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[6]_i_11_n_5
                         LUT3 (Prop_lut3_I0_O)        0.124     5.450 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[3]_i_2/O
                         net (fo=1, unplaced)         0.473     5.923    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879[3]_i_2_n_5
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.319 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.328    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[3]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.560 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[6]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     6.560    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_fu_3661_p2[4]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/add_ln51_187_reg_3879_reg[4]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_27_reg_1893_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.837ns (32.880%)  route 3.750ns (67.120%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_27_reg_1893_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_27_reg_1893_reg[1]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_27_reg_1893[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.569 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_15/O
                         net (fo=3, unplaced)         1.129     3.698    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_15_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.822 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_24/O
                         net (fo=2, unplaced)         0.460     4.282    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_24_n_5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.406 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_11/O
                         net (fo=3, unplaced)         0.920     5.326    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[6]_i_11_n_5
                         LUT3 (Prop_lut3_I0_O)        0.124     5.450 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[3]_i_2/O
                         net (fo=1, unplaced)         0.473     5.923    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938[3]_i_2_n_5
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.319 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.328    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[3]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.560 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[6]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     6.560    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_fu_1828_p2[4]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/cnt_1_reg_1938_reg[4]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_389_reg_21819_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/layer1_activations_1_U/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 2.075ns (39.914%)  route 3.124ns (60.086%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_389_reg_21819_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_389_reg_21819_reg[2]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_389_reg_21819[2]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.545 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ram_reg_i_107/O
                         net (fo=3, unplaced)         0.467     3.012    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ram_reg_i_107_n_5
                         LUT5 (Prop_lut5_I1_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ram_reg_i_94/O
                         net (fo=2, unplaced)         0.460     3.596    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ram_reg_i_94_n_5
                         LUT6 (Prop_lut6_I0_O)        0.124     3.720 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ram_reg_i_97/O
                         net (fo=1, unplaced)         0.000     3.720    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ram_reg_i_97_n_5
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.096 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ram_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.009     4.105    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ram_reg_i_57_n_5
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.436 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ram_reg_i_55/O[3]
                         net (fo=2, unplaced)         0.629     5.065    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604/cnt_3_fu_20822_p2[4]
                         LUT3 (Prop_lut3_I1_O)        0.307     5.372 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604/ram_reg_i_38/O
                         net (fo=1, unplaced)         0.800     6.172    bd_0_i/hls_inst/inst/layer1_activations_1_U/DIADI[5]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_1_U/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2848, unset)         0.924    10.924    bd_0_i/hls_inst/inst/layer1_activations_1_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_1_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/layer1_activations_1_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  4.476    




