/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire [28:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_4z[5] ? celloutsig_1_0z[12] : celloutsig_1_5z;
  assign celloutsig_0_4z = ~(celloutsig_0_0z[2] | in_data[32]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[1] | celloutsig_1_0z[11]);
  assign celloutsig_0_3z = { celloutsig_0_0z[6], celloutsig_0_1z, celloutsig_0_2z } + { in_data[29], celloutsig_0_2z, celloutsig_0_1z };
  reg [6:0] _04_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 7'h00;
    else _04_ <= { celloutsig_0_0z[4:1], celloutsig_0_3z };
  assign out_data[6:0] = _04_;
  assign celloutsig_0_6z = in_data[59:52] / { 1'h1, celloutsig_0_0z[4:3], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_7z = celloutsig_0_6z[2:0] / { 1'h1, in_data[2:1] };
  assign celloutsig_1_3z = in_data[110:98] === { in_data[181:170], celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_0z[6:4] > { celloutsig_1_0z[25], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_9z[3:2], celloutsig_1_18z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_11z } > { in_data[187:184], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_1_1z = - in_data[117:112];
  assign celloutsig_1_11z = - celloutsig_1_4z[7:1];
  assign celloutsig_0_0z = ~ in_data[89:82];
  assign celloutsig_1_18z = | { celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_1z = ~^ in_data[92:85];
  assign celloutsig_1_2z = ~^ { celloutsig_1_1z[0], celloutsig_1_1z };
  assign celloutsig_1_6z = ~^ { celloutsig_1_0z[7:0], celloutsig_1_2z };
  assign celloutsig_0_2z = ~^ { in_data[13:8], celloutsig_0_1z };
  assign celloutsig_1_17z = ~^ { celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_10z = ^ { celloutsig_1_1z[1:0], celloutsig_1_7z };
  assign celloutsig_1_0z = in_data[137:109] >> in_data[152:124];
  assign celloutsig_0_8z = { in_data[28:16], celloutsig_0_4z } <<< { in_data[63:61], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_4z = { in_data[132:126], celloutsig_1_2z } - { in_data[175:169], celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_0z[14:4] - celloutsig_1_0z[16:6];
  assign { out_data[128], out_data[96], out_data[45:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z };
endmodule
