verilog work ../../dcm24_to_50.v
verilog work ../example_design/dcm24_to_50_exdes.v
