# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 
# do fsd_testbench.ldo 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity period_dual_count
# -- Compiling architecture behavioral of period_dual_count
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity fsd_testbench
# -- Compiling architecture behavioral of fsd_testbench
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_dual_count
# vsim -t 1ps fsd_testbench 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_signed(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../modelsim_lib.util(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.fsd_testbench(behavioral)
# Loading work.period_dual_count(behavioral)
# .wave
# .structure
# .signals
add wave sim:/fsd_testbench/sync24_generation/count_val1
add wave sim:/fsd_testbench/sync24_generation/count_val2
add wave sim:/fsd_testbench/sync24_generation/tick_val1
add wave sim:/fsd_testbench/sync24_generation/tick_val2
add wave sim:/fsd_testbench/sync24_generation/bits1
add wave sim:/fsd_testbench/sync24_generation/bits2
add wave sim:/fsd_testbench/sync24_generation/mreset_i
add wave sim:/fsd_testbench/sync24_generation/clk_i
add wave sim:/fsd_testbench/sync24_generation/sync_reset_i
add wave sim:/fsd_testbench/sync24_generation/sync_o
add wave sim:/fsd_testbench/sync24_generation/sync_delayed_o
add wave sim:/fsd_testbench/sync24_generation/count1
add wave sim:/fsd_testbench/sync24_generation/count2
add wave sim:/fsd_testbench/sync24_generation/count1_is_one
add wave sim:/fsd_testbench/sync24_generation/count2_is_one_delayed1
add wave sim:/fsd_testbench/sync24_generation/load1
add wave sim:/fsd_testbench/sync24_generation/load2
add wave sim:/fsd_testbench/sync24_generation/en2
add wave sim:/fsd_testbench/sync24_generation/count1_tick
add wave sim:/fsd_testbench/sync24_generation/count2_tick
run
