// Seed: 2490628851
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    output logic id_4
);
  logic id_5;
  type_12(
      1
  );
  logic id_6;
  reg   id_7 = 1;
  assign id_6 = 1'b0;
  type_15(
      1'b0, 1, 1, 1, 1, 1, 1, id_6
  );
  always begin
    id_7 = 1;
    if (1) id_7 <= 1;
  end
endmodule
`default_nettype id_5
