<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>mce.h source code [linux-4.14.y/arch/x86/include/asm/mce.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="mca_config,mca_msr_regs,mce_log_buffer,mce_notifier_prios,mce_vendor_flags,mcp_flags "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/include/asm/mce.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.14.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>include</a>/<a href='./'>asm</a>/<a href='mce.h.html'>mce.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/_ASM_X86_MCE_H">_ASM_X86_MCE_H</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/_ASM_X86_MCE_H" data-ref="_M/_ASM_X86_MCE_H">_ASM_X86_MCE_H</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="../uapi/asm/mce.h.html">&lt;uapi/asm/mce.h&gt;</a></u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><i>/*</i></td></tr>
<tr><th id="8">8</th><td><i> * Machine Check support for x86</i></td></tr>
<tr><th id="9">9</th><td><i> */</i></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><i>/* MCG_CAP register defines */</i></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/MCG_BANKCNT_MASK" data-ref="_M/MCG_BANKCNT_MASK">MCG_BANKCNT_MASK</dfn>	0xff         /* Number of Banks */</u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/MCG_CTL_P" data-ref="_M/MCG_CTL_P">MCG_CTL_P</dfn>		(1ULL&lt;&lt;8)    /* MCG_CTL register available */</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/MCG_EXT_P" data-ref="_M/MCG_EXT_P">MCG_EXT_P</dfn>		(1ULL&lt;&lt;9)    /* Extended registers available */</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/MCG_CMCI_P" data-ref="_M/MCG_CMCI_P">MCG_CMCI_P</dfn>		(1ULL&lt;&lt;10)   /* CMCI supported */</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/MCG_EXT_CNT_MASK" data-ref="_M/MCG_EXT_CNT_MASK">MCG_EXT_CNT_MASK</dfn>	0xff0000     /* Number of Extended registers */</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/MCG_EXT_CNT_SHIFT" data-ref="_M/MCG_EXT_CNT_SHIFT">MCG_EXT_CNT_SHIFT</dfn>	16</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/MCG_EXT_CNT" data-ref="_M/MCG_EXT_CNT">MCG_EXT_CNT</dfn>(c)		(((c) &amp; MCG_EXT_CNT_MASK) &gt;&gt; MCG_EXT_CNT_SHIFT)</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/MCG_SER_P" data-ref="_M/MCG_SER_P">MCG_SER_P</dfn>		(1ULL&lt;&lt;24)   /* MCA recovery/new status bits */</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/MCG_ELOG_P" data-ref="_M/MCG_ELOG_P">MCG_ELOG_P</dfn>		(1ULL&lt;&lt;26)   /* Extended error log supported */</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/MCG_LMCE_P" data-ref="_M/MCG_LMCE_P">MCG_LMCE_P</dfn>		(1ULL&lt;&lt;27)   /* Local machine check supported */</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><i>/* MCG_STATUS register defines */</i></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/MCG_STATUS_RIPV" data-ref="_M/MCG_STATUS_RIPV">MCG_STATUS_RIPV</dfn>  (1ULL&lt;&lt;0)   /* restart ip valid */</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/MCG_STATUS_EIPV" data-ref="_M/MCG_STATUS_EIPV">MCG_STATUS_EIPV</dfn>  (1ULL&lt;&lt;1)   /* ip points to correct instruction */</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/MCG_STATUS_MCIP" data-ref="_M/MCG_STATUS_MCIP">MCG_STATUS_MCIP</dfn>  (1ULL&lt;&lt;2)   /* machine check in progress */</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/MCG_STATUS_LMCES" data-ref="_M/MCG_STATUS_LMCES">MCG_STATUS_LMCES</dfn> (1ULL&lt;&lt;3)   /* LMCE signaled */</u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/* MCG_EXT_CTL register defines */</i></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/MCG_EXT_CTL_LMCE_EN" data-ref="_M/MCG_EXT_CTL_LMCE_EN">MCG_EXT_CTL_LMCE_EN</dfn> (1ULL&lt;&lt;0) /* Enable LMCE */</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/* MCi_STATUS register defines */</i></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_VAL" data-ref="_M/MCI_STATUS_VAL">MCI_STATUS_VAL</dfn>   (1ULL&lt;&lt;63)  /* valid error */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_OVER" data-ref="_M/MCI_STATUS_OVER">MCI_STATUS_OVER</dfn>  (1ULL&lt;&lt;62)  /* previous errors lost */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_UC" data-ref="_M/MCI_STATUS_UC">MCI_STATUS_UC</dfn>    (1ULL&lt;&lt;61)  /* uncorrected error */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_EN" data-ref="_M/MCI_STATUS_EN">MCI_STATUS_EN</dfn>    (1ULL&lt;&lt;60)  /* error enabled */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_MISCV" data-ref="_M/MCI_STATUS_MISCV">MCI_STATUS_MISCV</dfn> (1ULL&lt;&lt;59)  /* misc error reg. valid */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_ADDRV" data-ref="_M/MCI_STATUS_ADDRV">MCI_STATUS_ADDRV</dfn> (1ULL&lt;&lt;58)  /* addr reg. valid */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_PCC" data-ref="_M/MCI_STATUS_PCC">MCI_STATUS_PCC</dfn>   (1ULL&lt;&lt;57)  /* processor context corrupt */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_S" data-ref="_M/MCI_STATUS_S">MCI_STATUS_S</dfn>	 (1ULL&lt;&lt;56)  /* Signaled machine check */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_AR" data-ref="_M/MCI_STATUS_AR">MCI_STATUS_AR</dfn>	 (1ULL&lt;&lt;55)  /* Action required */</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/* AMD-specific bits */</i></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_TCC" data-ref="_M/MCI_STATUS_TCC">MCI_STATUS_TCC</dfn>		(1ULL&lt;&lt;55)  /* Task context corrupt */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_SYNDV" data-ref="_M/MCI_STATUS_SYNDV">MCI_STATUS_SYNDV</dfn>	(1ULL&lt;&lt;53)  /* synd reg. valid */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_DEFERRED" data-ref="_M/MCI_STATUS_DEFERRED">MCI_STATUS_DEFERRED</dfn>	(1ULL&lt;&lt;44)  /* uncorrected error, deferred exception */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_POISON" data-ref="_M/MCI_STATUS_POISON">MCI_STATUS_POISON</dfn>	(1ULL&lt;&lt;43)  /* access poisonous data */</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/*</i></td></tr>
<tr><th id="50">50</th><td><i> * McaX field if set indicates a given bank supports MCA extensions:</i></td></tr>
<tr><th id="51">51</th><td><i> *  - Deferred error interrupt type is specifiable by bank.</i></td></tr>
<tr><th id="52">52</th><td><i> *  - MCx_MISC0[BlkPtr] field indicates presence of extended MISC registers,</i></td></tr>
<tr><th id="53">53</th><td><i> *    But should not be used to determine MSR numbers.</i></td></tr>
<tr><th id="54">54</th><td><i> *  - TCC bit is present in MCx_STATUS.</i></td></tr>
<tr><th id="55">55</th><td><i> */</i></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/MCI_CONFIG_MCAX" data-ref="_M/MCI_CONFIG_MCAX">MCI_CONFIG_MCAX</dfn>		0x1</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/MCI_IPID_MCATYPE" data-ref="_M/MCI_IPID_MCATYPE">MCI_IPID_MCATYPE</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/MCI_IPID_HWID" data-ref="_M/MCI_IPID_HWID">MCI_IPID_HWID</dfn>		0xFFF</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/*</i></td></tr>
<tr><th id="61">61</th><td><i> * Note that the full MCACOD field of IA32_MCi_STATUS MSR is</i></td></tr>
<tr><th id="62">62</th><td><i> * bits 15:0.  But bit 12 is the 'F' bit, defined for corrected</i></td></tr>
<tr><th id="63">63</th><td><i> * errors to indicate that errors are being filtered by hardware.</i></td></tr>
<tr><th id="64">64</th><td><i> * We should mask out bit 12 when looking for specific signatures</i></td></tr>
<tr><th id="65">65</th><td><i> * of uncorrected errors - so the F bit is deliberately skipped</i></td></tr>
<tr><th id="66">66</th><td><i> * in this #define.</i></td></tr>
<tr><th id="67">67</th><td><i> */</i></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/MCACOD" data-ref="_M/MCACOD">MCACOD</dfn>		  0xefff     /* MCA Error Code */</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i>/* Architecturally defined codes from SDM Vol. 3B Chapter 15 */</i></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/MCACOD_SCRUB" data-ref="_M/MCACOD_SCRUB">MCACOD_SCRUB</dfn>	0x00C0	/* 0xC0-0xCF Memory Scrubbing */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/MCACOD_SCRUBMSK" data-ref="_M/MCACOD_SCRUBMSK">MCACOD_SCRUBMSK</dfn>	0xeff0	/* Skip bit 12 ('F' bit) */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/MCACOD_L3WB" data-ref="_M/MCACOD_L3WB">MCACOD_L3WB</dfn>	0x017A	/* L3 Explicit Writeback */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/MCACOD_DATA" data-ref="_M/MCACOD_DATA">MCACOD_DATA</dfn>	0x0134	/* Data Load */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/MCACOD_INSTR" data-ref="_M/MCACOD_INSTR">MCACOD_INSTR</dfn>	0x0150	/* Instruction Fetch */</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/* MCi_MISC register defines */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/MCI_MISC_ADDR_LSB" data-ref="_M/MCI_MISC_ADDR_LSB">MCI_MISC_ADDR_LSB</dfn>(m)	((m) &amp; 0x3f)</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/MCI_MISC_ADDR_MODE" data-ref="_M/MCI_MISC_ADDR_MODE">MCI_MISC_ADDR_MODE</dfn>(m)	(((m) &gt;&gt; 6) &amp; 7)</u></td></tr>
<tr><th id="80">80</th><td><u>#define  <dfn class="macro" id="_M/MCI_MISC_ADDR_SEGOFF" data-ref="_M/MCI_MISC_ADDR_SEGOFF">MCI_MISC_ADDR_SEGOFF</dfn>	0	/* segment offset */</u></td></tr>
<tr><th id="81">81</th><td><u>#define  <dfn class="macro" id="_M/MCI_MISC_ADDR_LINEAR" data-ref="_M/MCI_MISC_ADDR_LINEAR">MCI_MISC_ADDR_LINEAR</dfn>	1	/* linear address */</u></td></tr>
<tr><th id="82">82</th><td><u>#define  <dfn class="macro" id="_M/MCI_MISC_ADDR_PHYS" data-ref="_M/MCI_MISC_ADDR_PHYS">MCI_MISC_ADDR_PHYS</dfn>	2	/* physical address */</u></td></tr>
<tr><th id="83">83</th><td><u>#define  <dfn class="macro" id="_M/MCI_MISC_ADDR_MEM" data-ref="_M/MCI_MISC_ADDR_MEM">MCI_MISC_ADDR_MEM</dfn>	3	/* memory address */</u></td></tr>
<tr><th id="84">84</th><td><u>#define  <dfn class="macro" id="_M/MCI_MISC_ADDR_GENERIC" data-ref="_M/MCI_MISC_ADDR_GENERIC">MCI_MISC_ADDR_GENERIC</dfn>	7	/* generic */</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/* CTL2 register defines */</i></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/MCI_CTL2_CMCI_EN" data-ref="_M/MCI_CTL2_CMCI_EN">MCI_CTL2_CMCI_EN</dfn>		(1ULL &lt;&lt; 30)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/MCI_CTL2_CMCI_THRESHOLD_MASK" data-ref="_M/MCI_CTL2_CMCI_THRESHOLD_MASK">MCI_CTL2_CMCI_THRESHOLD_MASK</dfn>	0x7fffULL</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/MCJ_CTX_MASK" data-ref="_M/MCJ_CTX_MASK">MCJ_CTX_MASK</dfn>		3</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/MCJ_CTX" data-ref="_M/MCJ_CTX">MCJ_CTX</dfn>(flags)		((flags) &amp; MCJ_CTX_MASK)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/MCJ_CTX_RANDOM" data-ref="_M/MCJ_CTX_RANDOM">MCJ_CTX_RANDOM</dfn>		0    /* inject context: random */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/MCJ_CTX_PROCESS" data-ref="_M/MCJ_CTX_PROCESS">MCJ_CTX_PROCESS</dfn>		0x1  /* inject context: process */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/MCJ_CTX_IRQ" data-ref="_M/MCJ_CTX_IRQ">MCJ_CTX_IRQ</dfn>		0x2  /* inject context: IRQ */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/MCJ_NMI_BROADCAST" data-ref="_M/MCJ_NMI_BROADCAST">MCJ_NMI_BROADCAST</dfn>	0x4  /* do NMI broadcasting */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/MCJ_EXCEPTION" data-ref="_M/MCJ_EXCEPTION">MCJ_EXCEPTION</dfn>		0x8  /* raise as exception */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/MCJ_IRQ_BROADCAST" data-ref="_M/MCJ_IRQ_BROADCAST">MCJ_IRQ_BROADCAST</dfn>	0x10 /* do IRQ broadcasting */</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/MCE_OVERFLOW" data-ref="_M/MCE_OVERFLOW">MCE_OVERFLOW</dfn> 0		/* bit 0 in flags means overflow */</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/MCE_LOG_LEN" data-ref="_M/MCE_LOG_LEN">MCE_LOG_LEN</dfn> 32</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/MCE_LOG_SIGNATURE" data-ref="_M/MCE_LOG_SIGNATURE">MCE_LOG_SIGNATURE</dfn>	"MACHINECHECK"</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* AMD Scalable MCA */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MC0_CTL" data-ref="_M/MSR_AMD64_SMCA_MC0_CTL">MSR_AMD64_SMCA_MC0_CTL</dfn>		0xc0002000</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MC0_STATUS" data-ref="_M/MSR_AMD64_SMCA_MC0_STATUS">MSR_AMD64_SMCA_MC0_STATUS</dfn>	0xc0002001</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MC0_ADDR" data-ref="_M/MSR_AMD64_SMCA_MC0_ADDR">MSR_AMD64_SMCA_MC0_ADDR</dfn>		0xc0002002</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MC0_MISC0" data-ref="_M/MSR_AMD64_SMCA_MC0_MISC0">MSR_AMD64_SMCA_MC0_MISC0</dfn>	0xc0002003</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MC0_CONFIG" data-ref="_M/MSR_AMD64_SMCA_MC0_CONFIG">MSR_AMD64_SMCA_MC0_CONFIG</dfn>	0xc0002004</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MC0_IPID" data-ref="_M/MSR_AMD64_SMCA_MC0_IPID">MSR_AMD64_SMCA_MC0_IPID</dfn>		0xc0002005</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MC0_SYND" data-ref="_M/MSR_AMD64_SMCA_MC0_SYND">MSR_AMD64_SMCA_MC0_SYND</dfn>		0xc0002006</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MC0_DESTAT" data-ref="_M/MSR_AMD64_SMCA_MC0_DESTAT">MSR_AMD64_SMCA_MC0_DESTAT</dfn>	0xc0002008</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MC0_DEADDR" data-ref="_M/MSR_AMD64_SMCA_MC0_DEADDR">MSR_AMD64_SMCA_MC0_DEADDR</dfn>	0xc0002009</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MC0_MISC1" data-ref="_M/MSR_AMD64_SMCA_MC0_MISC1">MSR_AMD64_SMCA_MC0_MISC1</dfn>	0xc000200a</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MCx_CTL" data-ref="_M/MSR_AMD64_SMCA_MCx_CTL">MSR_AMD64_SMCA_MCx_CTL</dfn>(x)	(MSR_AMD64_SMCA_MC0_CTL + 0x10*(x))</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MCx_STATUS" data-ref="_M/MSR_AMD64_SMCA_MCx_STATUS">MSR_AMD64_SMCA_MCx_STATUS</dfn>(x)	(MSR_AMD64_SMCA_MC0_STATUS + 0x10*(x))</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MCx_ADDR" data-ref="_M/MSR_AMD64_SMCA_MCx_ADDR">MSR_AMD64_SMCA_MCx_ADDR</dfn>(x)	(MSR_AMD64_SMCA_MC0_ADDR + 0x10*(x))</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MCx_MISC" data-ref="_M/MSR_AMD64_SMCA_MCx_MISC">MSR_AMD64_SMCA_MCx_MISC</dfn>(x)	(MSR_AMD64_SMCA_MC0_MISC0 + 0x10*(x))</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MCx_CONFIG" data-ref="_M/MSR_AMD64_SMCA_MCx_CONFIG">MSR_AMD64_SMCA_MCx_CONFIG</dfn>(x)	(MSR_AMD64_SMCA_MC0_CONFIG + 0x10*(x))</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MCx_IPID" data-ref="_M/MSR_AMD64_SMCA_MCx_IPID">MSR_AMD64_SMCA_MCx_IPID</dfn>(x)	(MSR_AMD64_SMCA_MC0_IPID + 0x10*(x))</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MCx_SYND" data-ref="_M/MSR_AMD64_SMCA_MCx_SYND">MSR_AMD64_SMCA_MCx_SYND</dfn>(x)	(MSR_AMD64_SMCA_MC0_SYND + 0x10*(x))</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MCx_DESTAT" data-ref="_M/MSR_AMD64_SMCA_MCx_DESTAT">MSR_AMD64_SMCA_MCx_DESTAT</dfn>(x)	(MSR_AMD64_SMCA_MC0_DESTAT + 0x10*(x))</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MCx_DEADDR" data-ref="_M/MSR_AMD64_SMCA_MCx_DEADDR">MSR_AMD64_SMCA_MCx_DEADDR</dfn>(x)	(MSR_AMD64_SMCA_MC0_DEADDR + 0x10*(x))</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/MSR_AMD64_SMCA_MCx_MISCy" data-ref="_M/MSR_AMD64_SMCA_MCx_MISCy">MSR_AMD64_SMCA_MCx_MISCy</dfn>(x, y)	((MSR_AMD64_SMCA_MC0_MISC1 + y) + (0x10*(x)))</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><i>/*</i></td></tr>
<tr><th id="127">127</th><td><i> * This structure contains all data related to the MCE log.  Also</i></td></tr>
<tr><th id="128">128</th><td><i> * carries a signature to make it easier to find from external</i></td></tr>
<tr><th id="129">129</th><td><i> * debugging tools.  Each entry is only valid when its finished flag</i></td></tr>
<tr><th id="130">130</th><td><i> * is set.</i></td></tr>
<tr><th id="131">131</th><td><i> */</i></td></tr>
<tr><th id="132">132</th><td><b>struct</b> <dfn class="type def" id="mce_log_buffer" title='mce_log_buffer' data-ref="mce_log_buffer">mce_log_buffer</dfn> {</td></tr>
<tr><th id="133">133</th><td>	<em>char</em> <dfn class="decl field" id="mce_log_buffer::signature" title='mce_log_buffer::signature' data-ref="mce_log_buffer::signature">signature</dfn>[<var>12</var>]; <i>/* "MACHINECHECK" */</i></td></tr>
<tr><th id="134">134</th><td>	<em>unsigned</em> <dfn class="decl field" id="mce_log_buffer::len" title='mce_log_buffer::len' data-ref="mce_log_buffer::len">len</dfn>;	    <i>/* = MCE_LOG_LEN */</i></td></tr>
<tr><th id="135">135</th><td>	<em>unsigned</em> <dfn class="decl field" id="mce_log_buffer::next" title='mce_log_buffer::next' data-ref="mce_log_buffer::next">next</dfn>;</td></tr>
<tr><th id="136">136</th><td>	<em>unsigned</em> <dfn class="decl field" id="mce_log_buffer::flags" title='mce_log_buffer::flags' data-ref="mce_log_buffer::flags">flags</dfn>;</td></tr>
<tr><th id="137">137</th><td>	<em>unsigned</em> <dfn class="decl field" id="mce_log_buffer::recordlen" title='mce_log_buffer::recordlen' data-ref="mce_log_buffer::recordlen">recordlen</dfn>;	<i>/* length of struct mce */</i></td></tr>
<tr><th id="138">138</th><td>	<b>struct</b> <a class="type" href="../uapi/asm/mce.h.html#mce" title='mce' data-ref="mce">mce</a> <dfn class="decl field" id="mce_log_buffer::entry" title='mce_log_buffer::entry' data-ref="mce_log_buffer::entry">entry</dfn>[<a class="macro" href="#101" title="32" data-ref="_M/MCE_LOG_LEN">MCE_LOG_LEN</a>];</td></tr>
<tr><th id="139">139</th><td>};</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><b>struct</b> <dfn class="type def" id="mca_config" title='mca_config' data-ref="mca_config">mca_config</dfn> {</td></tr>
<tr><th id="142">142</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="mca_config::dont_log_ce" title='mca_config::dont_log_ce' data-ref="mca_config::dont_log_ce">dont_log_ce</dfn>;</td></tr>
<tr><th id="143">143</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="mca_config::cmci_disabled" title='mca_config::cmci_disabled' data-ref="mca_config::cmci_disabled">cmci_disabled</dfn>;</td></tr>
<tr><th id="144">144</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="mca_config::lmce_disabled" title='mca_config::lmce_disabled' data-ref="mca_config::lmce_disabled">lmce_disabled</dfn>;</td></tr>
<tr><th id="145">145</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="mca_config::ignore_ce" title='mca_config::ignore_ce' data-ref="mca_config::ignore_ce">ignore_ce</dfn>;</td></tr>
<tr><th id="146">146</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="mca_config::disabled" title='mca_config::disabled' data-ref="mca_config::disabled">disabled</dfn>;</td></tr>
<tr><th id="147">147</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="mca_config::ser" title='mca_config::ser' data-ref="mca_config::ser">ser</dfn>;</td></tr>
<tr><th id="148">148</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="mca_config::recovery" title='mca_config::recovery' data-ref="mca_config::recovery">recovery</dfn>;</td></tr>
<tr><th id="149">149</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="mca_config::bios_cmci_threshold" title='mca_config::bios_cmci_threshold' data-ref="mca_config::bios_cmci_threshold">bios_cmci_threshold</dfn>;</td></tr>
<tr><th id="150">150</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="mca_config::banks" title='mca_config::banks' data-ref="mca_config::banks">banks</dfn>;</td></tr>
<tr><th id="151">151</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#s8" title='s8' data-type='signed char' data-ref="s8">s8</a> <dfn class="decl field" id="mca_config::bootlog" title='mca_config::bootlog' data-ref="mca_config::bootlog">bootlog</dfn>;</td></tr>
<tr><th id="152">152</th><td>	<em>int</em> <dfn class="decl field" id="mca_config::tolerant" title='mca_config::tolerant' data-ref="mca_config::tolerant">tolerant</dfn>;</td></tr>
<tr><th id="153">153</th><td>	<em>int</em> <dfn class="decl field" id="mca_config::monarch_timeout" title='mca_config::monarch_timeout' data-ref="mca_config::monarch_timeout">monarch_timeout</dfn>;</td></tr>
<tr><th id="154">154</th><td>	<em>int</em> <dfn class="decl field" id="mca_config::panic_timeout" title='mca_config::panic_timeout' data-ref="mca_config::panic_timeout">panic_timeout</dfn>;</td></tr>
<tr><th id="155">155</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="mca_config::rip_msr" title='mca_config::rip_msr' data-ref="mca_config::rip_msr">rip_msr</dfn>;</td></tr>
<tr><th id="156">156</th><td>};</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><b>struct</b> <dfn class="type def" id="mce_vendor_flags" title='mce_vendor_flags' data-ref="mce_vendor_flags">mce_vendor_flags</dfn> {</td></tr>
<tr><th id="159">159</th><td>	<i>/*</i></td></tr>
<tr><th id="160">160</th><td><i>	 * Indicates that overflow conditions are not fatal, when set.</i></td></tr>
<tr><th id="161">161</th><td><i>	 */</i></td></tr>
<tr><th id="162">162</th><td>	<a class="typedef" href="../../../../include/uapi/asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="mce_vendor_flags::overflow_recov" title='mce_vendor_flags::overflow_recov' data-ref="mce_vendor_flags::overflow_recov">overflow_recov</dfn>	: <var>1</var>,</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>	<i>/*</i></td></tr>
<tr><th id="165">165</th><td><i>	 * (AMD) SUCCOR stands for S/W UnCorrectable error COntainment and</i></td></tr>
<tr><th id="166">166</th><td><i>	 * Recovery. It indicates support for data poisoning in HW and deferred</i></td></tr>
<tr><th id="167">167</th><td><i>	 * error interrupts.</i></td></tr>
<tr><th id="168">168</th><td><i>	 */</i></td></tr>
<tr><th id="169">169</th><td>	      <dfn class="decl field" id="mce_vendor_flags::succor" title='mce_vendor_flags::succor' data-ref="mce_vendor_flags::succor">succor</dfn>		: <var>1</var>,</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>	<i>/*</i></td></tr>
<tr><th id="172">172</th><td><i>	 * (AMD) SMCA: This bit indicates support for Scalable MCA which expands</i></td></tr>
<tr><th id="173">173</th><td><i>	 * the register space for each MCA bank and also increases number of</i></td></tr>
<tr><th id="174">174</th><td><i>	 * banks. Also, to accommodate the new banks and registers, the MCA</i></td></tr>
<tr><th id="175">175</th><td><i>	 * register space is moved to a new MSR range.</i></td></tr>
<tr><th id="176">176</th><td><i>	 */</i></td></tr>
<tr><th id="177">177</th><td>	      <dfn class="decl field" id="mce_vendor_flags::smca" title='mce_vendor_flags::smca' data-ref="mce_vendor_flags::smca">smca</dfn>		: <var>1</var>,</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>	      <dfn class="decl field" id="mce_vendor_flags::__reserved_0" title='mce_vendor_flags::__reserved_0' data-ref="mce_vendor_flags::__reserved_0">__reserved_0</dfn>	: <var>61</var>;</td></tr>
<tr><th id="180">180</th><td>};</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><b>struct</b> <dfn class="type def" id="mca_msr_regs" title='mca_msr_regs' data-ref="mca_msr_regs">mca_msr_regs</dfn> {</td></tr>
<tr><th id="183">183</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> (*<dfn class="decl field" id="mca_msr_regs::ctl" title='mca_msr_regs::ctl' data-ref="mca_msr_regs::ctl">ctl</dfn>)	(<em>int</em> <dfn class="local col2 decl" id="52bank" title='bank' data-type='int' data-ref="52bank">bank</dfn>);</td></tr>
<tr><th id="184">184</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> (*<dfn class="decl field" id="mca_msr_regs::status" title='mca_msr_regs::status' data-ref="mca_msr_regs::status">status</dfn>)	(<em>int</em> <dfn class="local col3 decl" id="53bank" title='bank' data-type='int' data-ref="53bank">bank</dfn>);</td></tr>
<tr><th id="185">185</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> (*<dfn class="decl field" id="mca_msr_regs::addr" title='mca_msr_regs::addr' data-ref="mca_msr_regs::addr">addr</dfn>)	(<em>int</em> <dfn class="local col4 decl" id="54bank" title='bank' data-type='int' data-ref="54bank">bank</dfn>);</td></tr>
<tr><th id="186">186</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> (*<dfn class="decl field" id="mca_msr_regs::misc" title='mca_msr_regs::misc' data-ref="mca_msr_regs::misc">misc</dfn>)	(<em>int</em> <dfn class="local col5 decl" id="55bank" title='bank' data-type='int' data-ref="55bank">bank</dfn>);</td></tr>
<tr><th id="187">187</th><td>};</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><b>extern</b> <b>struct</b> <a class="type" href="#mce_vendor_flags" title='mce_vendor_flags' data-ref="mce_vendor_flags">mce_vendor_flags</a> <dfn class="decl" id="mce_flags" title='mce_flags' data-ref="mce_flags">mce_flags</dfn>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><b>extern</b> <b>struct</b> <a class="type" href="#mca_msr_regs" title='mca_msr_regs' data-ref="mca_msr_regs">mca_msr_regs</a> <dfn class="decl" id="msr_ops" title='msr_ops' data-ref="msr_ops">msr_ops</dfn>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><b>enum</b> <dfn class="type def" id="mce_notifier_prios" title='mce_notifier_prios' data-ref="mce_notifier_prios">mce_notifier_prios</dfn> {</td></tr>
<tr><th id="194">194</th><td>	<dfn class="enum" id="MCE_PRIO_FIRST" title='MCE_PRIO_FIRST' data-ref="MCE_PRIO_FIRST">MCE_PRIO_FIRST</dfn>		= <a class="macro" href="../../../../include/linux/kernel.h.html#22" title="((int)(~0U&gt;&gt;1))" data-ref="_M/INT_MAX">INT_MAX</a>,</td></tr>
<tr><th id="195">195</th><td>	<dfn class="enum" id="MCE_PRIO_SRAO" title='MCE_PRIO_SRAO' data-ref="MCE_PRIO_SRAO">MCE_PRIO_SRAO</dfn>		= <a class="macro" href="../../../../include/linux/kernel.h.html#22" title="((int)(~0U&gt;&gt;1))" data-ref="_M/INT_MAX">INT_MAX</a> - <var>1</var>,</td></tr>
<tr><th id="196">196</th><td>	<dfn class="enum" id="MCE_PRIO_EXTLOG" title='MCE_PRIO_EXTLOG' data-ref="MCE_PRIO_EXTLOG">MCE_PRIO_EXTLOG</dfn>		= <a class="macro" href="../../../../include/linux/kernel.h.html#22" title="((int)(~0U&gt;&gt;1))" data-ref="_M/INT_MAX">INT_MAX</a> - <var>2</var>,</td></tr>
<tr><th id="197">197</th><td>	<dfn class="enum" id="MCE_PRIO_NFIT" title='MCE_PRIO_NFIT' data-ref="MCE_PRIO_NFIT">MCE_PRIO_NFIT</dfn>		= <a class="macro" href="../../../../include/linux/kernel.h.html#22" title="((int)(~0U&gt;&gt;1))" data-ref="_M/INT_MAX">INT_MAX</a> - <var>3</var>,</td></tr>
<tr><th id="198">198</th><td>	<dfn class="enum" id="MCE_PRIO_EDAC" title='MCE_PRIO_EDAC' data-ref="MCE_PRIO_EDAC">MCE_PRIO_EDAC</dfn>		= <a class="macro" href="../../../../include/linux/kernel.h.html#22" title="((int)(~0U&gt;&gt;1))" data-ref="_M/INT_MAX">INT_MAX</a> - <var>4</var>,</td></tr>
<tr><th id="199">199</th><td>	<dfn class="enum" id="MCE_PRIO_MCELOG" title='MCE_PRIO_MCELOG' data-ref="MCE_PRIO_MCELOG">MCE_PRIO_MCELOG</dfn>		= <var>1</var>,</td></tr>
<tr><th id="200">200</th><td>	<dfn class="enum" id="MCE_PRIO_LOWEST" title='MCE_PRIO_LOWEST' data-ref="MCE_PRIO_LOWEST">MCE_PRIO_LOWEST</dfn>		= <var>0</var>,</td></tr>
<tr><th id="201">201</th><td>};</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="mce_register_decode_chain" title='mce_register_decode_chain' data-ref="mce_register_decode_chain">mce_register_decode_chain</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/notifier.h.html#notifier_block" title='notifier_block' data-ref="notifier_block">notifier_block</a> *<dfn class="local col6 decl" id="56nb" title='nb' data-type='struct notifier_block *' data-ref="56nb">nb</dfn>);</td></tr>
<tr><th id="204">204</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="mce_unregister_decode_chain" title='mce_unregister_decode_chain' data-ref="mce_unregister_decode_chain">mce_unregister_decode_chain</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/notifier.h.html#notifier_block" title='notifier_block' data-ref="notifier_block">notifier_block</a> *<dfn class="local col7 decl" id="57nb" title='nb' data-type='struct notifier_block *' data-ref="57nb">nb</dfn>);</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><u>#include <a href="../../../../include/linux/percpu.h.html">&lt;linux/percpu.h&gt;</a></u></td></tr>
<tr><th id="207">207</th><td><u>#include <a href="../../../../include/linux/atomic.h.html">&lt;linux/atomic.h&gt;</a></u></td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><b>extern</b> <em>int</em> <dfn class="decl" id="mce_p5_enabled" title='mce_p5_enabled' data-ref="mce_p5_enabled">mce_p5_enabled</dfn>;</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#<span data-ppcond="211">ifdef</span> <span class="macro" data-ref="_M/CONFIG_X86_MCE">CONFIG_X86_MCE</span></u></td></tr>
<tr><th id="212">212</th><td><em>int</em> mcheck_init(<em>void</em>);</td></tr>
<tr><th id="213">213</th><td><em>void</em> mcheck_cpu_init(<b>struct</b> cpuinfo_x86 *c);</td></tr>
<tr><th id="214">214</th><td><em>void</em> mcheck_cpu_clear(<b>struct</b> cpuinfo_x86 *c);</td></tr>
<tr><th id="215">215</th><td><em>void</em> mcheck_vendor_init_severity(<em>void</em>);</td></tr>
<tr><th id="216">216</th><td><u>#<span data-ppcond="211">else</span></u></td></tr>
<tr><th id="217">217</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="mcheck_init" title='mcheck_init' data-ref="mcheck_init">mcheck_init</dfn>(<em>void</em>) { <b>return</b> <var>0</var>; }</td></tr>
<tr><th id="218">218</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="mcheck_cpu_init" title='mcheck_cpu_init' data-ref="mcheck_cpu_init">mcheck_cpu_init</dfn>(<b>struct</b> <a class="type" href="processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col8 decl" id="58c" title='c' data-type='struct cpuinfo_x86 *' data-ref="58c">c</dfn>) {}</td></tr>
<tr><th id="219">219</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="mcheck_cpu_clear" title='mcheck_cpu_clear' data-ref="mcheck_cpu_clear">mcheck_cpu_clear</dfn>(<b>struct</b> <a class="type" href="processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col9 decl" id="59c" title='c' data-type='struct cpuinfo_x86 *' data-ref="59c">c</dfn>) {}</td></tr>
<tr><th id="220">220</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="mcheck_vendor_init_severity" title='mcheck_vendor_init_severity' data-ref="mcheck_vendor_init_severity">mcheck_vendor_init_severity</dfn>(<em>void</em>) {}</td></tr>
<tr><th id="221">221</th><td><u>#<span data-ppcond="211">endif</span></u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><u>#<span data-ppcond="223">ifdef</span> <span class="macro" data-ref="_M/CONFIG_X86_ANCIENT_MCE">CONFIG_X86_ANCIENT_MCE</span></u></td></tr>
<tr><th id="224">224</th><td><em>void</em> intel_p5_mcheck_init(<b>struct</b> cpuinfo_x86 *c);</td></tr>
<tr><th id="225">225</th><td><em>void</em> winchip_mcheck_init(<b>struct</b> cpuinfo_x86 *c);</td></tr>
<tr><th id="226">226</th><td><em>static</em> <b>inline</b> <em>void</em> enable_p5_mce(<em>void</em>) { mce_p5_enabled = <var>1</var>; }</td></tr>
<tr><th id="227">227</th><td><u>#<span data-ppcond="223">else</span></u></td></tr>
<tr><th id="228">228</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="intel_p5_mcheck_init" title='intel_p5_mcheck_init' data-ref="intel_p5_mcheck_init">intel_p5_mcheck_init</dfn>(<b>struct</b> <a class="type" href="processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col0 decl" id="60c" title='c' data-type='struct cpuinfo_x86 *' data-ref="60c">c</dfn>) {}</td></tr>
<tr><th id="229">229</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="winchip_mcheck_init" title='winchip_mcheck_init' data-ref="winchip_mcheck_init">winchip_mcheck_init</dfn>(<b>struct</b> <a class="type" href="processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col1 decl" id="61c" title='c' data-type='struct cpuinfo_x86 *' data-ref="61c">c</dfn>) {}</td></tr>
<tr><th id="230">230</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="enable_p5_mce" title='enable_p5_mce' data-ref="enable_p5_mce">enable_p5_mce</dfn>(<em>void</em>) {}</td></tr>
<tr><th id="231">231</th><td><u>#<span data-ppcond="223">endif</span></u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><em>void</em> <dfn class="decl fn" id="mce_setup" title='mce_setup' data-ref="mce_setup">mce_setup</dfn>(<b>struct</b> <a class="type" href="../uapi/asm/mce.h.html#mce" title='mce' data-ref="mce">mce</a> *<dfn class="local col2 decl" id="62m" title='m' data-type='struct mce *' data-ref="62m">m</dfn>);</td></tr>
<tr><th id="234">234</th><td><em>void</em> <dfn class="decl fn" id="mce_log" title='mce_log' data-ref="mce_log">mce_log</dfn>(<b>struct</b> <a class="type" href="../uapi/asm/mce.h.html#mce" title='mce' data-ref="mce">mce</a> *<dfn class="local col3 decl" id="63m" title='m' data-type='struct mce *' data-ref="63m">m</dfn>);</td></tr>
<tr><th id="235">235</th><td><a class="macro" href="../../../../include/linux/percpu-defs.h.html#112" title="extern __attribute__((section(&quot;.data..percpu&quot; &quot;&quot;))) __typeof__(struct device *) mce_device" data-ref="_M/DECLARE_PER_CPU">DECLARE_PER_CPU</a>(<b>struct</b> <a class="type" href="../../../../include/linux/device.h.html#device" title='device' data-ref="device">device</a> *, <dfn class="decl" id="mce_device" title='mce_device' data-ref="mce_device">mce_device</dfn>);</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><i>/*</i></td></tr>
<tr><th id="238">238</th><td><i> * Maximum banks number.</i></td></tr>
<tr><th id="239">239</th><td><i> * This is the limit of the current register layout on</i></td></tr>
<tr><th id="240">240</th><td><i> * Intel CPUs.</i></td></tr>
<tr><th id="241">241</th><td><i> */</i></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/MAX_NR_BANKS" data-ref="_M/MAX_NR_BANKS">MAX_NR_BANKS</dfn> 32</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><u>#<span data-ppcond="244">ifdef</span> <span class="macro" data-ref="_M/CONFIG_X86_MCE_INTEL">CONFIG_X86_MCE_INTEL</span></u></td></tr>
<tr><th id="245">245</th><td><em>void</em> mce_intel_feature_init(<b>struct</b> cpuinfo_x86 *c);</td></tr>
<tr><th id="246">246</th><td><em>void</em> mce_intel_feature_clear(<b>struct</b> cpuinfo_x86 *c);</td></tr>
<tr><th id="247">247</th><td><em>void</em> cmci_clear(<em>void</em>);</td></tr>
<tr><th id="248">248</th><td><em>void</em> cmci_reenable(<em>void</em>);</td></tr>
<tr><th id="249">249</th><td><em>void</em> cmci_rediscover(<em>void</em>);</td></tr>
<tr><th id="250">250</th><td><em>void</em> cmci_recheck(<em>void</em>);</td></tr>
<tr><th id="251">251</th><td><u>#<span data-ppcond="244">else</span></u></td></tr>
<tr><th id="252">252</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="mce_intel_feature_init" title='mce_intel_feature_init' data-ref="mce_intel_feature_init">mce_intel_feature_init</dfn>(<b>struct</b> <a class="type" href="processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col4 decl" id="64c" title='c' data-type='struct cpuinfo_x86 *' data-ref="64c">c</dfn>) { }</td></tr>
<tr><th id="253">253</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="mce_intel_feature_clear" title='mce_intel_feature_clear' data-ref="mce_intel_feature_clear">mce_intel_feature_clear</dfn>(<b>struct</b> <a class="type" href="processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col5 decl" id="65c" title='c' data-type='struct cpuinfo_x86 *' data-ref="65c">c</dfn>) { }</td></tr>
<tr><th id="254">254</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="cmci_clear" title='cmci_clear' data-ref="cmci_clear">cmci_clear</dfn>(<em>void</em>) {}</td></tr>
<tr><th id="255">255</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="cmci_reenable" title='cmci_reenable' data-ref="cmci_reenable">cmci_reenable</dfn>(<em>void</em>) {}</td></tr>
<tr><th id="256">256</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="cmci_rediscover" title='cmci_rediscover' data-ref="cmci_rediscover">cmci_rediscover</dfn>(<em>void</em>) {}</td></tr>
<tr><th id="257">257</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="cmci_recheck" title='cmci_recheck' data-ref="cmci_recheck">cmci_recheck</dfn>(<em>void</em>) {}</td></tr>
<tr><th id="258">258</th><td><u>#<span data-ppcond="244">endif</span></u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><u>#<span data-ppcond="260">ifdef</span> <span class="macro" data-ref="_M/CONFIG_X86_MCE_AMD">CONFIG_X86_MCE_AMD</span></u></td></tr>
<tr><th id="261">261</th><td><em>void</em> mce_amd_feature_init(<b>struct</b> cpuinfo_x86 *c);</td></tr>
<tr><th id="262">262</th><td><em>int</em> umc_normaddr_to_sysaddr(u64 norm_addr, u16 nid, u8 umc, u64 *sys_addr);</td></tr>
<tr><th id="263">263</th><td><u>#<span data-ppcond="260">else</span></u></td></tr>
<tr><th id="264">264</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="mce_amd_feature_init" title='mce_amd_feature_init' data-ref="mce_amd_feature_init">mce_amd_feature_init</dfn>(<b>struct</b> <a class="type" href="processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col6 decl" id="66c" title='c' data-type='struct cpuinfo_x86 *' data-ref="66c">c</dfn>) { }</td></tr>
<tr><th id="265">265</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="umc_normaddr_to_sysaddr" title='umc_normaddr_to_sysaddr' data-ref="umc_normaddr_to_sysaddr">umc_normaddr_to_sysaddr</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col7 decl" id="67norm_addr" title='norm_addr' data-type='u64' data-ref="67norm_addr">norm_addr</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="local col8 decl" id="68nid" title='nid' data-type='u16' data-ref="68nid">nid</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col9 decl" id="69umc" title='umc' data-type='u8' data-ref="69umc">umc</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> *<dfn class="local col0 decl" id="70sys_addr" title='sys_addr' data-type='u64 *' data-ref="70sys_addr">sys_addr</dfn>) { <b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>; };</td></tr>
<tr><th id="266">266</th><td><u>#<span data-ppcond="260">endif</span></u></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><em>int</em> <dfn class="decl fn" id="mce_available" title='mce_available' data-ref="mce_available">mce_available</dfn>(<b>struct</b> <a class="type" href="processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col1 decl" id="71c" title='c' data-type='struct cpuinfo_x86 *' data-ref="71c">c</dfn>);</td></tr>
<tr><th id="269">269</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl fn" id="mce_is_memory_error" title='mce_is_memory_error' data-ref="mce_is_memory_error">mce_is_memory_error</dfn>(<b>struct</b> <a class="type" href="../uapi/asm/mce.h.html#mce" title='mce' data-ref="mce">mce</a> *<dfn class="local col2 decl" id="72m" title='m' data-type='struct mce *' data-ref="72m">m</dfn>);</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><a class="macro" href="../../../../include/linux/percpu-defs.h.html#112" title="extern __attribute__((section(&quot;.data..percpu&quot; &quot;&quot;))) __typeof__(unsigned) mce_exception_count" data-ref="_M/DECLARE_PER_CPU">DECLARE_PER_CPU</a>(<em>unsigned</em>, <dfn class="decl" id="mce_exception_count" title='mce_exception_count' data-ref="mce_exception_count">mce_exception_count</dfn>);</td></tr>
<tr><th id="272">272</th><td><a class="macro" href="../../../../include/linux/percpu-defs.h.html#112" title="extern __attribute__((section(&quot;.data..percpu&quot; &quot;&quot;))) __typeof__(unsigned) mce_poll_count" data-ref="_M/DECLARE_PER_CPU">DECLARE_PER_CPU</a>(<em>unsigned</em>, <dfn class="decl" id="mce_poll_count" title='mce_poll_count' data-ref="mce_poll_count">mce_poll_count</dfn>);</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><b>typedef</b> <a class="macro" href="../../../../include/linux/types.h.html#10" title="unsigned long mce_banks_t[(((32) + (8 * sizeof(long)) - 1) / (8 * sizeof(long)))]" data-ref="_M/DECLARE_BITMAP">DECLARE_BITMAP</a>(<dfn class="typedef" id="mce_banks_t" title='mce_banks_t' data-type='unsigned long [1]' data-ref="mce_banks_t">mce_banks_t</dfn>, <a class="macro" href="#242" title="32" data-ref="_M/MAX_NR_BANKS">MAX_NR_BANKS</a>);</td></tr>
<tr><th id="275">275</th><td><a class="macro" href="../../../../include/linux/percpu-defs.h.html#112" title="extern __attribute__((section(&quot;.data..percpu&quot; &quot;&quot;))) __typeof__(mce_banks_t) mce_poll_banks" data-ref="_M/DECLARE_PER_CPU">DECLARE_PER_CPU</a>(<a class="typedef" href="#274" title='mce_banks_t' data-type='unsigned long [1]' data-ref="mce_banks_t">mce_banks_t</a>, <dfn class="decl" id="mce_poll_banks" title='mce_poll_banks' data-ref="mce_poll_banks">mce_poll_banks</dfn>);</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><b>enum</b> <dfn class="type def" id="mcp_flags" title='mcp_flags' data-ref="mcp_flags">mcp_flags</dfn> {</td></tr>
<tr><th id="278">278</th><td>	<dfn class="enum" id="MCP_TIMESTAMP" title='MCP_TIMESTAMP' data-ref="MCP_TIMESTAMP">MCP_TIMESTAMP</dfn>	= <a class="macro" href="../../../../include/linux/bitops.h.html#7" title="(1UL &lt;&lt; (0))" data-ref="_M/BIT">BIT</a>(<var>0</var>),	<i>/* log time stamp */</i></td></tr>
<tr><th id="279">279</th><td>	<dfn class="enum" id="MCP_UC" title='MCP_UC' data-ref="MCP_UC">MCP_UC</dfn>		= <a class="macro" href="../../../../include/linux/bitops.h.html#7" title="(1UL &lt;&lt; (1))" data-ref="_M/BIT">BIT</a>(<var>1</var>),	<i>/* log uncorrected errors */</i></td></tr>
<tr><th id="280">280</th><td>	<dfn class="enum" id="MCP_DONTLOG" title='MCP_DONTLOG' data-ref="MCP_DONTLOG">MCP_DONTLOG</dfn>	= <a class="macro" href="../../../../include/linux/bitops.h.html#7" title="(1UL &lt;&lt; (2))" data-ref="_M/BIT">BIT</a>(<var>2</var>),	<i>/* only clear, don't log */</i></td></tr>
<tr><th id="281">281</th><td>};</td></tr>
<tr><th id="282">282</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl fn" id="machine_check_poll" title='machine_check_poll' data-ref="machine_check_poll">machine_check_poll</dfn>(<b>enum</b> <a class="type" href="#mcp_flags" title='mcp_flags' data-ref="mcp_flags">mcp_flags</a> <dfn class="local col3 decl" id="73flags" title='flags' data-type='enum mcp_flags' data-ref="73flags">flags</dfn>, <a class="typedef" href="#274" title='mce_banks_t' data-type='unsigned long [1]' data-ref="mce_banks_t">mce_banks_t</a> *<dfn class="local col4 decl" id="74b" title='b' data-type='mce_banks_t *' data-ref="74b">b</dfn>);</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><em>int</em> <dfn class="decl fn" id="mce_notify_irq" title='mce_notify_irq' data-ref="mce_notify_irq">mce_notify_irq</dfn>(<em>void</em>);</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><a class="macro" href="../../../../include/linux/percpu-defs.h.html#112" title="extern __attribute__((section(&quot;.data..percpu&quot; &quot;&quot;))) __typeof__(struct mce) injectm" data-ref="_M/DECLARE_PER_CPU">DECLARE_PER_CPU</a>(<b>struct</b> <a class="type" href="../uapi/asm/mce.h.html#mce" title='mce' data-ref="mce">mce</a>, <dfn class="decl" id="injectm" title='injectm' data-ref="injectm">injectm</dfn>);</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><i>/* Disable CMCI/polling for MCA bank claimed by firmware */</i></td></tr>
<tr><th id="289">289</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="mce_disable_bank" title='mce_disable_bank' data-ref="mce_disable_bank">mce_disable_bank</dfn>(<em>int</em> <dfn class="local col5 decl" id="75bank" title='bank' data-type='int' data-ref="75bank">bank</dfn>);</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><i>/*</i></td></tr>
<tr><th id="292">292</th><td><i> * Exception handler</i></td></tr>
<tr><th id="293">293</th><td><i> */</i></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><i>/* Call the installed machine check handler for this CPU setup. */</i></td></tr>
<tr><th id="296">296</th><td><b>extern</b> <em>void</em> (*<dfn class="decl" id="machine_check_vector" title='machine_check_vector' data-ref="machine_check_vector">machine_check_vector</dfn>)(<b>struct</b> <a class="type" href="ptrace.h.html#pt_regs" title='pt_regs' data-ref="pt_regs">pt_regs</a> *, <em>long</em> <dfn class="local col6 decl" id="76error_code" title='error_code' data-type='long' data-ref="76error_code">error_code</dfn>);</td></tr>
<tr><th id="297">297</th><td><em>void</em> <dfn class="decl fn" id="do_machine_check" title='do_machine_check' data-ref="do_machine_check">do_machine_check</dfn>(<b>struct</b> <a class="type" href="ptrace.h.html#pt_regs" title='pt_regs' data-ref="pt_regs">pt_regs</a> *, <em>long</em>);</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><i>/*</i></td></tr>
<tr><th id="300">300</th><td><i> * Threshold handler</i></td></tr>
<tr><th id="301">301</th><td><i> */</i></td></tr>
<tr><th id="302">302</th><td><b>extern</b> <em>void</em> (*<dfn class="decl" id="mce_threshold_vector" title='mce_threshold_vector' data-ref="mce_threshold_vector">mce_threshold_vector</dfn>)(<em>void</em>);</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><i>/* Deferred error interrupt handler */</i></td></tr>
<tr><th id="305">305</th><td><b>extern</b> <em>void</em> (*<dfn class="decl" id="deferred_error_int_vector" title='deferred_error_int_vector' data-ref="deferred_error_int_vector">deferred_error_int_vector</dfn>)(<em>void</em>);</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><i>/*</i></td></tr>
<tr><th id="308">308</th><td><i> * Thermal handler</i></td></tr>
<tr><th id="309">309</th><td><i> */</i></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><em>void</em> <dfn class="decl fn" id="intel_init_thermal" title='intel_init_thermal' data-ref="intel_init_thermal">intel_init_thermal</dfn>(<b>struct</b> <a class="type" href="processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col7 decl" id="77c" title='c' data-type='struct cpuinfo_x86 *' data-ref="77c">c</dfn>);</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><i>/* Interrupt Handler for core thermal thresholds */</i></td></tr>
<tr><th id="314">314</th><td><b>extern</b> <em>int</em> (*<dfn class="decl" id="platform_thermal_notify" title='platform_thermal_notify' data-ref="platform_thermal_notify">platform_thermal_notify</dfn>)(<a class="typedef" href="../../../../include/uapi/asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="local col8 decl" id="78msr_val" title='msr_val' data-type='__u64' data-ref="78msr_val">msr_val</dfn>);</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><i>/* Interrupt Handler for package thermal thresholds */</i></td></tr>
<tr><th id="317">317</th><td><b>extern</b> <em>int</em> (*<dfn class="decl" id="platform_thermal_package_notify" title='platform_thermal_package_notify' data-ref="platform_thermal_package_notify">platform_thermal_package_notify</dfn>)(<a class="typedef" href="../../../../include/uapi/asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="local col9 decl" id="79msr_val" title='msr_val' data-type='__u64' data-ref="79msr_val">msr_val</dfn>);</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><i>/* Callback support of rate control, return true, if</i></td></tr>
<tr><th id="320">320</th><td><i> * callback has rate control */</i></td></tr>
<tr><th id="321">321</th><td><b>extern</b> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> (*<dfn class="decl" id="platform_thermal_package_rate_control" title='platform_thermal_package_rate_control' data-ref="platform_thermal_package_rate_control">platform_thermal_package_rate_control</dfn>)(<em>void</em>);</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><u>#<span data-ppcond="323">ifdef</span> <span class="macro" data-ref="_M/CONFIG_X86_THERMAL_VECTOR">CONFIG_X86_THERMAL_VECTOR</span></u></td></tr>
<tr><th id="324">324</th><td><b>extern</b> <em>void</em> mcheck_intel_therm_init(<em>void</em>);</td></tr>
<tr><th id="325">325</th><td><u>#<span data-ppcond="323">else</span></u></td></tr>
<tr><th id="326">326</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="mcheck_intel_therm_init" title='mcheck_intel_therm_init' data-ref="mcheck_intel_therm_init">mcheck_intel_therm_init</dfn>(<em>void</em>) { }</td></tr>
<tr><th id="327">327</th><td><u>#<span data-ppcond="323">endif</span></u></td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><i>/*</i></td></tr>
<tr><th id="330">330</th><td><i> * Used by APEI to report memory error via /dev/mcelog</i></td></tr>
<tr><th id="331">331</th><td><i> */</i></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><b>struct</b> <dfn class="type" id="cper_sec_mem_err" title='cper_sec_mem_err' data-ref="cper_sec_mem_err">cper_sec_mem_err</dfn>;</td></tr>
<tr><th id="334">334</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="apei_mce_report_mem_error" title='apei_mce_report_mem_error' data-ref="apei_mce_report_mem_error">apei_mce_report_mem_error</dfn>(<em>int</em> <dfn class="local col0 decl" id="80corrected" title='corrected' data-type='int' data-ref="80corrected">corrected</dfn>,</td></tr>
<tr><th id="335">335</th><td>				      <b>struct</b> <a class="type" href="#cper_sec_mem_err" title='cper_sec_mem_err' data-ref="cper_sec_mem_err">cper_sec_mem_err</a> *<dfn class="local col1 decl" id="81mem_err" title='mem_err' data-type='struct cper_sec_mem_err *' data-ref="81mem_err">mem_err</dfn>);</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><i>/*</i></td></tr>
<tr><th id="338">338</th><td><i> * Enumerate new IP types and HWID values in AMD processors which support</i></td></tr>
<tr><th id="339">339</th><td><i> * Scalable MCA.</i></td></tr>
<tr><th id="340">340</th><td><i> */</i></td></tr>
<tr><th id="341">341</th><td><u>#<span data-ppcond="341">ifdef</span> <span class="macro" data-ref="_M/CONFIG_X86_MCE_AMD">CONFIG_X86_MCE_AMD</span></u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i>/* These may be used by multiple smca_hwid_mcatypes */</i></td></tr>
<tr><th id="344">344</th><td><b>enum</b> smca_bank_types {</td></tr>
<tr><th id="345">345</th><td>	SMCA_LS = <var>0</var>,	<i>/* Load Store */</i></td></tr>
<tr><th id="346">346</th><td>	SMCA_IF,	<i>/* Instruction Fetch */</i></td></tr>
<tr><th id="347">347</th><td>	SMCA_L2_CACHE,	<i>/* L2 Cache */</i></td></tr>
<tr><th id="348">348</th><td>	SMCA_DE,	<i>/* Decoder Unit */</i></td></tr>
<tr><th id="349">349</th><td>	SMCA_RESERVED,	<i>/* Reserved */</i></td></tr>
<tr><th id="350">350</th><td>	SMCA_EX,	<i>/* Execution Unit */</i></td></tr>
<tr><th id="351">351</th><td>	SMCA_FP,	<i>/* Floating Point */</i></td></tr>
<tr><th id="352">352</th><td>	SMCA_L3_CACHE,	<i>/* L3 Cache */</i></td></tr>
<tr><th id="353">353</th><td>	SMCA_CS,	<i>/* Coherent Slave */</i></td></tr>
<tr><th id="354">354</th><td>	SMCA_PIE,	<i>/* Power, Interrupts, etc. */</i></td></tr>
<tr><th id="355">355</th><td>	SMCA_UMC,	<i>/* Unified Memory Controller */</i></td></tr>
<tr><th id="356">356</th><td>	SMCA_PB,	<i>/* Parameter Block */</i></td></tr>
<tr><th id="357">357</th><td>	SMCA_PSP,	<i>/* Platform Security Processor */</i></td></tr>
<tr><th id="358">358</th><td>	SMCA_SMU,	<i>/* System Management Unit */</i></td></tr>
<tr><th id="359">359</th><td>	N_SMCA_BANK_TYPES</td></tr>
<tr><th id="360">360</th><td>};</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><u>#define HWID_MCATYPE(hwid, mcatype) (((hwid) &lt;&lt; 16) | (mcatype))</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><b>struct</b> smca_hwid {</td></tr>
<tr><th id="365">365</th><td>	<em>unsigned</em> <em>int</em> bank_type;	<i>/* Use with smca_bank_types for easy indexing. */</i></td></tr>
<tr><th id="366">366</th><td>	u32 hwid_mcatype;	<i>/* (hwid,mcatype) tuple */</i></td></tr>
<tr><th id="367">367</th><td>	u32 xec_bitmap;		<i>/* Bitmap of valid ExtErrorCodes; current max is 21. */</i></td></tr>
<tr><th id="368">368</th><td>	u8 count;		<i>/* Number of instances. */</i></td></tr>
<tr><th id="369">369</th><td>};</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><b>struct</b> smca_bank {</td></tr>
<tr><th id="372">372</th><td>	<b>struct</b> smca_hwid *hwid;</td></tr>
<tr><th id="373">373</th><td>	u32 id;			<i>/* Value of MCA_IPID[InstanceId]. */</i></td></tr>
<tr><th id="374">374</th><td>	u8 sysfs_id;		<i>/* Value used for sysfs name. */</i></td></tr>
<tr><th id="375">375</th><td>};</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><b>extern</b> <b>struct</b> smca_bank smca_banks[MAX_NR_BANKS];</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><b>extern</b> <em>const</em> <em>char</em> *smca_get_long_name(<b>enum</b> smca_bank_types t);</td></tr>
<tr><th id="380">380</th><td><b>extern</b> bool amd_mce_is_memory_error(<b>struct</b> mce *m);</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><b>extern</b> <em>int</em> mce_threshold_create_device(<em>unsigned</em> <em>int</em> cpu);</td></tr>
<tr><th id="383">383</th><td><b>extern</b> <em>int</em> mce_threshold_remove_device(<em>unsigned</em> <em>int</em> cpu);</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><u>#<span data-ppcond="341">else</span></u></td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="mce_threshold_create_device" title='mce_threshold_create_device' data-ref="mce_threshold_create_device">mce_threshold_create_device</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="82cpu" title='cpu' data-type='unsigned int' data-ref="82cpu">cpu</dfn>) { <b>return</b> <var>0</var>; };</td></tr>
<tr><th id="388">388</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="mce_threshold_remove_device" title='mce_threshold_remove_device' data-ref="mce_threshold_remove_device">mce_threshold_remove_device</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="83cpu" title='cpu' data-type='unsigned int' data-ref="83cpu">cpu</dfn>) { <b>return</b> <var>0</var>; };</td></tr>
<tr><th id="389">389</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl def fn" id="amd_mce_is_memory_error" title='amd_mce_is_memory_error' data-ref="amd_mce_is_memory_error">amd_mce_is_memory_error</dfn>(<b>struct</b> <a class="type" href="../uapi/asm/mce.h.html#mce" title='mce' data-ref="mce">mce</a> *<dfn class="local col4 decl" id="84m" title='m' data-type='struct mce *' data-ref="84m">m</dfn>) { <b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false">false</a>; };</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><u>#<span data-ppcond="341">endif</span></u></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><u>#<span data-ppcond="2">endif</span> /* _ASM_X86_MCE_H */</u></td></tr>
<tr><th id="394">394</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../kernel/alternative.c.html'>linux-4.14.y/arch/x86/kernel/alternative.c</a><br/>Generated on <em>2018-Aug-05</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
