verilog work "../../rtl/key_test.v"
