TimeQuest Timing Analyzer report for cmos_lcd
Thu Dec 21 13:43:09 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_clk'
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 15. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'
 17. Slow 1200mV 85C Model Setup: 'cam_pclk'
 18. Slow 1200mV 85C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 19. Slow 1200mV 85C Model Hold: 'cam_pclk'
 20. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'
 22. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'sys_clk'
 24. Slow 1200mV 85C Model Recovery: 'cam_pclk'
 25. Slow 1200mV 85C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 26. Slow 1200mV 85C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 27. Slow 1200mV 85C Model Removal: 'cam_pclk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Slow 1200mV 85C Model Metastability Report
 43. Slow 1200mV 0C Model Fmax Summary
 44. Slow 1200mV 0C Model Setup Summary
 45. Slow 1200mV 0C Model Hold Summary
 46. Slow 1200mV 0C Model Recovery Summary
 47. Slow 1200mV 0C Model Removal Summary
 48. Slow 1200mV 0C Model Minimum Pulse Width Summary
 49. Slow 1200mV 0C Model Setup: 'sys_clk'
 50. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 51. Slow 1200mV 0C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 52. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'
 54. Slow 1200mV 0C Model Setup: 'cam_pclk'
 55. Slow 1200mV 0C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 56. Slow 1200mV 0C Model Hold: 'cam_pclk'
 57. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 58. Slow 1200mV 0C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'
 59. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Hold: 'sys_clk'
 61. Slow 1200mV 0C Model Recovery: 'cam_pclk'
 62. Slow 1200mV 0C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 63. Slow 1200mV 0C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 64. Slow 1200mV 0C Model Removal: 'cam_pclk'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Output Enable Times
 76. Minimum Output Enable Times
 77. Output Disable Times
 78. Minimum Output Disable Times
 79. Slow 1200mV 0C Model Metastability Report
 80. Fast 1200mV 0C Model Setup Summary
 81. Fast 1200mV 0C Model Hold Summary
 82. Fast 1200mV 0C Model Recovery Summary
 83. Fast 1200mV 0C Model Removal Summary
 84. Fast 1200mV 0C Model Minimum Pulse Width Summary
 85. Fast 1200mV 0C Model Setup: 'sys_clk'
 86. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 87. Fast 1200mV 0C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 88. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'
 90. Fast 1200mV 0C Model Setup: 'cam_pclk'
 91. Fast 1200mV 0C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 92. Fast 1200mV 0C Model Hold: 'cam_pclk'
 93. Fast 1200mV 0C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'
 94. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 95. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Hold: 'sys_clk'
 97. Fast 1200mV 0C Model Recovery: 'cam_pclk'
 98. Fast 1200mV 0C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 99. Fast 1200mV 0C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
100. Fast 1200mV 0C Model Removal: 'cam_pclk'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
107. Setup Times
108. Hold Times
109. Clock to Output Times
110. Minimum Clock to Output Times
111. Output Enable Times
112. Minimum Output Enable Times
113. Output Disable Times
114. Minimum Output Disable Times
115. Fast 1200mV 0C Model Metastability Report
116. Multicorner Timing Analysis Summary
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. Board Trace Model Assignments
122. Input Transition Times
123. Signal Integrity Metrics (Slow 1200mv 0c Model)
124. Signal Integrity Metrics (Slow 1200mv 85c Model)
125. Signal Integrity Metrics (Fast 1200mv 0c Model)
126. Setup Transfers
127. Hold Transfers
128. Recovery Transfers
129. Removal Transfers
130. Report TCCS
131. Report RSKM
132. Unconstrained Paths
133. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; cmos_lcd                                            ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                         ;
+-------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+-----------------------------------------------------------------+
; cam_pclk                                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { cam_pclk }                                                    ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { i2c_dri:i2c_dri_inst|dri_clk }                                ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] }        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ; Generated ; 10.000 ; 100.0 MHz  ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] }        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; Generated ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[2] }        ;
; sys_clk                                                     ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { sys_clk }                                                     ;
+-------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
; 110.33 MHz ; 110.33 MHz      ; sys_clk                                                     ;                                                ;
; 121.4 MHz  ; 121.4 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;                                                ;
; 133.46 MHz ; 133.46 MHz      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;                                                ;
; 185.01 MHz ; 185.01 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;                                                ;
; 194.97 MHz ; 194.97 MHz      ; i2c_dri:i2c_dri_inst|dri_clk                                ;                                                ;
; 273.22 MHz ; 238.04 MHz      ; cam_pclk                                                    ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                    ;
+-------------------------------------------------------------+----------+---------------+
; Clock                                                       ; Slack    ; End Point TNS ;
+-------------------------------------------------------------+----------+---------------+
; sys_clk                                                     ; -159.616 ; -5034.453     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -124.805 ; -131.036      ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -6.493   ; -1362.880     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; -5.665   ; -20.030       ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -4.129   ; -245.272      ;
; cam_pclk                                                    ; -2.660   ; -110.259      ;
+-------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1.694 ; -5.163        ;
; cam_pclk                                                    ; -0.928 ; -1.266        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -0.147 ; -0.279        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; 0.144  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 0.442  ; 0.000         ;
; sys_clk                                                     ; 0.509  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cam_pclk                                                    ; -2.709 ; -83.715       ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1.129 ; -39.782       ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1.164 ; -42.226       ;
; cam_pclk                                                    ; 0.233  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -3.201 ; -669.558      ;
; cam_pclk                                                    ; -3.201 ; -129.270      ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -1.487 ; -132.343      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 4.703  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 9.715  ; 0.000         ;
; sys_clk                                                     ; 9.737  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                                            ;
+----------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                             ; To Node                                   ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -159.616 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 159.070    ;
; -159.595 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 159.049    ;
; -159.470 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.924    ;
; -159.449 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.903    ;
; -159.440 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.894    ;
; -159.429 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.883    ;
; -159.419 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.873    ;
; -159.324 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.778    ;
; -159.303 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.757    ;
; -159.294 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.748    ;
; -159.283 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.737    ;
; -159.273 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.727    ;
; -159.266 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.720    ;
; -159.253 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.707    ;
; -159.178 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.632    ;
; -159.157 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.611    ;
; -159.148 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.602    ;
; -159.137 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.591    ;
; -159.127 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.581    ;
; -159.120 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.574    ;
; -159.117 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.571    ;
; -159.107 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.561    ;
; -159.090 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.544    ;
; -159.032 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.486    ;
; -159.011 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.465    ;
; -159.008 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.545     ; 158.454    ;
; -159.002 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.456    ;
; -158.999 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.453    ;
; -158.991 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.445    ;
; -158.981 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.435    ;
; -158.974 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.428    ;
; -158.971 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.425    ;
; -158.961 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.415    ;
; -158.944 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.398    ;
; -158.941 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.395    ;
; -158.887 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 158.340    ;
; -158.866 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 158.319    ;
; -158.862 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.545     ; 158.308    ;
; -158.856 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.310    ;
; -158.853 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.307    ;
; -158.845 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.299    ;
; -158.835 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.289    ;
; -158.832 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.545     ; 158.278    ;
; -158.828 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.282    ;
; -158.825 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.279    ;
; -158.823 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.277    ;
; -158.815 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.269    ;
; -158.798 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.252    ;
; -158.795 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.249    ;
; -158.741 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 158.194    ;
; -158.720 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 158.173    ;
; -158.716 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.545     ; 158.162    ;
; -158.711 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 158.164    ;
; -158.707 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.161    ;
; -158.700 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 158.153    ;
; -158.690 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 158.143    ;
; -158.686 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.545     ; 158.132    ;
; -158.682 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.136    ;
; -158.679 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.133    ;
; -158.677 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.131    ;
; -158.669 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.123    ;
; -158.652 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.106    ;
; -158.649 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.103    ;
; -158.595 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 158.048    ;
; -158.574 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 158.027    ;
; -158.570 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.545     ; 158.016    ;
; -158.565 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 158.018    ;
; -158.561 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 158.015    ;
; -158.554 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 158.007    ;
; -158.544 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.997    ;
; -158.540 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.545     ; 157.986    ;
; -158.537 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.990    ;
; -158.533 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 157.987    ;
; -158.531 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 157.985    ;
; -158.524 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.977    ;
; -158.506 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 157.960    ;
; -158.503 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 157.957    ;
; -158.449 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.902    ;
; -158.428 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.881    ;
; -158.424 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.545     ; 157.870    ;
; -158.419 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.872    ;
; -158.415 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 157.869    ;
; -158.408 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.861    ;
; -158.398 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.851    ;
; -158.394 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.545     ; 157.840    ;
; -158.391 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.844    ;
; -158.388 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.841    ;
; -158.385 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 157.839    ;
; -158.378 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.831    ;
; -158.361 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.814    ;
; -158.357 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 157.811    ;
; -158.279 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.546     ; 157.724    ;
; -158.270 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.723    ;
; -158.262 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.715    ;
; -158.248 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.545     ; 157.694    ;
; -158.245 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.698    ;
; -158.242 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.695    ;
; -158.239 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.537     ; 157.693    ;
; -158.232 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.685    ;
; -158.215 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.538     ; 157.668    ;
+----------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                               ;
+----------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                  ; To Node                                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -124.805 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.116     ; 121.640    ;
; -124.794 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.116     ; 121.629    ;
; -124.607 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.116     ; 121.442    ;
; -124.430 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.116     ; 121.265    ;
; -124.316 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.116     ; 121.151    ;
; -124.227 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.124     ; 121.054    ;
; -124.182 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.116     ; 121.017    ;
; -122.966 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[8]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.116     ; 119.801    ;
; -122.921 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.116     ; 119.756    ;
; -122.789 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.116     ; 119.624    ;
; -122.677 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[0]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.647     ; 118.981    ;
; -122.407 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[30]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.618     ; 118.740    ;
; -122.348 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[1]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.647     ; 118.652    ;
; -122.308 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[4]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.116     ; 119.143    ;
; -122.238 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[3]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.116     ; 119.073    ;
; -122.119 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[5]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.116     ; 118.954    ;
; -121.537 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[2]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.116     ; 118.372    ;
; -121.414 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[31]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 118.258    ;
; -117.849 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[29]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.581     ; 114.219    ;
; -115.450 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[28]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.624     ; 111.777    ;
; -113.007 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[27]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 109.851    ;
; -110.472 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[26]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.624     ; 106.799    ;
; -106.905 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[25]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 103.749    ;
; -104.371 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[24]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 101.215    ;
; -100.630 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[23]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 97.474     ;
; -97.601  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[22]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 94.445     ;
; -93.890  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[21]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 90.734     ;
; -89.816  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[20]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 86.660     ;
; -86.471  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[19]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 83.315     ;
; -82.951  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[18]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 79.795     ;
; -78.985  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[17]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 75.829     ;
; -74.840  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[16]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 71.684     ;
; -70.568  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[15]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 67.412     ;
; -65.261  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[14]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 62.105     ;
; -60.958  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[13]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 57.802     ;
; -57.055  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[12]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 53.899     ;
; -52.900  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[11]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 49.744     ;
; -49.078  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[10]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 45.922     ;
; -44.893  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[9]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 41.737     ;
; -41.656  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[8]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 38.500     ;
; -37.863  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[7]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 34.707     ;
; -32.900  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[6]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 29.744     ;
; -28.406  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[5]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 25.250     ;
; -25.068  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[4]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 21.912     ;
; -21.216  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[3]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 18.060     ;
; -16.999  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[2]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 13.843     ;
; -12.739  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[1]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 9.583      ;
; -9.309   ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[2]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.086     ; 6.174      ;
; -8.650   ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[0]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.107     ; 5.494      ;
; -5.826   ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[2]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.089     ; 2.688      ;
; -4.939   ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag             ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.090     ; 1.800      ;
; -0.210   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.104     ; 0.818      ;
; -0.195   ; i2c_dri:i2c_dri_inst|dri_clk                                               ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.089     ; 0.818      ;
; 0.250    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.104     ; 0.858      ;
; 0.265    ; i2c_dri:i2c_dri_inst|dri_clk                                               ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.089     ; 0.858      ;
; 14.595   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 5.329      ;
; 14.810   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 5.114      ;
; 15.197   ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 4.746      ;
; 15.208   ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 4.735      ;
; 15.332   ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                    ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 4.611      ;
; 15.347   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.574      ;
; 15.348   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.573      ;
; 15.357   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.564      ;
; 15.358   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.563      ;
; 15.359   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.562      ;
; 15.458   ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                   ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 4.485      ;
; 15.477   ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                    ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 4.466      ;
; 15.502   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.417      ;
; 15.502   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.417      ;
; 15.502   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.417      ;
; 15.502   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.417      ;
; 15.502   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.417      ;
; 15.502   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.417      ;
; 15.502   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.417      ;
; 15.502   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.417      ;
; 15.502   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.417      ;
; 15.502   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.417      ;
; 15.502   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.417      ;
; 15.502   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.417      ;
; 15.502   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.417      ;
; 15.524   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.395      ;
; 15.524   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.395      ;
; 15.524   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.395      ;
; 15.524   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.395      ;
; 15.524   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.395      ;
; 15.524   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.395      ;
; 15.524   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.395      ;
; 15.524   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.395      ;
; 15.524   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.395      ;
; 15.524   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.395      ;
; 15.524   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.395      ;
; 15.524   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.395      ;
; 15.524   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.395      ;
; 15.531   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.388      ;
; 15.531   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.388      ;
; 15.531   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.388      ;
; 15.531   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.388      ;
; 15.531   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.388      ;
; 15.531   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.388      ;
; 15.531   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.388      ;
+----------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -6.493 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 7.412      ;
; -6.492 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 7.411      ;
; -6.483 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 7.402      ;
; -6.462 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 7.390      ;
; -6.461 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 7.389      ;
; -6.452 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 7.380      ;
; -6.268 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 7.196      ;
; -6.267 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 7.195      ;
; -6.258 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 7.186      ;
; -6.226 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 7.145      ;
; -6.225 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 7.144      ;
; -6.216 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 7.135      ;
; -6.141 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 7.060      ;
; -6.140 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 7.059      ;
; -6.131 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 7.050      ;
; -6.073 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 6.992      ;
; -6.073 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 6.992      ;
; -6.062 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.081     ; 6.982      ;
; -6.061 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.068     ; 6.994      ;
; -6.061 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.068     ; 6.994      ;
; -6.060 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.081     ; 6.980      ;
; -6.056 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.081     ; 6.976      ;
; -6.054 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.965      ;
; -6.053 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.077     ; 6.977      ;
; -6.053 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.077     ; 6.977      ;
; -6.052 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.963      ;
; -6.048 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.959      ;
; -6.043 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.954      ;
; -6.042 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 6.970      ;
; -6.042 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 6.970      ;
; -6.042 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.077     ; 6.966      ;
; -6.042 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.077     ; 6.966      ;
; -6.041 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.952      ;
; -6.037 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.948      ;
; -5.935 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.096     ; 6.840      ;
; -5.935 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.096     ; 6.840      ;
; -5.935 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.096     ; 6.840      ;
; -5.935 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.096     ; 6.840      ;
; -5.935 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.096     ; 6.840      ;
; -5.935 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.096     ; 6.840      ;
; -5.904 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.087     ; 6.818      ;
; -5.904 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.087     ; 6.818      ;
; -5.904 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.087     ; 6.818      ;
; -5.904 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.087     ; 6.818      ;
; -5.904 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.087     ; 6.818      ;
; -5.904 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.087     ; 6.818      ;
; -5.857 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.791      ;
; -5.849 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.076     ; 6.774      ;
; -5.848 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 6.776      ;
; -5.848 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 6.776      ;
; -5.847 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.081     ; 6.767      ;
; -5.846 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.081     ; 6.766      ;
; -5.846 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.757      ;
; -5.845 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.077     ; 6.769      ;
; -5.845 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.077     ; 6.769      ;
; -5.844 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.755      ;
; -5.840 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.751      ;
; -5.838 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.076     ; 6.763      ;
; -5.837 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.081     ; 6.757      ;
; -5.824 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 6.743      ;
; -5.806 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 6.725      ;
; -5.806 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 6.725      ;
; -5.793 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 6.721      ;
; -5.792 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.721      ;
; -5.791 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.720      ;
; -5.782 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.711      ;
; -5.776 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.236      ; 6.928      ;
; -5.776 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.236      ; 6.928      ;
; -5.776 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.236      ; 6.928      ;
; -5.776 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.236      ; 6.928      ;
; -5.776 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.236      ; 6.928      ;
; -5.776 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.236      ; 6.928      ;
; -5.776 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.236      ; 6.928      ;
; -5.763 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.692      ;
; -5.762 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.691      ;
; -5.760 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 6.679      ;
; -5.759 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 6.678      ;
; -5.753 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.682      ;
; -5.750 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 6.669      ;
; -5.745 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.245      ; 6.906      ;
; -5.745 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.245      ; 6.906      ;
; -5.745 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.245      ; 6.906      ;
; -5.745 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.245      ; 6.906      ;
; -5.745 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.245      ; 6.906      ;
; -5.745 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.245      ; 6.906      ;
; -5.745 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.245      ; 6.906      ;
; -5.734 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 6.653      ;
; -5.733 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 6.652      ;
; -5.724 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 6.643      ;
; -5.721 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 6.640      ;
; -5.721 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.082     ; 6.640      ;
; -5.710 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.087     ; 6.624      ;
; -5.710 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.087     ; 6.624      ;
; -5.710 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.087     ; 6.624      ;
; -5.710 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.087     ; 6.624      ;
; -5.710 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.087     ; 6.624      ;
; -5.710 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.087     ; 6.624      ;
; -5.707 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.641      ;
; -5.706 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.640      ;
; -5.703 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.637      ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -5.665 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.086     ; 2.530      ;
; -5.620 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.111     ; 2.460      ;
; -5.558 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.086     ; 2.423      ;
; -5.464 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.086     ; 2.329      ;
; -5.451 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.111     ; 2.291      ;
; -5.324 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.086     ; 2.189      ;
; -5.254 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.111     ; 2.094      ;
; -5.252 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.111     ; 2.092      ;
; -5.215 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.086     ; 2.080      ;
; -5.044 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.086     ; 1.909      ;
; -4.956 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.111     ; 1.796      ;
; -4.462 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.536     ; 2.867      ;
; -4.283 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.498     ; 2.726      ;
; -4.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.498     ; 2.630      ;
; -4.083 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.498     ; 2.526      ;
; -4.073 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.498     ; 2.516      ;
; -4.026 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.498     ; 2.469      ;
; -3.950 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.536     ; 2.355      ;
; -3.935 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.536     ; 2.340      ;
; -3.914 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.498     ; 2.357      ;
; -3.642 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.536     ; 2.047      ;
; -3.497 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.536     ; 1.902      ;
; 1.763  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.162      ;
; 1.788  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.137      ;
; 1.878  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.050      ;
; 1.879  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.049      ;
; 1.887  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.041      ;
; 1.943  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.982      ;
; 1.968  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.957      ;
; 2.044  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.881      ;
; 2.069  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.856      ;
; 2.071  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.854      ;
; 2.072  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.853      ;
; 2.080  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.845      ;
; 2.080  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.845      ;
; 2.081  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.844      ;
; 2.088  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.840      ;
; 2.089  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.836      ;
; 2.113  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.812      ;
; 2.114  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.811      ;
; 2.122  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.803      ;
; 2.130  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.795      ;
; 2.151  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.777      ;
; 2.152  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.776      ;
; 2.160  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.768      ;
; 2.241  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.684      ;
; 2.266  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.659      ;
; 2.281  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.644      ;
; 2.290  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.635      ;
; 2.309  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.616      ;
; 2.310  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.615      ;
; 2.320  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.605      ;
; 2.323  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.602      ;
; 2.334  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.591      ;
; 2.344  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.568      ;
; 2.345  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.580      ;
; 2.361  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.567      ;
; 2.366  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.546      ;
; 2.367  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.545      ;
; 2.369  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.543      ;
; 2.375  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.537      ;
; 2.404  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.524      ;
; 2.411  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.514      ;
; 2.417  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.508      ;
; 2.418  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.507      ;
; 2.419  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.506      ;
; 2.426  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.499      ;
; 2.444  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.481      ;
; 2.458  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 7.333      ;
; 2.458  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 7.333      ;
; 2.458  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 7.333      ;
; 2.458  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 7.333      ;
; 2.458  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 7.333      ;
; 2.458  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 7.333      ;
; 2.458  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 7.333      ;
; 2.458  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 7.333      ;
; 2.458  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 7.333      ;
; 2.458  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 7.333      ;
; 2.458  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 7.333      ;
; 2.458  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 7.333      ;
; 2.458  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 7.333      ;
; 2.458  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 7.333      ;
; 2.545  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.380      ;
; 2.545  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.380      ;
; 2.551  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.369      ;
; 2.551  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.369      ;
; 2.551  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.369      ;
; 2.551  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.369      ;
; 2.551  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.369      ;
; 2.551  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.369      ;
; 2.551  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.369      ;
; 2.551  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.369      ;
; 2.551  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.369      ;
; 2.551  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.369      ;
; 2.576  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.336      ;
; 2.597  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.328      ;
; 2.606  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.319      ;
; 2.608  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.317      ;
; 2.627  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.298      ;
; 2.638  ; picture_size:picture_size_inst|cmos_h_pixel[9]                                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.207     ; 7.156      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                          ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -4.129 ; i2c_dri:i2c_dri_inst|cnt[4]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.394      ; 5.524      ;
; -4.036 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.949      ;
; -4.020 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.940      ;
; -3.985 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.898      ;
; -3.963 ; i2c_dri:i2c_dri_inst|cnt[3]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.394      ; 5.358      ;
; -3.937 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.876      ;
; -3.926 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.061     ; 4.866      ;
; -3.895 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.816      ;
; -3.876 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.798      ;
; -3.859 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.772      ;
; -3.828 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.749      ;
; -3.792 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.061     ; 4.732      ;
; -3.792 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.712      ;
; -3.790 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.729      ;
; -3.781 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.720      ;
; -3.773 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.712      ;
; -3.759 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.680      ;
; -3.752 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.672      ;
; -3.747 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.686      ;
; -3.739 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.659      ;
; -3.730 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.652      ;
; -3.691 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.604      ;
; -3.688 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.608      ;
; -3.684 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.606      ;
; -3.676 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.596      ;
; -3.672 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 4.591      ;
; -3.648 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 4.580      ;
; -3.635 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.087     ; 4.549      ;
; -3.635 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.556      ;
; -3.617 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.087     ; 4.531      ;
; -3.608 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.529      ;
; -3.604 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.524      ;
; -3.599 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.063     ; 4.537      ;
; -3.594 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.089     ; 4.506      ;
; -3.594 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.087     ; 4.508      ;
; -3.591 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.511      ;
; -3.585 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.505      ;
; -3.583 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.504      ;
; -3.582 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.089     ; 4.494      ;
; -3.581 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.501      ;
; -3.575 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.514      ;
; -3.567 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.487      ;
; -3.566 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.078     ; 4.489      ;
; -3.562 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.063     ; 4.500      ;
; -3.560 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.473      ;
; -3.538 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.451      ;
; -3.533 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.446      ;
; -3.520 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 4.439      ;
; -3.509 ; i2c_dri:i2c_dri_inst|cnt[6]                ; i2c_dri:i2c_dri_inst|i2c_done           ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 4.441      ;
; -3.490 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.410      ;
; -3.480 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.060     ; 4.421      ;
; -3.474 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.413      ;
; -3.471 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.089     ; 4.383      ;
; -3.463 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.383      ;
; -3.462 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.383      ;
; -3.451 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.373      ;
; -3.448 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.061     ; 4.388      ;
; -3.446 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.359      ;
; -3.437 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.368      ;
; -3.428 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.341      ;
; -3.426 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.061     ; 4.366      ;
; -3.422 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.335      ;
; -3.421 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.341      ;
; -3.421 ; i2c_dri:i2c_dri_inst|cnt[1]                ; i2c_dri:i2c_dri_inst|i2c_done           ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 4.353      ;
; -3.419 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.339      ;
; -3.419 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.089     ; 4.331      ;
; -3.407 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.338      ;
; -3.398 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.337      ;
; -3.397 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.336      ;
; -3.391 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.061     ; 4.331      ;
; -3.390 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.061     ; 4.330      ;
; -3.383 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.314      ;
; -3.375 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.102     ; 4.274      ;
; -3.375 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.102     ; 4.274      ;
; -3.375 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[0]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.102     ; 4.274      ;
; -3.375 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.102     ; 4.274      ;
; -3.375 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.102     ; 4.274      ;
; -3.375 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.102     ; 4.274      ;
; -3.375 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.102     ; 4.274      ;
; -3.365 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 4.284      ;
; -3.363 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.294      ;
; -3.343 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 4.275      ;
; -3.329 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.063     ; 4.267      ;
; -3.306 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.068     ; 4.239      ;
; -3.299 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 4.231      ;
; -3.297 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.217      ;
; -3.295 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.409      ; 4.705      ;
; -3.294 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.089     ; 4.206      ;
; -3.290 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.229      ;
; -3.283 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 4.215      ;
; -3.266 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.187      ;
; -3.262 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.184      ;
; -3.260 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.410      ; 4.671      ;
; -3.244 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.157      ;
; -3.241 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.063     ; 4.179      ;
; -3.241 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.409      ; 4.651      ;
; -3.234 ; i2c_dri:i2c_dri_inst|cnt[5]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.394      ; 4.629      ;
; -3.225 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.078     ; 4.148      ;
; -3.218 ; i2c_dri:i2c_dri_inst|cnt[3]                ; i2c_dri:i2c_dri_inst|i2c_done           ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 4.150      ;
; -3.218 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.140      ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.660 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.547      ;
; -2.658 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.545      ;
; -2.654 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.541      ;
; -2.653 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.540      ;
; -2.652 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.539      ;
; -2.647 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.534      ;
; -2.593 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.025     ; 3.589      ;
; -2.486 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 3.452      ;
; -2.480 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 3.446      ;
; -2.457 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.344      ;
; -2.451 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.338      ;
; -2.384 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.271      ;
; -2.380 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.267      ;
; -2.378 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.265      ;
; -2.374 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.261      ;
; -2.370 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.257      ;
; -2.367 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.254      ;
; -2.365 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.252      ;
; -2.302 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.189      ;
; -2.296 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.183      ;
; -2.294 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.032     ; 3.283      ;
; -2.278 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.165      ;
; -2.276 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.163      ;
; -2.271 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.158      ;
; -2.228 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.086     ; 3.163      ;
; -2.219 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.092     ; 3.148      ;
; -2.216 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.092     ; 3.145      ;
; -2.214 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.092     ; 3.143      ;
; -2.174 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.032     ; 3.163      ;
; -2.155 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 3.121      ;
; -2.150 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 3.037      ;
; -2.127 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.032     ; 3.116      ;
; -2.104 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 3.070      ;
; -2.075 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 2.962      ;
; -2.056 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 2.943      ;
; -2.053 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 2.940      ;
; -2.045 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.013      ;
; -2.042 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.010      ;
; -2.041 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.032     ; 3.030      ;
; -2.040 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.008      ;
; -2.030 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 2.998      ;
; -2.027 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 2.995      ;
; -2.026 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.992      ;
; -2.025 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 2.993      ;
; -2.025 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 2.993      ;
; -2.022 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 2.990      ;
; -2.020 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 2.988      ;
; -2.020 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.986      ;
; -2.002 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 2.889      ;
; -1.999 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.092     ; 2.928      ;
; -1.998 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 2.885      ;
; -1.994 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.040     ; 2.975      ;
; -1.985 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.391      ; 3.444      ;
; -1.985 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.391      ; 3.444      ;
; -1.984 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.398      ; 3.450      ;
; -1.979 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.032     ; 2.968      ;
; -1.979 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.391      ; 3.438      ;
; -1.979 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.391      ; 3.438      ;
; -1.978 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.398      ; 3.444      ;
; -1.977 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.040     ; 2.958      ;
; -1.972 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.032     ; 2.961      ;
; -1.971 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 2.858      ;
; -1.971 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 2.858      ;
; -1.966 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 2.853      ;
; -1.965 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 2.852      ;
; -1.960 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 2.847      ;
; -1.957 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.025     ; 2.953      ;
; -1.957 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.092     ; 2.886      ;
; -1.922 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 2.890      ;
; -1.922 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.836      ;
; -1.922 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.836      ;
; -1.922 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.836      ;
; -1.922 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.836      ;
; -1.922 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.836      ;
; -1.922 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.836      ;
; -1.922 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.836      ;
; -1.922 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.836      ;
; -1.922 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.836      ;
; -1.920 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.134     ; 2.807      ;
; -1.916 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.830      ;
; -1.916 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.830      ;
; -1.916 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.830      ;
; -1.916 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.830      ;
; -1.916 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.830      ;
; -1.916 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.830      ;
; -1.916 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.830      ;
; -1.916 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.830      ;
; -1.916 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.107     ; 2.830      ;
; -1.905 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.092     ; 2.834      ;
; -1.901 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.086     ; 2.836      ;
; -1.893 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.032     ; 2.882      ;
; -1.891 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.032     ; 2.880      ;
; -1.878 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.082     ; 2.817      ;
; -1.878 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.082     ; 2.817      ;
; -1.872 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.082     ; 2.811      ;
; -1.872 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.082     ; 2.811      ;
; -1.825 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 2.793      ;
; -1.810 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 2.778      ;
; -1.805 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 2.773      ;
; -1.738 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.092     ; 2.667      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.694 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.099      ; 2.687      ;
; -1.530 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.099      ; 2.851      ;
; -1.518 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.099      ; 2.863      ;
; -1.505 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.099      ; 2.876      ;
; -1.078 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.101      ; 3.305      ;
; -1.013 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.098      ; 3.367      ;
; -1.002 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.099      ; 3.379      ;
; -1.002 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.099      ; 3.379      ;
; -0.988 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.099      ; 3.393      ;
; -0.971 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.098      ; 3.409      ;
; -0.968 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.098      ; 3.412      ;
; -0.876 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.101      ; 3.507      ;
; -0.862 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.101      ; 3.521      ;
; -0.861 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.101      ; 3.522      ;
; -0.849 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.098      ; 3.531      ;
; -0.845 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.101      ; 3.538      ;
; -0.806 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.101      ; 3.577      ;
; -0.753 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.101      ; 3.630      ;
; -0.704 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.101      ; 3.679      ;
; -0.685 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.101      ; 3.698      ;
; -0.606 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.101      ; 3.777      ;
; -0.565 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.101      ; 3.818      ;
; -0.510 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.101      ; 3.873      ;
; -0.449 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.101      ; 3.934      ;
; -0.435 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.101      ; 3.948      ;
; 0.432  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.102      ; 0.746      ;
; 0.452  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.180      ;
; 0.452  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.475      ; 1.181      ;
; 0.453  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.481      ; 1.189      ;
; 0.454  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.482      ; 1.190      ;
; 0.456  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.481      ; 1.191      ;
; 0.457  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.481      ; 1.192      ;
; 0.457  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.482      ; 1.193      ;
; 0.460  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.188      ;
; 0.460  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.481      ; 1.195      ;
; 0.460  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.482      ; 1.196      ;
; 0.464  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.475      ; 1.193      ;
; 0.475  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.482      ; 1.211      ;
; 0.482  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.210      ;
; 0.482  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.210      ;
; 0.482  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.475      ; 1.211      ;
; 0.482  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.475      ; 1.211      ;
; 0.483  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.481      ; 1.218      ;
; 0.483  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.482      ; 1.219      ;
; 0.494  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.481      ; 1.229      ;
; 0.494  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.482      ; 1.230      ;
; 0.495  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.481      ; 1.230      ;
; 0.495  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.482      ; 1.231      ;
; 0.499  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.227      ;
; 0.499  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.475      ; 1.228      ;
; 0.501  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[1]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[0]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.793      ;
; 0.501  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[1]                                                                                                                                                       ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[2]                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.794      ;
; 0.502  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[0]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[1]                                                                                                                    ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[0]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[1]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[0]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[1]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[2]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[0]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[1]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_3                                                                                                                                                                 ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.795      ;
; 0.502  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[10]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[2]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.794      ;
; 0.503  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                           ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.795      ;
; 0.503  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[2]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.795      ;
; 0.503  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[1]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.795      ;
; 0.503  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[0]                                                                                                                                                        ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[1]                                                                                                                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.795      ;
; 0.503  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[2]                                                                                                                                                    ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.795      ;
; 0.503  ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                              ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.795      ;
; 0.504  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[1]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.796      ;
; 0.504  ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d                                                                                                                                                       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.796      ;
; 0.528  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[0]                                                                                                                    ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[1]                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.820      ;
; 0.530  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_1                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.823      ;
; 0.532  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.481      ; 1.267      ;
; 0.532  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.482      ; 1.268      ;
; 0.535  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                                                                         ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m1[2]                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.827      ;
; 0.540  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0                                                                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.395      ; 1.189      ;
; 0.544  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                   ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.481      ; 1.279      ;
; 0.571  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_31[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.863      ;
; 0.574  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_23[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.866      ;
; 0.578  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_22[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.870      ;
; 0.579  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.871      ;
; 0.580  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.872      ;
; 0.581  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_21[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.873      ;
; 0.582  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.874      ;
; 0.583  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.875      ;
; 0.643  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_2                                                                                                                                                                 ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.936      ;
; 0.644  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_31[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.936      ;
; 0.645  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_11[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_1                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.938      ;
; 0.646  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_11[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_1                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.938      ;
; 0.647  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_21[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_2                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.939      ;
; 0.649  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.941      ;
; 0.649  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.942      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.928 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.630      ; 1.994      ;
; -0.753 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.630      ; 2.169      ;
; -0.643 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.630      ; 2.279      ;
; -0.395 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.630      ; 2.527      ;
; -0.338 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 2.586      ;
; -0.327 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.637      ; 2.602      ;
; -0.323 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 2.601      ;
; -0.301 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.630      ; 2.621      ;
; -0.292 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 2.632      ;
; -0.270 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 2.654      ;
; -0.157 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.630      ; 2.765      ;
; 0.465  ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.117      ; 0.794      ;
; 0.485  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.488  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.700      ; 1.442      ;
; 0.497  ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                    ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.758      ;
; 0.522  ; ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.247      ; 0.981      ;
; 0.538  ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.186      ; 0.936      ;
; 0.553  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.660      ; 1.467      ;
; 0.560  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 0.825      ;
; 0.574  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.639      ; 1.467      ;
; 0.575  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.700      ; 1.529      ;
; 0.575  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.639      ; 1.468      ;
; 0.577  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 0.842      ;
; 0.592  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.637      ; 1.483      ;
; 0.600  ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.614      ; 1.468      ;
; 0.607  ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.117      ; 0.936      ;
; 0.630  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.660      ; 1.544      ;
; 0.653  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 0.918      ;
; 0.679  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.136      ; 1.027      ;
; 0.697  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.637      ; 1.588      ;
; 0.733  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.597      ; 1.584      ;
; 0.743  ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.386      ; 1.341      ;
; 0.743  ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.008      ;
; 0.756  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.679      ; 1.689      ;
; 0.768  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.033      ;
; 0.769  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.034      ;
; 0.795  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.060      ;
; 0.806  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.660      ; 1.720      ;
; 0.808  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.073      ;
; 0.811  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.076      ;
; 0.812  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.077      ;
; 0.814  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.079      ;
; 0.818  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.083      ;
; 0.818  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.083      ;
; 0.818  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.083      ;
; 0.819  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.084      ;
; 0.820  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.085      ;
; 0.824  ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.614      ; 1.692      ;
; 0.836  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.101      ;
; 0.838  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.639      ; 1.731      ;
; 0.845  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.110      ;
; 0.848  ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.614      ; 1.716      ;
; 0.848  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.700      ; 1.802      ;
; 0.866  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.639      ; 1.759      ;
; 0.866  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.131      ;
; 0.908  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.136      ; 1.256      ;
; 0.917  ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.654      ; 1.825      ;
; 0.966  ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.646      ; 1.866      ;
; 0.976  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.660      ; 1.890      ;
; 0.979  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.107      ; 1.298      ;
; 0.996  ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.317      ; 1.525      ;
; 1.000  ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.639      ; 1.893      ;
; 1.024  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; -0.031     ; 1.205      ;
; 1.029  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.294      ;
; 1.041  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.090      ; 1.343      ;
; 1.047  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.312      ;
; 1.054  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.319      ;
; 1.074  ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.339      ;
; 1.087  ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.352      ;
; 1.089  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.597      ; 1.940      ;
; 1.091  ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.356      ;
; 1.094  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.090      ; 1.396      ;
; 1.096  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.700      ; 2.050      ;
; 1.100  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.679      ; 2.033      ;
; 1.124  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.389      ;
; 1.127  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.679      ; 2.060      ;
; 1.128  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.092      ; 1.432      ;
; 1.128  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.107      ; 1.447      ;
; 1.131  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.396      ;
; 1.133  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.398      ;
; 1.155  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.679      ; 2.088      ;
; 1.159  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.700      ; 2.113      ;
; 1.173  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.639      ; 2.066      ;
; 1.173  ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.156      ; 1.541      ;
; 1.183  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.448      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.147 ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.338      ; 0.764      ;
; -0.132 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.323      ; 0.764      ;
; 0.335  ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.338      ; 0.746      ;
; 0.350  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.323      ; 0.746      ;
; 0.453  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.519  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.811      ;
; 0.744  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.038      ;
; 0.747  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.749  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.754  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.048      ;
; 0.754  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.048      ;
; 0.755  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.049      ;
; 0.756  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.050      ;
; 0.762  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.059      ;
; 0.869  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.161      ;
; 0.916  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.208      ;
; 0.923  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.215      ;
; 0.924  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.216      ;
; 0.940  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.233      ;
; 0.947  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.240      ;
; 0.948  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.241      ;
; 1.066  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|dri_clk                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.359      ;
; 1.066  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.358      ;
; 1.099  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.393      ;
; 1.099  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.393      ;
; 1.100  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.101  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.394      ;
; 1.107  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.401      ;
; 1.108  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.402      ;
; 1.108  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.401      ;
; 1.110  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.403      ;
; 1.115  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.119  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.412      ;
; 1.124  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.418      ;
; 1.125  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.419      ;
; 1.126  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.420      ;
; 1.133  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.427      ;
; 1.133  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.427      ;
; 1.204  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.496      ;
; 1.224  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.516      ;
; 1.230  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.523      ;
; 1.230  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.524      ;
; 1.230  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.524      ;
; 1.231  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.524      ;
; 1.232  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.525      ;
; 1.239  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.533      ;
; 1.239  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.533      ;
; 1.239  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.533      ;
; 1.240  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.533      ;
; 1.241  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.534      ;
; 1.247  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.541      ;
; 1.248  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.542      ;
; 1.248  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.542      ;
; 1.248  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.542      ;
; 1.248  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.541      ;
; 1.250  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.543      ;
; 1.255  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.549      ;
; 1.256  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.550      ;
; 1.256  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.550      ;
; 1.257  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.551      ;
; 1.257  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.551      ;
; 1.257  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.551      ;
; 1.264  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.558      ;
; 1.264  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.558      ;
; 1.265  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.559      ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                       ; Launch Clock                                         ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.144 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.527      ; 2.453      ;
; 0.196 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.547      ; 2.525      ;
; 0.212 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.527      ; 2.521      ;
; 0.243 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.529      ; 2.554      ;
; 0.298 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.544      ; 2.624      ;
; 0.354 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.548      ; 2.684      ;
; 0.387 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.528      ; 2.697      ;
; 0.427 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.528      ; 2.737      ;
; 0.452 ; i2c_dri:i2c_dri_inst|i2c_done                         ; i2c_dri:i2c_dri_inst|i2c_done                 ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; ov5640_cfg:ov5640_cfg_inst|init_done                  ; ov5640_cfg:ov5640_cfg_inst|init_done          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_dri:i2c_dri_inst|sda_dir                          ; i2c_dri:i2c_dri_inst|sda_dir                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.472 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.524      ; 2.778      ;
; 0.509 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 0.802      ;
; 0.531 ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.823      ;
; 0.550 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr             ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 0.843      ;
; 0.744 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.037      ;
; 0.746 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.040      ;
; 0.764 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.769 ; i2c_dri:i2c_dri_inst|i2c_done                         ; ov5640_cfg:ov5640_cfg_inst|i2c_exec           ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.082      ; 1.063      ;
; 0.773 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[1]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.067      ;
; 0.786 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.079      ;
; 0.789 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.082      ;
; 0.796 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.088      ;
; 0.799 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.091      ;
; 0.804 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.096      ;
; 0.805 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.097      ;
; 0.806 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.098      ;
; 0.809 ; i2c_dri:i2c_dri_inst|cnt[5]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.101      ;
; 0.810 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.102      ;
; 0.814 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.106      ;
; 0.814 ; i2c_dri:i2c_dri_inst|cnt[0]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.106      ;
; 0.814 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.106      ;
; 0.823 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.115      ;
; 0.823 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.115      ;
; 0.824 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.116      ;
; 0.839 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.132      ;
; 0.840 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.132      ;
; 0.883 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd             ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.176      ;
; 0.942 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd             ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.235      ;
; 1.038 ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11]               ; i2c_dri:i2c_dri_inst|addr_t[3]                ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.331      ;
; 1.048 ; i2c_dri:i2c_dri_inst|scl                              ; i2c_dri:i2c_dri_inst|scl                      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.341      ;
; 1.053 ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20]               ; i2c_dri:i2c_dri_inst|addr_t[12]               ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.060      ; 1.325      ;
; 1.055 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.346      ;
; 1.084 ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|i2c_done                 ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.105      ; 1.401      ;
; 1.095 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.386      ;
; 1.098 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.391      ;
; 1.101 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.394      ;
; 1.107 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.401      ;
; 1.116 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr              ; i2c_dri:i2c_dri_inst|sda_dir                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.412      ;
; 1.125 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.418      ;
; 1.127 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.421      ;
; 1.134 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.428      ;
; 1.137 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.430      ;
; 1.144 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.437      ;
; 1.144 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.437      ;
; 1.150 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.442      ;
; 1.151 ; ov5640_cfg:ov5640_cfg_inst|i2c_exec                   ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.435      ;
; 1.152 ; i2c_dri:i2c_dri_inst|cnt[0]                           ; i2c_dri:i2c_dri_inst|cnt[1]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.444      ;
; 1.158 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.450      ;
; 1.160 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.590      ; 1.962      ;
; 1.160 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.452      ;
; 1.161 ; i2c_dri:i2c_dri_inst|cnt[0]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.453      ;
; 1.164 ; i2c_dri:i2c_dri_inst|cnt[5]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.456      ;
; 1.165 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.457      ;
; 1.167 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.459      ;
; 1.175 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.467      ;
; 1.175 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.467      ;
; 1.176 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.468      ;
; 1.179 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.471      ;
; 1.182 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.474      ;
; 1.184 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.476      ;
; 1.184 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.476      ;
; 1.185 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.477      ;
; 1.191 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.483      ;
; 1.194 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.486      ;
; 1.195 ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; i2c_dri:i2c_dri_inst|wr_flag                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.055      ; 1.462      ;
; 1.203 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.495      ;
; 1.219 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr              ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.081      ; 1.512      ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.442 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.173      ;
; 0.447 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.178      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                          ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.456 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.187      ;
; 0.465 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.471 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.202      ;
; 0.485 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.492 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.508 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.800      ;
; 0.509 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.540 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.188      ;
; 0.543 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.836      ;
; 0.548 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.841      ;
; 0.551 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.555 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.203      ;
; 0.558 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.206      ;
; 0.626 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.919      ;
; 0.628 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.920      ;
; 0.633 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.281      ;
; 0.640 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.642 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.650 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.943      ;
; 0.658 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.950      ;
; 0.667 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.959      ;
; 0.673 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.966      ;
; 0.693 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.986      ;
; 0.698 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.715 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.008      ;
; 0.718 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.011      ;
; 0.720 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.012      ;
; 0.723 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.016      ;
; 0.730 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.022      ;
; 0.731 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.024      ;
; 0.732 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.025      ;
; 0.732 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.026      ;
; 0.735 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.028      ;
; 0.743 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.749 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.751 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.751 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.043      ;
; 0.753 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.047      ;
; 0.753 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.045      ;
; 0.753 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.045      ;
; 0.754 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.486      ;
; 0.754 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                           ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                           ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                           ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.050      ;
; 0.757 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.759 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.491      ;
; 0.760 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.052      ;
; 0.760 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.493      ;
; 0.761 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                   ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.509 ; servo_dri:servo_dri_inst|period_cnt[20]    ; servo_dri:servo_dri_inst|period_cnt[20]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.802      ;
; 0.627 ; servo_dri:servo_dri_inst|coor_valid_flag_r ; servo_dri:servo_dri_inst|coor_valid_flag_pos ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.920      ;
; 0.759 ; servo_dri:servo_dri_inst|period_cnt[7]     ; servo_dri:servo_dri_inst|period_cnt[7]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; servo_dri:servo_dri_inst|period_cnt[5]     ; servo_dri:servo_dri_inst|period_cnt[5]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; servo_dri:servo_dri_inst|period_cnt[15]    ; servo_dri:servo_dri_inst|period_cnt[15]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; servo_dri:servo_dri_inst|period_cnt[13]    ; servo_dri:servo_dri_inst|period_cnt[13]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; servo_dri:servo_dri_inst|period_cnt[11]    ; servo_dri:servo_dri_inst|period_cnt[11]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; servo_dri:servo_dri_inst|x_duty_cycle[7]   ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; servo_dri:servo_dri_inst|y_duty_cycle[6]   ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; servo_dri:servo_dri_inst|y_duty_cycle[10]  ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; servo_dri:servo_dri_inst|period_cnt[8]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; servo_dri:servo_dri_inst|period_cnt[1]     ; servo_dri:servo_dri_inst|period_cnt[1]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; servo_dri:servo_dri_inst|x_duty_cycle[5]   ; servo_dri:servo_dri_inst|x_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; servo_dri:servo_dri_inst|y_duty_cycle[4]   ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; servo_dri:servo_dri_inst|period_cnt[4]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; servo_dri:servo_dri_inst|x_duty_cycle[9]   ; servo_dri:servo_dri_inst|x_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; servo_dri:servo_dri_inst|period_cnt[12]    ; servo_dri:servo_dri_inst|period_cnt[12]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[2]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; servo_dri:servo_dri_inst|y_duty_cycle[16]  ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; servo_dri:servo_dri_inst|x_duty_cycle[4]   ; servo_dri:servo_dri_inst|x_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; servo_dri:servo_dri_inst|x_duty_cycle[2]   ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.058      ;
; 0.768 ; servo_dri:servo_dri_inst|x_duty_cycle[16]  ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.060      ;
; 0.769 ; servo_dri:servo_dri_inst|y_duty_cycle[17]  ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.062      ;
; 0.769 ; servo_dri:servo_dri_inst|x_duty_cycle[17]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.061      ;
; 0.779 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[0]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.073      ;
; 0.785 ; servo_dri:servo_dri_inst|period_cnt[3]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.079      ;
; 0.787 ; servo_dri:servo_dri_inst|period_cnt[10]    ; servo_dri:servo_dri_inst|period_cnt[10]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.080      ;
; 0.943 ; servo_dri:servo_dri_inst|x_duty_cycle[12]  ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.235      ;
; 0.947 ; servo_dri:servo_dri_inst|y_duty_cycle[11]  ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.240      ;
; 0.947 ; servo_dri:servo_dri_inst|x_duty_cycle[10]  ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.239      ;
; 0.948 ; servo_dri:servo_dri_inst|x_duty_cycle[14]  ; servo_dri:servo_dri_inst|x_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.240      ;
; 0.956 ; servo_dri:servo_dri_inst|x_duty_cycle[3]   ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.248      ;
; 1.003 ; servo_dri:servo_dri_inst|x_duty_cycle[8]   ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.295      ;
; 1.038 ; servo_dri:servo_dri_inst|y_duty_cycle[13]  ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.331      ;
; 1.114 ; servo_dri:servo_dri_inst|period_cnt[7]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.408      ;
; 1.115 ; servo_dri:servo_dri_inst|period_cnt[11]    ; servo_dri:servo_dri_inst|period_cnt[12]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; servo_dri:servo_dri_inst|x_duty_cycle[7]   ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; servo_dri:servo_dri_inst|y_duty_cycle[10]  ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; servo_dri:servo_dri_inst|period_cnt[1]     ; servo_dri:servo_dri_inst|period_cnt[2]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; servo_dri:servo_dri_inst|y_duty_cycle[6]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; servo_dri:servo_dri_inst|x_duty_cycle[5]   ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; servo_dri:servo_dri_inst|y_duty_cycle[4]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; servo_dri:servo_dri_inst|period_cnt[19]    ; servo_dri:servo_dri_inst|period_cnt[20]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; servo_dri:servo_dri_inst|x_duty_cycle[2]   ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; servo_dri:servo_dri_inst|y_duty_cycle[16]  ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.412      ;
; 1.123 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[1]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; servo_dri:servo_dri_inst|period_cnt[4]     ; servo_dri:servo_dri_inst|period_cnt[5]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; servo_dri:servo_dri_inst|period_cnt[12]    ; servo_dri:servo_dri_inst|period_cnt[13]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; servo_dri:servo_dri_inst|period_cnt[14]    ; servo_dri:servo_dri_inst|period_cnt[15]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; servo_dri:servo_dri_inst|x_duty_cycle[9]   ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; servo_dri:servo_dri_inst|x_duty_cycle[4]   ; servo_dri:servo_dri_inst|x_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.420      ;
; 1.129 ; servo_dri:servo_dri_inst|x_duty_cycle[16]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.421      ;
; 1.132 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[2]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.426      ;
; 1.134 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; servo_dri:servo_dri_inst|period_cnt[18]    ; servo_dri:servo_dri_inst|period_cnt[20]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; servo_dri:servo_dri_inst|x_duty_cycle[9]   ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; servo_dri:servo_dri_inst|x_duty_cycle[4]   ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.428      ;
; 1.137 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.429      ;
; 1.139 ; servo_dri:servo_dri_inst|period_cnt[3]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.433      ;
; 1.144 ; servo_dri:servo_dri_inst|period_cnt[8]     ; servo_dri:servo_dri_inst|period_cnt[10]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 1.426      ;
; 1.148 ; servo_dri:servo_dri_inst|period_cnt[10]    ; servo_dri:servo_dri_inst|period_cnt[11]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.441      ;
; 1.157 ; servo_dri:servo_dri_inst|period_cnt[10]    ; servo_dri:servo_dri_inst|period_cnt[12]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.450      ;
; 1.162 ; servo_dri:servo_dri_inst|period_cnt[19]    ; servo_dri:servo_dri_inst|period_cnt[19]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.455      ;
; 1.189 ; servo_dri:servo_dri_inst|x_duty_cycle[11]  ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.481      ;
; 1.193 ; servo_dri:servo_dri_inst|x_duty_cycle[13]  ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.485      ;
; 1.195 ; servo_dri:servo_dri_inst|x_duty_cycle[0]   ; servo_dri:servo_dri_inst|x_duty_cycle[0]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.487      ;
; 1.203 ; servo_dri:servo_dri_inst|x_duty_cycle[1]   ; servo_dri:servo_dri_inst|x_duty_cycle[1]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.495      ;
; 1.246 ; servo_dri:servo_dri_inst|period_cnt[5]     ; servo_dri:servo_dri_inst|period_cnt[7]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; servo_dri:servo_dri_inst|x_duty_cycle[7]   ; servo_dri:servo_dri_inst|x_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.539      ;
; 1.246 ; servo_dri:servo_dri_inst|period_cnt[11]    ; servo_dri:servo_dri_inst|period_cnt[13]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.539      ;
; 1.247 ; servo_dri:servo_dri_inst|y_duty_cycle[10]  ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; servo_dri:servo_dri_inst|period_cnt[1]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; servo_dri:servo_dri_inst|period_cnt[13]    ; servo_dri:servo_dri_inst|period_cnt[15]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; servo_dri:servo_dri_inst|y_duty_cycle[6]   ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; servo_dri:servo_dri_inst|x_duty_cycle[5]   ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; servo_dri:servo_dri_inst|y_duty_cycle[4]   ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; servo_dri:servo_dri_inst|x_duty_cycle[2]   ; servo_dri:servo_dri_inst|x_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.541      ;
; 1.255 ; servo_dri:servo_dri_inst|period_cnt[5]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; servo_dri:servo_dri_inst|x_duty_cycle[7]   ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.548      ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.709 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.101     ; 3.099      ;
; -2.709 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.101     ; 3.099      ;
; -2.709 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.101     ; 3.099      ;
; -2.709 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.101     ; 3.099      ;
; -2.709 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.101     ; 3.099      ;
; -2.709 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.101     ; 3.099      ;
; -2.709 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.101     ; 3.099      ;
; -2.705 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.028     ; 3.168      ;
; -2.705 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.028     ; 3.168      ;
; -2.705 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.028     ; 3.168      ;
; -2.705 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.028     ; 3.168      ;
; -2.705 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.028     ; 3.168      ;
; -2.692 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.015     ; 3.168      ;
; -2.692 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.015     ; 3.168      ;
; -2.656 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.020     ; 3.127      ;
; -2.656 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.020     ; 3.127      ;
; -2.656 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.020     ; 3.127      ;
; -2.560 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag       ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.135      ; 3.186      ;
; -2.560 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.135      ; 3.186      ;
; -2.486 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.209      ; 3.186      ;
; -2.486 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.209      ; 3.186      ;
; -2.486 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.209      ; 3.186      ;
; -2.460 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.141      ; 3.092      ;
; -2.318 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.203      ; 3.012      ;
; -2.318 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.203      ; 3.012      ;
; -2.318 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.203      ; 3.012      ;
; -2.269 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.252      ; 3.012      ;
; -2.269 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.252      ; 3.012      ;
; -2.269 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.252      ; 3.012      ;
; -2.269 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.252      ; 3.012      ;
; -2.269 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.252      ; 3.012      ;
; -2.269 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.252      ; 3.012      ;
; -2.269 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.252      ; 3.012      ;
; -0.960 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.893      ;
; -0.960 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.893      ;
; -0.960 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.893      ;
; -0.960 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.893      ;
; -0.960 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.893      ;
; -0.960 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.893      ;
; -0.960 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.893      ;
; -0.956 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.962      ;
; -0.956 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.962      ;
; -0.956 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.962      ;
; -0.956 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.962      ;
; -0.956 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.962      ;
; -0.943 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.108      ; 3.962      ;
; -0.943 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.108      ; 3.962      ;
; -0.907 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.103      ; 3.921      ;
; -0.907 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.103      ; 3.921      ;
; -0.907 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.103      ; 3.921      ;
; -0.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.778      ;
; -0.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.778      ;
; -0.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.778      ;
; -0.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.778      ;
; -0.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.778      ;
; -0.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.778      ;
; -0.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.778      ;
; -0.841 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.847      ;
; -0.841 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.847      ;
; -0.841 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.847      ;
; -0.841 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.847      ;
; -0.841 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.847      ;
; -0.828 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.108      ; 3.847      ;
; -0.828 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.108      ; 3.847      ;
; -0.812 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.745      ;
; -0.812 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.745      ;
; -0.812 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.745      ;
; -0.812 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.745      ;
; -0.812 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.745      ;
; -0.812 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.745      ;
; -0.812 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.022      ; 3.745      ;
; -0.811 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.258      ; 3.980      ;
; -0.811 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.258      ; 3.980      ;
; -0.808 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.814      ;
; -0.808 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.814      ;
; -0.808 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.814      ;
; -0.808 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.814      ;
; -0.808 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.814      ;
; -0.795 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.108      ; 3.814      ;
; -0.795 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.108      ; 3.814      ;
; -0.792 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.103      ; 3.806      ;
; -0.792 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.103      ; 3.806      ;
; -0.792 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.103      ; 3.806      ;
; -0.759 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.103      ; 3.773      ;
; -0.759 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.103      ; 3.773      ;
; -0.759 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.103      ; 3.773      ;
; -0.737 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.332      ; 3.980      ;
; -0.737 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.332      ; 3.980      ;
; -0.737 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.332      ; 3.980      ;
; -0.711 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.264      ; 3.886      ;
; -0.696 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.258      ; 3.865      ;
; -0.696 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.258      ; 3.865      ;
; -0.663 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.258      ; 3.832      ;
; -0.663 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.258      ; 3.832      ;
; -0.622 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.332      ; 3.865      ;
; -0.622 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.332      ; 3.865      ;
; -0.622 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.332      ; 3.865      ;
; -0.596 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.264      ; 3.771      ;
; -0.589 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.332      ; 3.832      ;
; -0.589 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.332      ; 3.832      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.129 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.366      ; 2.996      ;
; -1.129 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.366      ; 2.996      ;
; -1.129 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.366      ; 2.996      ;
; -1.129 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.366      ; 2.996      ;
; -1.129 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.366      ; 2.996      ;
; -1.129 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.366      ; 2.996      ;
; -1.129 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.366      ; 2.996      ;
; -1.129 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.366      ; 2.996      ;
; -1.129 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.366      ; 2.996      ;
; -1.129 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.366      ; 2.996      ;
; -1.129 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.366      ; 2.996      ;
; -1.095 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.374      ; 2.970      ;
; -1.083 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.366      ; 2.950      ;
; -1.083 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.366      ; 2.950      ;
; -1.083 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.366      ; 2.950      ;
; -1.037 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.375      ; 2.913      ;
; -1.037 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.375      ; 2.913      ;
; -1.037 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.375      ; 2.913      ;
; -1.037 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.375      ; 2.913      ;
; -1.037 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.375      ; 2.913      ;
; -1.037 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.375      ; 2.913      ;
; -1.037 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.375      ; 2.913      ;
; -1.037 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.375      ; 2.913      ;
; -1.037 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.375      ; 2.913      ;
; -1.037 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.375      ; 2.913      ;
; -0.918 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.385      ; 2.804      ;
; -0.918 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.385      ; 2.804      ;
; -0.911 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.386      ; 2.798      ;
; -0.911 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.386      ; 2.798      ;
; -0.911 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.386      ; 2.798      ;
; -0.911 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.386      ; 2.798      ;
; -0.911 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.386      ; 2.798      ;
; -0.894 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.386      ; 2.781      ;
; -0.894 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.386      ; 2.781      ;
; -0.894 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.386      ; 2.781      ;
; -0.894 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.386      ; 2.781      ;
; -0.894 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.386      ; 2.781      ;
; -0.894 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.386      ; 2.781      ;
; -0.894 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.386      ; 2.781      ;
; 0.620  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.790      ;
; 0.620  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.790      ;
; 0.620  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.790      ;
; 0.620  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.790      ;
; 0.620  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.790      ;
; 0.620  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.790      ;
; 0.620  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.790      ;
; 0.620  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.790      ;
; 0.620  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.790      ;
; 0.620  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.790      ;
; 0.620  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.790      ;
; 0.654  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.497      ; 3.764      ;
; 0.666  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.744      ;
; 0.666  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.744      ;
; 0.666  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.744      ;
; 0.712  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.707      ;
; 0.712  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.707      ;
; 0.712  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.707      ;
; 0.712  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.707      ;
; 0.712  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.707      ;
; 0.712  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.707      ;
; 0.712  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.707      ;
; 0.712  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.707      ;
; 0.712  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.707      ;
; 0.712  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.707      ;
; 0.735  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.675      ;
; 0.735  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.675      ;
; 0.735  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.675      ;
; 0.735  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.675      ;
; 0.735  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.675      ;
; 0.735  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.675      ;
; 0.735  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.675      ;
; 0.735  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.675      ;
; 0.735  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.675      ;
; 0.735  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.675      ;
; 0.735  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.675      ;
; 0.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.642      ;
; 0.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.642      ;
; 0.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.642      ;
; 0.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.642      ;
; 0.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.642      ;
; 0.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.642      ;
; 0.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.642      ;
; 0.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.642      ;
; 0.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.642      ;
; 0.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.642      ;
; 0.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.642      ;
; 0.769  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.497      ; 3.649      ;
; 0.781  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.629      ;
; 0.781  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.629      ;
; 0.781  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.629      ;
; 0.802  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.497      ; 3.616      ;
; 0.814  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.596      ;
; 0.814  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.596      ;
; 0.814  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.489      ; 3.596      ;
; 0.827  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.592      ;
; 0.827  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.592      ;
; 0.827  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.592      ;
; 0.827  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.592      ;
; 0.827  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.592      ;
; 0.827  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.498      ; 3.592      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.164 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.236      ;
; -1.164 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.236      ;
; -1.164 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.236      ;
; -1.164 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.236      ;
; -1.164 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.236      ;
; -1.164 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.236      ;
; -1.164 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.236      ;
; -1.143 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.257      ;
; -1.143 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.257      ;
; -1.143 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.257      ;
; -1.143 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.257      ;
; -1.143 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.257      ;
; -1.137 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.263      ;
; -1.137 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.263      ;
; -1.118 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.282      ;
; -1.118 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.282      ;
; -1.118 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.282      ;
; -1.118 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.282      ;
; -1.118 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.282      ;
; -1.118 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.282      ;
; -1.118 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.282      ;
; -1.097 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.303      ;
; -1.097 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.303      ;
; -1.097 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.303      ;
; -1.097 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.303      ;
; -1.097 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.303      ;
; -1.091 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.309      ;
; -1.091 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.309      ;
; -1.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.300      ;
; -1.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.300      ;
; -1.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.300      ;
; -1.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.300      ;
; -1.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.300      ;
; -1.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.300      ;
; -1.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.300      ;
; -1.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.300      ;
; -1.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.300      ;
; -1.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.300      ;
; -1.060 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.340      ;
; -1.060 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.340      ;
; -1.060 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.340      ;
; -1.060 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.340      ;
; -1.060 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.340      ;
; -1.060 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.340      ;
; -1.060 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.340      ;
; -1.051 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.106      ; 3.337      ;
; -1.043 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.346      ;
; -1.043 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.346      ;
; -1.043 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.346      ;
; -1.043 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.346      ;
; -1.043 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.346      ;
; -1.043 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.346      ;
; -1.043 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.346      ;
; -1.043 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.346      ;
; -1.043 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.346      ;
; -1.043 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.346      ;
; -1.039 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.361      ;
; -1.039 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.361      ;
; -1.039 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.361      ;
; -1.039 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.361      ;
; -1.039 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.361      ;
; -1.033 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.367      ;
; -1.033 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.118      ; 3.367      ;
; -1.020 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.359      ;
; -1.020 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.359      ;
; -1.020 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.359      ;
; -1.008 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.371      ;
; -1.008 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.371      ;
; -1.008 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.371      ;
; -1.008 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.371      ;
; -1.008 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.371      ;
; -1.008 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.371      ;
; -1.008 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.371      ;
; -1.008 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.371      ;
; -1.008 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.371      ;
; -1.008 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.371      ;
; -1.008 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.371      ;
; -1.005 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.106      ; 3.383      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.404      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.404      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.404      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.404      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.404      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.404      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.404      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.404      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.404      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.107      ; 3.404      ;
; -0.974 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.405      ;
; -0.974 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.405      ;
; -0.974 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.405      ;
; -0.962 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.417      ;
; -0.962 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.417      ;
; -0.962 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.417      ;
; -0.962 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.417      ;
; -0.962 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.417      ;
; -0.962 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.417      ;
; -0.962 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.417      ;
; -0.962 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.417      ;
; -0.962 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.097      ; 3.417      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam_pclk'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.233 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.440      ;
; 0.233 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.440      ;
; 0.233 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.440      ;
; 0.233 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.440      ;
; 0.233 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.440      ;
; 0.233 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.440      ;
; 0.233 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.440      ;
; 0.279 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.486      ;
; 0.279 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.486      ;
; 0.279 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.486      ;
; 0.279 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.486      ;
; 0.279 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.486      ;
; 0.279 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.486      ;
; 0.279 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.486      ;
; 0.284 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.864      ; 3.440      ;
; 0.284 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.864      ; 3.440      ;
; 0.284 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.864      ; 3.440      ;
; 0.330 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.864      ; 3.486      ;
; 0.330 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.864      ; 3.486      ;
; 0.330 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.864      ; 3.486      ;
; 0.337 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.544      ;
; 0.337 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.544      ;
; 0.337 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.544      ;
; 0.337 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.544      ;
; 0.337 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.544      ;
; 0.337 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.544      ;
; 0.337 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.544      ;
; 0.388 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.864      ; 3.544      ;
; 0.388 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.864      ; 3.544      ;
; 0.388 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.864      ; 3.544      ;
; 0.423 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.800      ; 3.515      ;
; 0.430 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.870      ; 3.592      ;
; 0.430 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.870      ; 3.592      ;
; 0.430 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.870      ; 3.592      ;
; 0.469 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.800      ; 3.561      ;
; 0.476 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.870      ; 3.638      ;
; 0.476 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.870      ; 3.638      ;
; 0.476 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.870      ; 3.638      ;
; 0.507 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.793      ; 3.592      ;
; 0.507 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.793      ; 3.592      ;
; 0.527 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.800      ; 3.619      ;
; 0.534 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.870      ; 3.696      ;
; 0.534 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.870      ; 3.696      ;
; 0.534 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.870      ; 3.696      ;
; 0.553 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.793      ; 3.638      ;
; 0.553 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.793      ; 3.638      ;
; 0.611 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.793      ; 3.696      ;
; 0.611 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.793      ; 3.696      ;
; 0.616 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 3.540      ;
; 0.616 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 3.540      ;
; 0.616 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 3.540      ;
; 0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.636      ; 3.581      ;
; 0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.636      ; 3.581      ;
; 0.662 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 3.586      ;
; 0.662 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 3.586      ;
; 0.662 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 3.586      ;
; 0.666 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.623      ; 3.581      ;
; 0.666 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.623      ; 3.581      ;
; 0.666 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.623      ; 3.581      ;
; 0.666 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.623      ; 3.581      ;
; 0.666 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.623      ; 3.581      ;
; 0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.522      ;
; 0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.522      ;
; 0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.522      ;
; 0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.522      ;
; 0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.522      ;
; 0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.522      ;
; 0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.522      ;
; 0.699 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.636      ; 3.627      ;
; 0.699 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.636      ; 3.627      ;
; 0.712 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.623      ; 3.627      ;
; 0.712 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.623      ; 3.627      ;
; 0.712 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.623      ; 3.627      ;
; 0.712 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.623      ; 3.627      ;
; 0.712 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.623      ; 3.627      ;
; 0.720 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 3.644      ;
; 0.720 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 3.644      ;
; 0.720 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 3.644      ;
; 0.729 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.568      ;
; 0.729 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.568      ;
; 0.729 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.568      ;
; 0.729 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.568      ;
; 0.729 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.568      ;
; 0.729 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.568      ;
; 0.729 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.568      ;
; 0.757 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.636      ; 3.685      ;
; 0.757 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.636      ; 3.685      ;
; 0.770 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.623      ; 3.685      ;
; 0.770 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.623      ; 3.685      ;
; 0.770 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.623      ; 3.685      ;
; 0.770 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.623      ; 3.685      ;
; 0.770 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.623      ; 3.685      ;
; 0.787 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.626      ;
; 0.787 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.626      ;
; 0.787 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.626      ;
; 0.787 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.626      ;
; 0.787 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.626      ;
; 0.787 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.626      ;
; 0.787 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.547      ; 3.626      ;
; 2.559 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; -0.500       ; 0.487      ; 2.788      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[16]                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[16]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_datain_reg0      ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0                                                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|monoc                                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[0]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[1]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[2]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[3]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[4]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[5]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[6]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[7]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[8]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[9]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[0]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[1]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[2]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[3]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[4]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[5]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[6]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[7]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[8]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[9]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[0]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[1]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[2]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[3]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[4]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[5]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[8]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[0]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[10]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[11]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[12]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[13]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[14]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[15]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[16]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[17]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[18]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[19]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[1]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[20]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[21]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[22]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[23]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[24]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[25]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[26]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[27]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[28]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[29]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[2]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[30]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[31]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[3]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[4]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[5]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[6]                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ;
; 0.219  ; 0.439        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                                            ;
; 0.219  ; 0.439        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                                            ;
; 0.219  ; 0.439        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                                            ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                                            ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                                            ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                                            ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                                            ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ;
; 0.241  ; 0.476        ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 0.241  ; 0.476        ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 0.243  ; 0.478        ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 0.247  ; 0.482        ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 0.247  ; 0.482        ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 0.249  ; 0.484        ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[10]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[11]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[12]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[13]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[14]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[8]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[9]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[1]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[2]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[3]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[4]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[5]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[6]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|i2c_done                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|scl                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_dir                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_out                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|st_done                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|wr_flag                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_exec           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_done          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_done          ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[1]                   ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[2]                   ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[3]                   ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[4]                   ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[5]                   ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[6]                   ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|i2c_done                 ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[0]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[1]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[3]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[4]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[6]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[9]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[1]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[4]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[4]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                               ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                 ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                                ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                              ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_flag     ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_flag     ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ;
; 9.867 ; 10.055       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                   ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                    ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                              ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ;
; 9.872 ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                                ;
; 9.874 ; 10.062       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                 ;
; 9.875 ; 10.063       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                       ;
; 9.967 ; 9.967        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]  ;
; 9.967 ; 9.967        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk    ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|div_4_cnt|clk                                 ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|rd_flag|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[0]|clk                                                 ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[1]|clk                                                 ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[2]|clk                                                 ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[3]|clk                                                 ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[4]|clk                                                 ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[5]|clk                                                 ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[6]|clk                                                 ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[7]|clk                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                           ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------+
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[6]       ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[9]       ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[0]       ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[1]       ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[2]       ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[3]       ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[4]       ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[5]       ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[7]       ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[8]       ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[0]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[14]    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[15]    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[1]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[4]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[5]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[9]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[1]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[2]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[3]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_pos ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_r   ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_pwm               ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[0]     ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_pwm               ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[10]      ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[11]      ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[12]      ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[13]      ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[14]      ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[15]      ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[16]      ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[17]      ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[18]      ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[19]      ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[20]      ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[10]      ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[11]      ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[12]      ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[13]      ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[14]      ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[15]      ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[16]      ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[17]      ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[18]      ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[19]      ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[20]      ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_pwm               ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_pwm               ;
; 9.847 ; 10.067       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[0]     ;
; 9.847 ; 10.067       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ;
; 9.847 ; 10.067       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ;
; 9.847 ; 10.067       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ;
; 9.847 ; 10.067       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ;
; 9.847 ; 10.067       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ;
; 9.847 ; 10.067       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ;
; 9.847 ; 10.067       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ;
; 9.847 ; 10.067       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ;
; 9.847 ; 10.067       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ;
; 9.848 ; 10.068       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_pos ;
; 9.848 ; 10.068       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_r   ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[0]     ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[14]    ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[15]    ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[1]     ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[4]     ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[5]     ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; 5.150 ; 5.302 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; 5.150 ; 5.302 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; 3.140 ; 3.467 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; 2.691 ; 3.012 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; 2.621 ; 2.968 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; 3.288 ; 3.651 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; 2.630 ; 3.012 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; 2.413 ; 2.706 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; 2.143 ; 2.459 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; 5.082 ; 5.242 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; 2.247 ; 2.530 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.516 ; 1.543 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.122 ; 1.119 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.241 ; 1.277 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.282 ; 1.330 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.516 ; 1.543 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 5.514 ; 5.696 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.643 ; 4.947 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 5.093 ; 5.314 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.914 ; 5.183 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 5.275 ; 5.502 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.492 ; 4.785 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 4.696 ; 4.949 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.743 ; 5.101 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 5.299 ; 5.543 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.514 ; 5.696 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.689 ; 4.942 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.743 ; 4.976 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.705 ; 4.957 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.864 ; 5.128 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.672 ; 4.923 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.324 ; 4.596 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.342 ; 4.610 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; 6.478 ; 6.815 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; 6.858 ; 7.228 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; 6.858 ; 7.228 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; 6.520 ; 6.835 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; 5.700 ; 6.079 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                 ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; -1.648 ; -1.943 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; -2.066 ; -2.316 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; -1.924 ; -2.246 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; -1.941 ; -2.260 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; -2.092 ; -2.414 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; -2.126 ; -2.497 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; -2.115 ; -2.474 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; -1.877 ; -2.165 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; -1.648 ; -1.943 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; -1.996 ; -2.262 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; -1.775 ; -2.038 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.627  ; 2.426  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.627  ; 2.426  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.503  ; 2.317  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.567  ; 2.379  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.379  ; 0.281  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; -3.544 ; -3.793 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; -3.846 ; -4.129 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; -4.282 ; -4.482 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; -4.127 ; -4.383 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; -4.472 ; -4.690 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; -3.722 ; -4.002 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; -3.901 ; -4.131 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; -3.941 ; -4.275 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; -4.497 ; -4.729 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; -4.686 ; -4.849 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; -3.894 ; -4.124 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; -3.946 ; -4.157 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; -3.909 ; -4.139 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; -4.079 ; -4.332 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; -3.877 ; -4.106 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; -3.544 ; -3.793 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; -3.561 ; -3.806 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; -5.465 ; -5.760 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; -3.985 ; -4.345 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; -5.097 ; -5.458 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; -4.731 ; -5.028 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; -3.985 ; -4.345 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 8.364  ; 8.546  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 8.186  ; 8.268  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.550 ; 10.349 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 13.019 ; 13.178 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 6.821  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.050 ; 9.871  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.610  ; 9.426  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.721  ; 9.520  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.266  ; 9.160  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.050 ; 9.871  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.270  ; 9.154  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.503  ; 8.406  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.668  ; 9.532  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.921  ; 8.805  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.299  ; 9.195  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.262  ; 9.131  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.294  ; 9.183  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.834  ; 8.701  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.866  ; 8.720  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.554  ; 8.464  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.550  ; 8.459  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.914  ; 8.769  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 12.422 ; 12.665 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 6.629  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 8.196  ; 8.057  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 6.077  ; 6.281  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 5.892  ; 6.069  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 5.112  ; 5.228  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 5.666  ; 5.852  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 5.883  ; 6.070  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 5.864  ; 5.922  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 5.206  ; 5.321  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 5.204  ; 5.257  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 5.691  ; 5.798  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 5.329  ; 5.425  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 8.196  ; 8.057  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 5.391  ; 5.486  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 5.449  ; 5.536  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 5.579  ; 5.697  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 5.579  ; 5.697  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 5.165  ; 5.281  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 5.196  ; 5.312  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 4.286  ; 4.275  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 4.293  ; 4.384  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 7.501  ; 7.637  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.767  ; 4.658  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.722  ; 4.616  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.386  ; 4.308  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.360  ; 4.297  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.778  ; 4.653  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 7.501  ; 7.637  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.467  ; 4.374  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.696  ; 4.600  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.256  ; 5.180  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 5.064  ; 4.901  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 5.348  ; 5.218  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 5.359  ; 5.234  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 5.307  ; 5.191  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 5.288  ; 5.171  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.907  ; 4.829  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.891  ; 4.818  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 4.060  ; 4.088  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 4.834  ; 4.905  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; 1.145  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; 1.043  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 8.703  ; 8.478  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; tx              ; sys_clk                                                     ; 6.019  ; 6.201  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 8.216  ; 7.977  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 8.015  ; 7.872  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 8.035  ; 8.212  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.864  ; 7.944  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.138 ; 9.942  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.758 ; 10.950 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 6.568  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.172  ; 8.076  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.235  ; 9.056  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.341  ; 9.146  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.905  ; 8.800  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.656  ; 9.483  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.909  ; 8.795  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.172  ; 8.076  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.290  ; 9.157  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.573  ; 8.460  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.936  ; 8.834  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.900  ; 8.772  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.931  ; 8.822  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.489  ; 8.359  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.520  ; 8.378  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.220  ; 8.132  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.217  ; 8.127  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.566  ; 8.425  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.957 ; 11.194 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 6.381  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 4.522  ; 4.636  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 5.450  ; 5.647  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 5.271  ; 5.442  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 4.522  ; 4.636  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 5.055  ; 5.236  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 5.264  ; 5.445  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 5.246  ; 5.304  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 4.610  ; 4.722  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 4.614  ; 4.666  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 5.083  ; 5.186  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 4.735  ; 4.828  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 7.598  ; 7.457  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 4.795  ; 4.886  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 4.850  ; 4.934  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 4.569  ; 4.682  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 4.966  ; 5.081  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 4.569  ; 4.682  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 4.606  ; 4.717  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 3.733  ; 3.722  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 3.738  ; 3.827  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 3.797  ; 3.736  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.195  ; 4.088  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.146  ; 4.042  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.822  ; 3.746  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 3.797  ; 3.736  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.199  ; 4.078  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.924  ; 7.062  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 3.907  ; 3.815  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.120  ; 4.027  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.665  ; 4.592  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.473  ; 4.315  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.753  ; 4.628  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.764  ; 4.644  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.714  ; 4.602  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.696  ; 4.583  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.330  ; 4.255  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.314  ; 4.245  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 3.508  ; 3.536  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 4.250  ; 4.320  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; 0.646  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; 0.547  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 6.211  ; 6.007  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; tx              ; sys_clk                                                     ; 5.394  ; 5.571  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 7.925  ; 7.694  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 7.726  ; 7.588  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 9.290 ; 9.177 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.144 ; 9.031 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.755 ; 9.642 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.720 ; 9.607 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.720 ; 9.607 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.583 ; 9.470 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.583 ; 9.470 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.559 ; 9.446 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.541 ; 9.428 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.541 ; 9.428 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.755 ; 9.642 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.183 ; 9.070 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.755 ; 9.642 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.508 ; 9.395 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.508 ; 9.395 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.144 ; 9.031 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.144 ; 9.031 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.559 ; 9.446 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.613 ; 4.521 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.909 ; 4.796 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.644 ; 4.552 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.653 ; 4.561 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.613 ; 4.521 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.645 ; 4.553 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 7.384 ; 7.520 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.909 ; 4.796 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.613 ; 4.521 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.594 ; 5.519 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.670 ; 4.578 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.851 ; 4.776 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.823 ; 4.748 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.851 ; 4.776 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.851 ; 4.776 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.826 ; 4.751 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.826 ; 4.751 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 8.899 ; 8.786 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.761 ; 8.648 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.348 ; 9.235 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.314 ; 9.201 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.314 ; 9.201 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.183 ; 9.070 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.183 ; 9.070 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.160 ; 9.047 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.143 ; 9.030 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.143 ; 9.030 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.348 ; 9.235 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.799 ; 8.686 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.348 ; 9.235 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.111 ; 8.998 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.111 ; 8.998 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.761 ; 8.648 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.761 ; 8.648 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.160 ; 9.047 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.055 ; 3.963 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.304 ; 4.191 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.085 ; 3.993 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.093 ; 4.001 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.055 ; 3.963 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.086 ; 3.994 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.826 ; 6.962 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.304 ; 4.191 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.055 ; 3.963 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.004 ; 4.929 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.110 ; 4.018 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.291 ; 4.216 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.264 ; 4.189 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.291 ; 4.216 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.291 ; 4.216 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.267 ; 4.192 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.267 ; 4.192 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 9.201     ; 9.314     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.034     ; 9.147     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.536     ; 9.649     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.514     ; 9.627     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.514     ; 9.627     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.439     ; 9.552     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.439     ; 9.552     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.414     ; 9.527     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.401     ; 9.514     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.401     ; 9.514     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.536     ; 9.649     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.077     ; 9.190     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.536     ; 9.649     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.366     ; 9.479     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.366     ; 9.479     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.034     ; 9.147     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.034     ; 9.147     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.414     ; 9.527     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.513     ; 4.605     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.735     ; 4.848     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.542     ; 4.634     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.550     ; 4.642     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.513     ; 4.605     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.544     ; 4.636     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 7.510     ; 7.374     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.735     ; 4.848     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.513     ; 4.605     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.452     ; 5.527     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.551     ; 4.643     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.749     ; 4.824     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.740     ; 4.815     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.749     ; 4.824     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.749     ; 4.824     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.742     ; 4.817     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.742     ; 4.817     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                     ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 8.810     ; 8.923     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.651     ; 8.764     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.133     ; 9.246     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.112     ; 9.225     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.112     ; 9.225     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.040     ; 9.153     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.040     ; 9.153     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.016     ; 9.129     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.004     ; 9.117     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.004     ; 9.117     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.133     ; 9.246     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.693     ; 8.806     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.133     ; 9.246     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.970     ; 9.083     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.970     ; 9.083     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.651     ; 8.764     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.651     ; 8.764     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.016     ; 9.129     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 3.956     ; 4.048     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.133     ; 4.246     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 3.984     ; 4.076     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.991     ; 4.083     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 3.956     ; 4.048     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 3.985     ; 4.077     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.953     ; 6.817     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.133     ; 4.246     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 3.956     ; 4.048     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.865     ; 4.940     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 3.992     ; 4.084     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.190     ; 4.265     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.182     ; 4.257     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.190     ; 4.265     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.190     ; 4.265     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.183     ; 4.258     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.183     ; 4.258     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                           ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
; 118.16 MHz ; 118.16 MHz      ; sys_clk                                                     ;                                                ;
; 128.72 MHz ; 128.72 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;                                                ;
; 141.28 MHz ; 141.28 MHz      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;                                                ;
; 199.48 MHz ; 199.48 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;                                                ;
; 204.46 MHz ; 204.46 MHz      ; i2c_dri:i2c_dri_inst|dri_clk                                ;                                                ;
; 291.21 MHz ; 238.04 MHz      ; cam_pclk                                                    ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                     ;
+-------------------------------------------------------------+----------+---------------+
; Clock                                                       ; Slack    ; End Point TNS ;
+-------------------------------------------------------------+----------+---------------+
; sys_clk                                                     ; -145.321 ; -4586.754     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -113.644 ; -118.937      ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -6.078   ; -1255.370     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; -5.080   ; -17.919       ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -3.891   ; -223.334      ;
; cam_pclk                                                    ; -2.434   ; -99.108       ;
+-------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1.526 ; -4.566        ;
; cam_pclk                                                    ; -0.842 ; -1.145        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -0.270 ; -0.525        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; 0.298  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 0.401  ; 0.000         ;
; sys_clk                                                     ; 0.469  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cam_pclk                                                    ; -2.378 ; -72.655       ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.962 ; -33.160       ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                 ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.974 ; -35.286       ;
; cam_pclk                                                    ; 0.235  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -3.201 ; -669.558      ;
; cam_pclk                                                    ; -3.201 ; -129.270      ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -1.487 ; -132.343      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 4.674  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 9.715  ; 0.000         ;
; sys_clk                                                     ; 9.749  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                             ;
+----------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                             ; To Node                                   ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -145.321 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.868    ;
; -145.307 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.854    ;
; -145.204 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.751    ;
; -145.195 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.742    ;
; -145.190 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.737    ;
; -145.181 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.728    ;
; -145.173 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.720    ;
; -145.078 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.625    ;
; -145.069 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.616    ;
; -145.064 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.611    ;
; -145.056 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.603    ;
; -145.055 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.602    ;
; -145.047 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.594    ;
; -145.014 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.561    ;
; -144.952 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.499    ;
; -144.943 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.490    ;
; -144.938 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.485    ;
; -144.930 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.477    ;
; -144.929 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.476    ;
; -144.921 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.468    ;
; -144.897 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.444    ;
; -144.888 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.435    ;
; -144.857 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.404    ;
; -144.826 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.373    ;
; -144.817 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.364    ;
; -144.812 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.359    ;
; -144.804 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.351    ;
; -144.803 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.350    ;
; -144.795 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.342    ;
; -144.771 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.318    ;
; -144.762 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.309    ;
; -144.757 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.304    ;
; -144.757 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.451     ; 144.298    ;
; -144.740 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.287    ;
; -144.731 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.278    ;
; -144.700 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.247    ;
; -144.692 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 144.238    ;
; -144.686 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.233    ;
; -144.678 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.225    ;
; -144.678 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 144.224    ;
; -144.669 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.216    ;
; -144.645 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.192    ;
; -144.640 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.187    ;
; -144.640 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.451     ; 144.181    ;
; -144.636 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.183    ;
; -144.631 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.178    ;
; -144.631 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.451     ; 144.172    ;
; -144.614 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.161    ;
; -144.605 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.152    ;
; -144.575 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 144.121    ;
; -144.566 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 144.112    ;
; -144.561 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 144.107    ;
; -144.552 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.099    ;
; -144.552 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 144.098    ;
; -144.544 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 144.090    ;
; -144.519 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.066    ;
; -144.514 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.061    ;
; -144.514 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.451     ; 144.055    ;
; -144.510 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.057    ;
; -144.505 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.052    ;
; -144.505 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.451     ; 144.046    ;
; -144.488 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.035    ;
; -144.479 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 144.026    ;
; -144.449 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.995    ;
; -144.440 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.986    ;
; -144.435 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.981    ;
; -144.427 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.973    ;
; -144.426 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.972    ;
; -144.418 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.964    ;
; -144.393 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 143.940    ;
; -144.388 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 143.935    ;
; -144.388 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.451     ; 143.929    ;
; -144.385 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.931    ;
; -144.379 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 143.926    ;
; -144.379 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.451     ; 143.920    ;
; -144.362 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 143.909    ;
; -144.353 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 143.900    ;
; -144.323 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.869    ;
; -144.314 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.860    ;
; -144.309 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.855    ;
; -144.301 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.847    ;
; -144.300 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.846    ;
; -144.292 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.838    ;
; -144.268 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.814    ;
; -144.262 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 143.809    ;
; -144.262 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.451     ; 143.803    ;
; -144.259 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.805    ;
; -144.253 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 143.800    ;
; -144.253 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.451     ; 143.794    ;
; -144.236 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 143.783    ;
; -144.228 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.774    ;
; -144.175 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.721    ;
; -144.166 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.712    ;
; -144.142 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.688    ;
; -144.136 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.445     ; 143.683    ;
; -144.136 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.451     ; 143.677    ;
; -144.133 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.679    ;
; -144.128 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.674    ;
; -144.128 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.452     ; 143.668    ;
; -144.111 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.446     ; 143.657    ;
+----------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                ;
+----------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                  ; To Node                                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -113.644 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.679     ; 110.917    ;
; -113.634 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.679     ; 110.907    ;
; -113.462 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.679     ; 110.735    ;
; -113.293 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.679     ; 110.566    ;
; -113.210 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.679     ; 110.483    ;
; -113.114 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.685     ; 110.381    ;
; -113.074 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.679     ; 110.347    ;
; -111.998 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[8]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.679     ; 109.271    ;
; -111.956 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.679     ; 109.229    ;
; -111.830 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.679     ; 109.103    ;
; -111.624 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[0]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.181     ; 108.395    ;
; -111.456 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[30]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.153     ; 108.255    ;
; -111.435 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[1]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.181     ; 108.206    ;
; -111.423 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[4]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.679     ; 108.696    ;
; -111.348 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[3]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.679     ; 108.621    ;
; -111.240 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[5]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.679     ; 108.513    ;
; -110.663 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[2]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.679     ; 107.936    ;
; -110.560 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[31]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 107.843    ;
; -107.079 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[29]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.114     ; 103.917    ;
; -104.888 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[28]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.158     ; 101.682    ;
; -102.670 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[27]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 99.953     ;
; -100.336 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[26]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.158     ; 97.130     ;
; -97.035  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[25]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 94.318     ;
; -94.740  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[24]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 92.023     ;
; -91.297  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[23]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 88.580     ;
; -88.621  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[22]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 85.904     ;
; -85.154  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[21]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 82.437     ;
; -81.439  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[20]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 78.722     ;
; -78.402  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[19]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 75.685     ;
; -75.249  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[18]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 72.532     ;
; -71.618  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[17]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 68.901     ;
; -67.863  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[16]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 65.146     ;
; -64.002  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[15]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 61.285     ;
; -59.157  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[14]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 56.440     ;
; -55.250  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[13]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 52.533     ;
; -51.725  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[12]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 49.008     ;
; -47.950  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[11]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 45.233     ;
; -44.460  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[10]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 41.743     ;
; -40.649  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[9]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 37.932     ;
; -37.745  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[8]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 35.028     ;
; -34.304  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[7]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 31.587     ;
; -29.759  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[6]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 27.042     ;
; -25.679  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[5]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 22.962     ;
; -22.699  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[4]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 19.982     ;
; -19.174  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[3]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 16.457     ;
; -15.369  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[2]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 12.652     ;
; -11.468  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[1]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 8.751      ;
; -8.639   ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[2]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.650     ; 5.941      ;
; -7.769   ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[0]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.669     ; 5.052      ;
; -5.288   ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[2]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.654     ; 2.586      ;
; -4.419   ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag             ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.657     ; 1.714      ;
; -0.005   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.039      ; 0.736      ;
; 0.010    ; i2c_dri:i2c_dri_inst|dri_clk                                               ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.054      ; 0.736      ;
; 0.461    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.039      ; 0.770      ;
; 0.476    ; i2c_dri:i2c_dri_inst|dri_clk                                               ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.054      ; 0.770      ;
; 14.987   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 4.947      ;
; 15.198   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 4.736      ;
; 15.545   ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.047     ; 4.410      ;
; 15.562   ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.047     ; 4.393      ;
; 15.613   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.317      ;
; 15.614   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.316      ;
; 15.617   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.313      ;
; 15.618   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.312      ;
; 15.620   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.310      ;
; 15.680   ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                    ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.047     ; 4.275      ;
; 15.765   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.164      ;
; 15.765   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.164      ;
; 15.765   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.164      ;
; 15.765   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.164      ;
; 15.765   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.164      ;
; 15.765   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.164      ;
; 15.765   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.164      ;
; 15.765   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.164      ;
; 15.765   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.164      ;
; 15.765   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.164      ;
; 15.765   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.164      ;
; 15.765   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.164      ;
; 15.765   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.164      ;
; 15.791   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.138      ;
; 15.791   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.138      ;
; 15.791   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.138      ;
; 15.791   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.138      ;
; 15.791   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.138      ;
; 15.791   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.138      ;
; 15.791   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.138      ;
; 15.791   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.138      ;
; 15.791   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.138      ;
; 15.791   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.138      ;
; 15.791   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.138      ;
; 15.791   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.138      ;
; 15.791   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.138      ;
; 15.797   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.132      ;
; 15.797   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.132      ;
; 15.797   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.132      ;
; 15.797   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.132      ;
; 15.797   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.132      ;
; 15.797   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.132      ;
; 15.797   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.132      ;
; 15.797   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.132      ;
; 15.797   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.132      ;
+----------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -6.078 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.006      ;
; -6.077 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.005      ;
; -6.069 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.997      ;
; -5.973 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.062     ; 6.913      ;
; -5.972 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.062     ; 6.912      ;
; -5.964 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.062     ; 6.904      ;
; -5.879 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.062     ; 6.819      ;
; -5.878 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.062     ; 6.818      ;
; -5.870 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.062     ; 6.810      ;
; -5.845 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.773      ;
; -5.844 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.772      ;
; -5.836 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.764      ;
; -5.767 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.695      ;
; -5.766 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.694      ;
; -5.758 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.686      ;
; -5.689 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.060     ; 6.631      ;
; -5.689 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.060     ; 6.631      ;
; -5.687 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 6.616      ;
; -5.685 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 6.614      ;
; -5.683 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.611      ;
; -5.683 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.611      ;
; -5.681 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 6.610      ;
; -5.588 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.518      ;
; -5.588 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.518      ;
; -5.586 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.085     ; 6.503      ;
; -5.584 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.085     ; 6.501      ;
; -5.583 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.513      ;
; -5.583 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.513      ;
; -5.581 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.085     ; 6.498      ;
; -5.580 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.085     ; 6.497      ;
; -5.579 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.085     ; 6.496      ;
; -5.578 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.062     ; 6.518      ;
; -5.578 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.062     ; 6.518      ;
; -5.575 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.085     ; 6.492      ;
; -5.553 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.465      ;
; -5.553 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.465      ;
; -5.553 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.465      ;
; -5.553 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.465      ;
; -5.553 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.465      ;
; -5.553 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.465      ;
; -5.492 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 6.421      ;
; -5.491 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 6.420      ;
; -5.484 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.062     ; 6.424      ;
; -5.484 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.062     ; 6.424      ;
; -5.483 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.073     ; 6.412      ;
; -5.477 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.059     ; 6.420      ;
; -5.450 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.378      ;
; -5.450 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.378      ;
; -5.448 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.078     ; 6.372      ;
; -5.448 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.078     ; 6.372      ;
; -5.448 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.078     ; 6.372      ;
; -5.448 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.078     ; 6.372      ;
; -5.448 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.078     ; 6.372      ;
; -5.448 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.078     ; 6.372      ;
; -5.438 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.366      ;
; -5.420 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.061     ; 6.361      ;
; -5.419 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.061     ; 6.360      ;
; -5.414 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.344      ;
; -5.414 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.344      ;
; -5.412 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.085     ; 6.329      ;
; -5.411 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.061     ; 6.352      ;
; -5.410 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.085     ; 6.327      ;
; -5.406 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.085     ; 6.323      ;
; -5.391 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.319      ;
; -5.390 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.318      ;
; -5.382 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.310      ;
; -5.376 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.071     ; 6.307      ;
; -5.372 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.300      ;
; -5.372 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.300      ;
; -5.371 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.071     ; 6.302      ;
; -5.367 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.295      ;
; -5.366 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.294      ;
; -5.365 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.205      ; 6.494      ;
; -5.365 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.205      ; 6.494      ;
; -5.365 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.205      ; 6.494      ;
; -5.365 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.205      ; 6.494      ;
; -5.365 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.205      ; 6.494      ;
; -5.365 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.205      ; 6.494      ;
; -5.365 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.205      ; 6.494      ;
; -5.358 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.286      ;
; -5.354 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.078     ; 6.278      ;
; -5.354 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.078     ; 6.278      ;
; -5.354 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.078     ; 6.278      ;
; -5.354 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.078     ; 6.278      ;
; -5.354 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.078     ; 6.278      ;
; -5.354 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.078     ; 6.278      ;
; -5.352 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.061     ; 6.293      ;
; -5.351 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.061     ; 6.292      ;
; -5.343 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.061     ; 6.284      ;
; -5.341 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.060     ; 6.283      ;
; -5.341 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.060     ; 6.283      ;
; -5.338 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.060     ; 6.280      ;
; -5.337 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.060     ; 6.279      ;
; -5.335 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.060     ; 6.277      ;
; -5.333 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.062     ; 6.273      ;
; -5.320 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.232      ;
; -5.320 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.232      ;
; -5.320 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.232      ;
; -5.320 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.232      ;
; -5.320 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.090     ; 6.232      ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -5.080 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.652     ; 2.380      ;
; -4.983 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.676     ; 2.259      ;
; -4.981 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.652     ; 2.281      ;
; -4.889 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.652     ; 2.189      ;
; -4.831 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.676     ; 2.107      ;
; -4.726 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.652     ; 2.026      ;
; -4.641 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.676     ; 1.917      ;
; -4.631 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.676     ; 1.907      ;
; -4.599 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.652     ; 1.899      ;
; -4.471 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.652     ; 1.771      ;
; -4.344 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.676     ; 1.620      ;
; -4.061 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.259     ; 2.744      ;
; -3.795 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.221     ; 2.516      ;
; -3.743 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.221     ; 2.464      ;
; -3.667 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.221     ; 2.388      ;
; -3.638 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.221     ; 2.359      ;
; -3.594 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.221     ; 2.315      ;
; -3.519 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.259     ; 2.202      ;
; -3.491 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.221     ; 2.212      ;
; -3.477 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.259     ; 2.160      ;
; -3.206 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.259     ; 1.889      ;
; -3.072 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.259     ; 1.755      ;
; 2.231  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.702      ;
; 2.235  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.701      ;
; 2.237  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.699      ;
; 2.245  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.691      ;
; 2.251  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.682      ;
; 2.389  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.544      ;
; 2.409  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.524      ;
; 2.443  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.493      ;
; 2.474  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.459      ;
; 2.494  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.439      ;
; 2.494  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.439      ;
; 2.496  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.437      ;
; 2.503  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.430      ;
; 2.504  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.429      ;
; 2.505  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.428      ;
; 2.513  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.420      ;
; 2.524  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.409      ;
; 2.526  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.407      ;
; 2.534  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.399      ;
; 2.569  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.364      ;
; 2.570  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.366      ;
; 2.572  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.364      ;
; 2.580  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.356      ;
; 2.655  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.278      ;
; 2.675  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.258      ;
; 2.687  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.235      ;
; 2.702  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.231      ;
; 2.707  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.215      ;
; 2.711  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.222      ;
; 2.720  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.213      ;
; 2.726  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.210      ;
; 2.726  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.207      ;
; 2.727  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.206      ;
; 2.732  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.201      ;
; 2.740  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.193      ;
; 2.746  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.187      ;
; 2.756  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.166      ;
; 2.758  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.164      ;
; 2.766  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.156      ;
; 2.778  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.158      ;
; 2.799  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.134      ;
; 2.801  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.132      ;
; 2.809  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.124      ;
; 2.810  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.123      ;
; 2.812  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.121      ;
; 2.824  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.994      ;
; 2.824  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.994      ;
; 2.824  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.994      ;
; 2.824  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.994      ;
; 2.824  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.994      ;
; 2.824  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.994      ;
; 2.824  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.994      ;
; 2.824  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.994      ;
; 2.824  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.994      ;
; 2.824  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.994      ;
; 2.824  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.994      ;
; 2.824  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.994      ;
; 2.824  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.994      ;
; 2.824  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 6.994      ;
; 2.830  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.103      ;
; 2.962  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.971      ;
; 2.963  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.970      ;
; 2.964  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.958      ;
; 2.985  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.948      ;
; 2.993  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.940      ;
; 2.994  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.939      ;
; 3.003  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.919      ;
; 3.005  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.917      ;
; 3.007  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.926      ;
; 3.013  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.909      ;
; 3.015  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.918      ;
; 3.025  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.897      ;
; 3.045  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.888      ;
; 3.047  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.886      ;
; 3.048  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.885      ;
; 3.052  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.881      ;
; 3.054  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.879      ;
; 3.055  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.878      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                           ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -3.891 ; i2c_dri:i2c_dri_inst|cnt[4]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.343      ; 5.236      ;
; -3.720 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.643      ;
; -3.668 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.598      ;
; -3.668 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.591      ;
; -3.660 ; i2c_dri:i2c_dri_inst|cnt[3]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.343      ; 5.005      ;
; -3.642 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.057     ; 4.587      ;
; -3.577 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.500      ;
; -3.558 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.057     ; 4.503      ;
; -3.549 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.056     ; 4.495      ;
; -3.517 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.449      ;
; -3.512 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.444      ;
; -3.502 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.433      ;
; -3.502 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 4.435      ;
; -3.499 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.057     ; 4.444      ;
; -3.487 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.417      ;
; -3.471 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.402      ;
; -3.447 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.055     ; 4.394      ;
; -3.442 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.373      ;
; -3.431 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.361      ;
; -3.430 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.056     ; 4.376      ;
; -3.410 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.340      ;
; -3.409 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.332      ;
; -3.399 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 4.332      ;
; -3.395 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.056     ; 4.341      ;
; -3.389 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.319      ;
; -3.380 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.311      ;
; -3.378 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.310      ;
; -3.344 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.274      ;
; -3.336 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.078     ; 4.260      ;
; -3.332 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.078     ; 4.256      ;
; -3.331 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.254      ;
; -3.331 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.263      ;
; -3.330 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.073     ; 4.259      ;
; -3.327 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.058     ; 4.271      ;
; -3.326 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 4.259      ;
; -3.303 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.065     ; 4.240      ;
; -3.298 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.230      ;
; -3.296 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.073     ; 4.225      ;
; -3.292 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.214      ;
; -3.291 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.222      ;
; -3.287 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.218      ;
; -3.281 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.078     ; 4.205      ;
; -3.276 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.207      ;
; -3.267 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.058     ; 4.211      ;
; -3.266 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.188      ;
; -3.254 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.177      ;
; -3.252 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.056     ; 4.198      ;
; -3.249 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.180      ;
; -3.236 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.158      ;
; -3.221 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.055     ; 4.168      ;
; -3.214 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.137      ;
; -3.210 ; i2c_dri:i2c_dri_inst|cnt[6]                ; i2c_dri:i2c_dri_inst|i2c_done           ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.060     ; 4.152      ;
; -3.209 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.132      ;
; -3.206 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.054     ; 4.154      ;
; -3.204 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.127      ;
; -3.192 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.123      ;
; -3.190 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.056     ; 4.136      ;
; -3.187 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.066     ; 4.123      ;
; -3.181 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.057     ; 4.126      ;
; -3.180 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.068     ; 4.114      ;
; -3.177 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.055     ; 4.124      ;
; -3.172 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.066     ; 4.108      ;
; -3.164 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.055     ; 4.111      ;
; -3.152 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.082      ;
; -3.150 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.072      ;
; -3.144 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.066     ; 4.080      ;
; -3.143 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 4.076      ;
; -3.142 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.065      ;
; -3.140 ; i2c_dri:i2c_dri_inst|cnt[1]                ; i2c_dri:i2c_dri_inst|i2c_done           ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.060     ; 4.082      ;
; -3.139 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.065     ; 4.076      ;
; -3.136 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.055     ; 4.083      ;
; -3.128 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.058      ;
; -3.108 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.066     ; 4.044      ;
; -3.100 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.073     ; 4.029      ;
; -3.090 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.056     ; 4.036      ;
; -3.086 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.000      ;
; -3.086 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.000      ;
; -3.086 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[0]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.000      ;
; -3.086 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.000      ;
; -3.086 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.000      ;
; -3.086 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.000      ;
; -3.086 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 4.000      ;
; -3.078 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.057     ; 4.023      ;
; -3.076 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.064     ; 4.014      ;
; -3.075 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.065     ; 4.012      ;
; -3.062 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.984      ;
; -3.047 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.065     ; 3.984      ;
; -3.041 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 3.971      ;
; -3.038 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.363      ; 4.403      ;
; -3.038 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.058     ; 3.982      ;
; -3.032 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 3.962      ;
; -3.016 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.363      ; 4.381      ;
; -3.014 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.364      ; 4.380      ;
; -2.999 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.065     ; 3.936      ;
; -2.996 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.058     ; 3.940      ;
; -2.972 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 3.895      ;
; -2.969 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.900      ;
; -2.968 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 3.898      ;
; -2.959 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 3.891      ;
; -2.953 ; i2c_dri:i2c_dri_inst|cnt[5]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.343      ; 4.298      ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.434 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.325      ;
; -2.433 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.018     ; 3.437      ;
; -2.432 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.323      ;
; -2.428 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.319      ;
; -2.427 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.318      ;
; -2.426 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.317      ;
; -2.421 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.312      ;
; -2.275 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 3.249      ;
; -2.269 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 3.243      ;
; -2.236 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.127      ;
; -2.230 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.121      ;
; -2.178 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.069      ;
; -2.172 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.063      ;
; -2.166 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.057      ;
; -2.160 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.051      ;
; -2.159 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.050      ;
; -2.157 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.048      ;
; -2.152 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.043      ;
; -2.117 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 3.118      ;
; -2.115 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.006      ;
; -2.109 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 3.000      ;
; -2.091 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.982      ;
; -2.089 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.980      ;
; -2.084 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.975      ;
; -2.067 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.083     ; 3.006      ;
; -2.008 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 3.009      ;
; -2.000 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 2.974      ;
; -1.971 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.088     ; 2.905      ;
; -1.968 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.088     ; 2.902      ;
; -1.967 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.088     ; 2.901      ;
; -1.961 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.852      ;
; -1.946 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 2.947      ;
; -1.932 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 2.906      ;
; -1.903 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.794      ;
; -1.893 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.784      ;
; -1.891 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.782      ;
; -1.890 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 2.891      ;
; -1.840 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.731      ;
; -1.839 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 2.813      ;
; -1.835 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.726      ;
; -1.833 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 2.807      ;
; -1.828 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 2.829      ;
; -1.823 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.714      ;
; -1.816 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 2.817      ;
; -1.814 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.018     ; 2.818      ;
; -1.793 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 2.767      ;
; -1.790 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 2.764      ;
; -1.789 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 2.763      ;
; -1.786 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.677      ;
; -1.784 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.032     ; 2.774      ;
; -1.781 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.672      ;
; -1.780 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.671      ;
; -1.775 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.666      ;
; -1.772 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.663      ;
; -1.771 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 2.745      ;
; -1.769 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 2.743      ;
; -1.768 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.032     ; 2.758      ;
; -1.767 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 2.741      ;
; -1.765 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 2.739      ;
; -1.765 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.088     ; 2.699      ;
; -1.764 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 2.738      ;
; -1.761 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.088     ; 2.695      ;
; -1.760 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 2.734      ;
; -1.752 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.362      ; 3.173      ;
; -1.751 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.357      ; 3.167      ;
; -1.751 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.357      ; 3.167      ;
; -1.746 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.362      ; 3.167      ;
; -1.745 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.357      ; 3.161      ;
; -1.745 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.357      ; 3.161      ;
; -1.742 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 2.743      ;
; -1.740 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.083     ; 2.679      ;
; -1.736 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.656      ;
; -1.736 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.656      ;
; -1.736 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.656      ;
; -1.736 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.656      ;
; -1.736 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.656      ;
; -1.736 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.656      ;
; -1.736 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.656      ;
; -1.736 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.656      ;
; -1.736 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.656      ;
; -1.735 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 2.736      ;
; -1.730 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.650      ;
; -1.730 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.650      ;
; -1.730 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.650      ;
; -1.730 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.650      ;
; -1.730 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.650      ;
; -1.730 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.650      ;
; -1.730 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.650      ;
; -1.730 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.650      ;
; -1.730 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.102     ; 2.650      ;
; -1.724 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 2.698      ;
; -1.681 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.088     ; 2.615      ;
; -1.681 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.071     ; 2.632      ;
; -1.681 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.071     ; 2.632      ;
; -1.675 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.071     ; 2.626      ;
; -1.675 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.071     ; 2.626      ;
; -1.608 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 2.609      ;
; -1.601 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.088     ; 2.535      ;
; -1.587 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 2.561      ;
; -1.586 ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.258     ; 2.350      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.526 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.668      ; 2.407      ;
; -1.379 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.667      ; 2.553      ;
; -1.368 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.667      ; 2.564      ;
; -1.364 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.667      ; 2.568      ;
; -0.921 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.664      ; 3.008      ;
; -0.913 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.668      ; 3.020      ;
; -0.906 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.667      ; 3.026      ;
; -0.890 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.664      ; 3.039      ;
; -0.888 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.667      ; 3.044      ;
; -0.880 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.667      ; 3.052      ;
; -0.873 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.664      ; 3.056      ;
; -0.764 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.664      ; 3.165      ;
; -0.748 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.668      ; 3.185      ;
; -0.718 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.668      ; 3.215      ;
; -0.704 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.668      ; 3.229      ;
; -0.703 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.668      ; 3.230      ;
; -0.679 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.668      ; 3.254      ;
; -0.604 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.668      ; 3.329      ;
; -0.603 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.668      ; 3.330      ;
; -0.593 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.668      ; 3.340      ;
; -0.474 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.668      ; 3.459      ;
; -0.462 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.668      ; 3.471      ;
; -0.406 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.668      ; 3.527      ;
; -0.361 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.668      ; 3.572      ;
; -0.344 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.668      ; 3.589      ;
; 0.381  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.093      ; 0.669      ;
; 0.401  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.430  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.417      ; 1.077      ;
; 0.430  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.417      ; 1.077      ;
; 0.430  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.084      ;
; 0.430  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.084      ;
; 0.432  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.086      ;
; 0.433  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.087      ;
; 0.433  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.087      ;
; 0.437  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.091      ;
; 0.437  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.091      ;
; 0.440  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.417      ; 1.087      ;
; 0.445  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.417      ; 1.092      ;
; 0.449  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.103      ;
; 0.456  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.417      ; 1.103      ;
; 0.456  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.417      ; 1.103      ;
; 0.458  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.112      ;
; 0.458  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.112      ;
; 0.460  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.417      ; 1.107      ;
; 0.460  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.417      ; 1.107      ;
; 0.466  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.120      ;
; 0.466  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.120      ;
; 0.467  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.121      ;
; 0.467  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.121      ;
; 0.470  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[1]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[0]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.737      ;
; 0.470  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[1]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[0]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.737      ;
; 0.470  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[1]                                                                                                                                                       ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[2]                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.738      ;
; 0.471  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                           ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.738      ;
; 0.471  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[0]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.738      ;
; 0.471  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[1]                                                                                                                    ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[0]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.738      ;
; 0.471  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[2]                                                                                                                                                    ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.738      ;
; 0.471  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[1]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[2]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.738      ;
; 0.471  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[0]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[1]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.738      ;
; 0.471  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[10]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[2]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.738      ;
; 0.472  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[2]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.739      ;
; 0.472  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[1]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.739      ;
; 0.472  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[0]                                                                                                                                                        ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[1]                                                                                                                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.739      ;
; 0.472  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_3                                                                                                                                                                 ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.739      ;
; 0.472  ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                              ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.739      ;
; 0.473  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[1]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.740      ;
; 0.473  ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d                                                                                                                                                       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.740      ;
; 0.478  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.417      ; 1.125      ;
; 0.478  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.417      ; 1.125      ;
; 0.493  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                                                                         ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m1[2]                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.760      ;
; 0.493  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[0]                                                                                                                    ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[1]                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.760      ;
; 0.495  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_1                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.762      ;
; 0.501  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.155      ;
; 0.501  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.155      ;
; 0.508  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0                                                                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.347      ; 1.085      ;
; 0.513  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                   ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.425      ; 1.168      ;
; 0.533  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_31[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.800      ;
; 0.536  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_23[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.803      ;
; 0.540  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_22[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.807      ;
; 0.541  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.808      ;
; 0.542  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.809      ;
; 0.543  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_21[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.810      ;
; 0.544  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.811      ;
; 0.544  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.811      ;
; 0.600  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_31[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.867      ;
; 0.601  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_2                                                                                                                                                                 ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.868      ;
; 0.602  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_11[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_1                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.869      ;
; 0.602  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_21[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_2                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.869      ;
; 0.603  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.871      ;
; 0.603  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_11[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_1                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.870      ;
; 0.607  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.874      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.842 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.351      ; 1.784      ;
; -0.679 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.351      ; 1.947      ;
; -0.587 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.351      ; 2.039      ;
; -0.365 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.351      ; 2.261      ;
; -0.303 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.357      ; 2.329      ;
; -0.299 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.353      ; 2.329      ;
; -0.293 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.353      ; 2.335      ;
; -0.250 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.351      ; 2.376      ;
; -0.238 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.353      ; 2.390      ;
; -0.221 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.353      ; 2.407      ;
; -0.131 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.351      ; 2.495      ;
; 0.430  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.113      ; 0.738      ;
; 0.430  ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.433  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.646      ; 1.309      ;
; 0.445  ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                    ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.684      ;
; 0.454  ; ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.229      ; 0.878      ;
; 0.492  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.605      ; 1.327      ;
; 0.494  ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.179      ; 0.868      ;
; 0.510  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.586      ; 1.326      ;
; 0.516  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.586      ; 1.332      ;
; 0.523  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.646      ; 1.399      ;
; 0.527  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 0.770      ;
; 0.534  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.580      ; 1.344      ;
; 0.535  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.046      ; 0.776      ;
; 0.547  ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.556      ; 1.333      ;
; 0.559  ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.113      ; 0.867      ;
; 0.566  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.605      ; 1.401      ;
; 0.606  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.046      ; 0.847      ;
; 0.614  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.137      ; 0.946      ;
; 0.623  ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.383      ; 1.201      ;
; 0.633  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.580      ; 1.443      ;
; 0.663  ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 0.906      ;
; 0.669  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.627      ; 1.526      ;
; 0.674  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.539      ; 1.443      ;
; 0.714  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.046      ; 0.955      ;
; 0.717  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.046      ; 0.958      ;
; 0.719  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.605      ; 1.554      ;
; 0.738  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.046      ; 0.979      ;
; 0.749  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.586      ; 1.565      ;
; 0.750  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 0.993      ;
; 0.753  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 0.996      ;
; 0.753  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 0.996      ;
; 0.755  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 0.998      ;
; 0.757  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.000      ;
; 0.761  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.004      ;
; 0.762  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.005      ;
; 0.762  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.005      ;
; 0.764  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.007      ;
; 0.768  ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.556      ; 1.554      ;
; 0.776  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.586      ; 1.592      ;
; 0.778  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.046      ; 1.019      ;
; 0.785  ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.556      ; 1.571      ;
; 0.785  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.646      ; 1.661      ;
; 0.789  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.032      ;
; 0.804  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.047      ;
; 0.823  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.137      ; 1.155      ;
; 0.828  ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.597      ; 1.655      ;
; 0.874  ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.592      ; 1.696      ;
; 0.874  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.102      ; 1.171      ;
; 0.875  ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.314      ; 1.384      ;
; 0.884  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.605      ; 1.719      ;
; 0.901  ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.586      ; 1.717      ;
; 0.921  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.086      ; 1.202      ;
; 0.927  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.170      ;
; 0.936  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.179      ;
; 0.957  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.200      ;
; 0.963  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; -0.042     ; 1.116      ;
; 0.967  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.646      ; 1.843      ;
; 0.969  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.086      ; 1.250      ;
; 0.980  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.627      ; 1.837      ;
; 0.984  ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.227      ;
; 0.987  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.539      ; 1.756      ;
; 0.995  ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.238      ;
; 0.999  ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.242      ;
; 1.003  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.246      ;
; 1.005  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.088      ; 1.288      ;
; 1.006  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.627      ; 1.863      ;
; 1.016  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.102      ; 1.313      ;
; 1.032  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.627      ; 1.889      ;
; 1.038  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.646      ; 1.914      ;
; 1.043  ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.162      ; 1.400      ;
; 1.052  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.295      ;
; 1.052  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.586      ; 1.868      ;
; 1.055  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 1.298      ;
; 1.066  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.086      ; 1.347      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.270 ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 0.693      ;
; -0.255 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.413      ; 0.693      ;
; 0.206  ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.428      ; 0.669      ;
; 0.221  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.413      ; 0.669      ;
; 0.401  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.478  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.745      ;
; 0.692  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.963      ;
; 0.698  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.965      ;
; 0.703  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.971      ;
; 0.704  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.972      ;
; 0.707  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.716  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.984      ;
; 0.811  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.078      ;
; 0.837  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.104      ;
; 0.840  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.107      ;
; 0.840  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.107      ;
; 0.865  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.132      ;
; 0.872  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.139      ;
; 0.872  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.139      ;
; 0.965  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|dri_clk                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.232      ;
; 0.976  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.243      ;
; 1.012  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.280      ;
; 1.014  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.281      ;
; 1.014  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.281      ;
; 1.015  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.282      ;
; 1.015  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.283      ;
; 1.017  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.284      ;
; 1.017  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.284      ;
; 1.017  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.284      ;
; 1.019  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.286      ;
; 1.019  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.287      ;
; 1.023  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.291      ;
; 1.023  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.291      ;
; 1.026  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.029  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.296      ;
; 1.032  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.299      ;
; 1.032  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.299      ;
; 1.038  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.306      ;
; 1.038  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.306      ;
; 1.041  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.309      ;
; 1.041  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.309      ;
; 1.042  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.310      ;
; 1.094  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.361      ;
; 1.110  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.377      ;
; 1.112  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.380      ;
; 1.116  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.383      ;
; 1.116  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.384      ;
; 1.118  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.385      ;
; 1.118  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.385      ;
; 1.126  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.394      ;
; 1.127  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.395      ;
; 1.127  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.395      ;
; 1.134  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.402      ;
; 1.136  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.403      ;
; 1.137  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.405      ;
; 1.137  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.404      ;
; 1.139  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.406      ;
; 1.141  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.408      ;
; 1.141  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.409      ;
; 1.142  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.409      ;
; 1.145  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.413      ;
; 1.145  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.413      ;
; 1.148  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.416      ;
; 1.149  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.417      ;
; 1.151  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.418      ;
; 1.152  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.419      ;
; 1.154  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.422      ;
; 1.154  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.422      ;
; 1.160  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.428      ;
; 1.160  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.428      ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                       ; Launch Clock                                         ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.298 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.136      ; 2.199      ;
; 0.346 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.152      ; 2.263      ;
; 0.359 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.136      ; 2.260      ;
; 0.377 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.138      ; 2.280      ;
; 0.402 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ov5640_cfg:ov5640_cfg_inst|init_done                  ; ov5640_cfg:ov5640_cfg_inst|init_done          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_dri:i2c_dri_inst|i2c_done                         ; i2c_dri:i2c_dri_inst|i2c_done                 ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; i2c_dri:i2c_dri_inst|sda_dir                          ; i2c_dri:i2c_dri_inst|sda_dir                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.429 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.152      ; 2.346      ;
; 0.470 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 0.737      ;
; 0.494 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.153      ; 2.412      ;
; 0.494 ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.759      ;
; 0.515 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr             ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.780      ;
; 0.551 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.137      ; 2.453      ;
; 0.554 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.137      ; 2.456      ;
; 0.640 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.136      ; 2.541      ;
; 0.693 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 0.963      ;
; 0.708 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 0.975      ;
; 0.710 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 0.977      ;
; 0.715 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 0.982      ;
; 0.717 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[1]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.984      ;
; 0.721 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 0.988      ;
; 0.721 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 0.988      ;
; 0.725 ; i2c_dri:i2c_dri_inst|i2c_done                         ; ov5640_cfg:ov5640_cfg_inst|i2c_exec           ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.991      ;
; 0.734 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.001      ;
; 0.738 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.003      ;
; 0.742 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.007      ;
; 0.744 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.009      ;
; 0.744 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.009      ;
; 0.750 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.015      ;
; 0.751 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.016      ;
; 0.752 ; i2c_dri:i2c_dri_inst|cnt[5]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.017      ;
; 0.755 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.020      ;
; 0.756 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.021      ;
; 0.762 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.027      ;
; 0.762 ; i2c_dri:i2c_dri_inst|cnt[0]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.027      ;
; 0.768 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.033      ;
; 0.768 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.033      ;
; 0.770 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.035      ;
; 0.785 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.050      ;
; 0.792 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.057      ;
; 0.824 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd             ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.089      ;
; 0.874 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd             ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.139      ;
; 0.926 ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11]               ; i2c_dri:i2c_dri_inst|addr_t[3]                ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.193      ;
; 0.936 ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20]               ; i2c_dri:i2c_dri_inst|addr_t[12]               ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.055      ; 1.186      ;
; 0.968 ; i2c_dri:i2c_dri_inst|scl                              ; i2c_dri:i2c_dri_inst|scl                      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.234      ;
; 0.976 ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|i2c_done                 ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.088      ; 1.259      ;
; 0.985 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.250      ;
; 0.999 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.264      ;
; 1.015 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.282      ;
; 1.018 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.285      ;
; 1.020 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.287      ;
; 1.027 ; ov5640_cfg:ov5640_cfg_inst|i2c_exec                   ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.065      ; 1.287      ;
; 1.027 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.294      ;
; 1.030 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.297      ;
; 1.034 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.301      ;
; 1.036 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr              ; i2c_dri:i2c_dri_inst|sda_dir                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.301      ;
; 1.037 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.304      ;
; 1.040 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.307      ;
; 1.040 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.307      ;
; 1.041 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.308      ;
; 1.042 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.521      ; 1.758      ;
; 1.043 ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.308      ;
; 1.045 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.312      ;
; 1.055 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.322      ;
; 1.055 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.322      ;
; 1.057 ; i2c_dri:i2c_dri_inst|cnt[0]                           ; i2c_dri:i2c_dri_inst|cnt[1]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.322      ;
; 1.066 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.331      ;
; 1.066 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.331      ;
; 1.070 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.335      ;
; 1.072 ; i2c_dri:i2c_dri_inst|cnt[0]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.337      ;
; 1.074 ; i2c_dri:i2c_dri_inst|cnt[5]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.339      ;
; 1.074 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.339      ;
; 1.075 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.340      ;
; 1.077 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.342      ;
; 1.079 ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; i2c_dri:i2c_dri_inst|wr_flag                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.049      ; 1.323      ;
; 1.081 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.346      ;
; 1.085 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.350      ;
; 1.088 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.353      ;
; 1.089 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.354      ;
; 1.090 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.355      ;
; 1.096 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.361      ;
; 1.100 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.365      ;
; 1.103 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.368      ;
; 1.104 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.369      ;
; 1.108 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr              ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.373      ;
; 1.110 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.072      ; 1.377      ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                          ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.070      ;
; 0.419 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.072      ;
; 0.431 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.084      ;
; 0.442 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.095      ;
; 0.449 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.456 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.724      ;
; 0.469 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.471 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.474 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.741      ;
; 0.506 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.773      ;
; 0.514 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.781      ;
; 0.517 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.093      ;
; 0.519 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.095      ;
; 0.519 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.786      ;
; 0.524 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.100      ;
; 0.581 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.582 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.591 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.167      ;
; 0.595 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.862      ;
; 0.597 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.864      ;
; 0.598 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.598 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.601 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.608 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.618 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.885      ;
; 0.625 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.892      ;
; 0.633 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.900      ;
; 0.638 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.905      ;
; 0.646 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.649 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.652 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.919      ;
; 0.652 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.919      ;
; 0.653 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.920      ;
; 0.654 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.667 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.935      ;
; 0.676 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.943      ;
; 0.678 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.945      ;
; 0.679 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.946      ;
; 0.691 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.694 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.351      ;
; 0.697 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.700 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.355      ;
; 0.701 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.702 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                           ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.702 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.703 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.358      ;
; 0.703 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.704 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                           ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.707 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                           ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                    ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.469 ; servo_dri:servo_dri_inst|period_cnt[20]    ; servo_dri:servo_dri_inst|period_cnt[20]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.582 ; servo_dri:servo_dri_inst|coor_valid_flag_r ; servo_dri:servo_dri_inst|coor_valid_flag_pos ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.849      ;
; 0.704 ; servo_dri:servo_dri_inst|period_cnt[13]    ; servo_dri:servo_dri_inst|period_cnt[13]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; servo_dri:servo_dri_inst|period_cnt[7]     ; servo_dri:servo_dri_inst|period_cnt[7]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; servo_dri:servo_dri_inst|period_cnt[5]     ; servo_dri:servo_dri_inst|period_cnt[5]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; servo_dri:servo_dri_inst|period_cnt[15]    ; servo_dri:servo_dri_inst|period_cnt[15]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; servo_dri:servo_dri_inst|x_duty_cycle[7]   ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; servo_dri:servo_dri_inst|y_duty_cycle[6]   ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; servo_dri:servo_dri_inst|y_duty_cycle[4]   ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; servo_dri:servo_dri_inst|period_cnt[11]    ; servo_dri:servo_dri_inst|period_cnt[11]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; servo_dri:servo_dri_inst|x_duty_cycle[5]   ; servo_dri:servo_dri_inst|x_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; servo_dri:servo_dri_inst|period_cnt[1]     ; servo_dri:servo_dri_inst|period_cnt[1]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; servo_dri:servo_dri_inst|y_duty_cycle[10]  ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; servo_dri:servo_dri_inst|x_duty_cycle[9]   ; servo_dri:servo_dri_inst|x_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; servo_dri:servo_dri_inst|period_cnt[8]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; servo_dri:servo_dri_inst|y_duty_cycle[16]  ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; servo_dri:servo_dri_inst|period_cnt[12]    ; servo_dri:servo_dri_inst|period_cnt[12]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; servo_dri:servo_dri_inst|period_cnt[4]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[2]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; servo_dri:servo_dri_inst|x_duty_cycle[4]   ; servo_dri:servo_dri_inst|x_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; servo_dri:servo_dri_inst|x_duty_cycle[2]   ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; servo_dri:servo_dri_inst|x_duty_cycle[16]  ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; servo_dri:servo_dri_inst|y_duty_cycle[17]  ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; servo_dri:servo_dri_inst|x_duty_cycle[17]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.982      ;
; 0.727 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[0]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.995      ;
; 0.729 ; servo_dri:servo_dri_inst|period_cnt[3]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.997      ;
; 0.731 ; servo_dri:servo_dri_inst|period_cnt[10]    ; servo_dri:servo_dri_inst|period_cnt[10]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.999      ;
; 0.859 ; servo_dri:servo_dri_inst|x_duty_cycle[14]  ; servo_dri:servo_dri_inst|x_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.126      ;
; 0.863 ; servo_dri:servo_dri_inst|x_duty_cycle[3]   ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.130      ;
; 0.864 ; servo_dri:servo_dri_inst|x_duty_cycle[12]  ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.131      ;
; 0.870 ; servo_dri:servo_dri_inst|x_duty_cycle[10]  ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.137      ;
; 0.874 ; servo_dri:servo_dri_inst|y_duty_cycle[11]  ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.141      ;
; 0.892 ; servo_dri:servo_dri_inst|x_duty_cycle[8]   ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.159      ;
; 0.971 ; servo_dri:servo_dri_inst|y_duty_cycle[13]  ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.238      ;
; 1.025 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[1]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; servo_dri:servo_dri_inst|period_cnt[7]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; servo_dri:servo_dri_inst|x_duty_cycle[7]   ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; servo_dri:servo_dri_inst|period_cnt[12]    ; servo_dri:servo_dri_inst|period_cnt[13]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 1.293      ;
; 1.028 ; servo_dri:servo_dri_inst|y_duty_cycle[6]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; servo_dri:servo_dri_inst|y_duty_cycle[4]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; servo_dri:servo_dri_inst|period_cnt[4]     ; servo_dri:servo_dri_inst|period_cnt[5]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; servo_dri:servo_dri_inst|x_duty_cycle[5]   ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; servo_dri:servo_dri_inst|period_cnt[14]    ; servo_dri:servo_dri_inst|period_cnt[15]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; servo_dri:servo_dri_inst|x_duty_cycle[4]   ; servo_dri:servo_dri_inst|x_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; servo_dri:servo_dri_inst|x_duty_cycle[9]   ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; servo_dri:servo_dri_inst|period_cnt[11]    ; servo_dri:servo_dri_inst|period_cnt[12]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; servo_dri:servo_dri_inst|period_cnt[1]     ; servo_dri:servo_dri_inst|period_cnt[2]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; servo_dri:servo_dri_inst|x_duty_cycle[16]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; servo_dri:servo_dri_inst|y_duty_cycle[10]  ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; servo_dri:servo_dri_inst|period_cnt[19]    ; servo_dri:servo_dri_inst|period_cnt[20]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; servo_dri:servo_dri_inst|x_duty_cycle[2]   ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; servo_dri:servo_dri_inst|y_duty_cycle[16]  ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.301      ;
; 1.040 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[2]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.308      ;
; 1.042 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; servo_dri:servo_dri_inst|period_cnt[18]    ; servo_dri:servo_dri_inst|period_cnt[20]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.310      ;
; 1.043 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 1.308      ;
; 1.044 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; servo_dri:servo_dri_inst|x_duty_cycle[9]   ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; servo_dri:servo_dri_inst|x_duty_cycle[4]   ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 1.312      ;
; 1.047 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.314      ;
; 1.048 ; servo_dri:servo_dri_inst|period_cnt[10]    ; servo_dri:servo_dri_inst|period_cnt[11]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.316      ;
; 1.053 ; servo_dri:servo_dri_inst|period_cnt[3]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.321      ;
; 1.054 ; servo_dri:servo_dri_inst|x_duty_cycle[11]  ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.321      ;
; 1.055 ; servo_dri:servo_dri_inst|x_duty_cycle[0]   ; servo_dri:servo_dri_inst|x_duty_cycle[0]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.322      ;
; 1.055 ; servo_dri:servo_dri_inst|period_cnt[8]     ; servo_dri:servo_dri_inst|period_cnt[10]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.061      ; 1.311      ;
; 1.057 ; servo_dri:servo_dri_inst|x_duty_cycle[13]  ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.324      ;
; 1.065 ; servo_dri:servo_dri_inst|x_duty_cycle[1]   ; servo_dri:servo_dri_inst|x_duty_cycle[1]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.332      ;
; 1.065 ; servo_dri:servo_dri_inst|period_cnt[10]    ; servo_dri:servo_dri_inst|period_cnt[12]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.333      ;
; 1.077 ; servo_dri:servo_dri_inst|period_cnt[19]    ; servo_dri:servo_dri_inst|period_cnt[19]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.345      ;
; 1.119 ; servo_dri:servo_dri_inst|x_duty_cycle[7]   ; servo_dri:servo_dri_inst|x_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.387      ;
; 1.120 ; servo_dri:servo_dri_inst|period_cnt[5]     ; servo_dri:servo_dri_inst|period_cnt[7]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.388      ;
; 1.120 ; servo_dri:servo_dri_inst|period_cnt[13]    ; servo_dri:servo_dri_inst|period_cnt[15]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.388      ;
; 1.121 ; servo_dri:servo_dri_inst|y_duty_cycle[6]   ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.388      ;
; 1.121 ; servo_dri:servo_dri_inst|y_duty_cycle[4]   ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.388      ;
; 1.121 ; servo_dri:servo_dri_inst|x_duty_cycle[5]   ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.388      ;
; 1.125 ; servo_dri:servo_dri_inst|period_cnt[11]    ; servo_dri:servo_dri_inst|period_cnt[13]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.393      ;
; 1.126 ; servo_dri:servo_dri_inst|period_cnt[1]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; servo_dri:servo_dri_inst|y_duty_cycle[10]  ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; servo_dri:servo_dri_inst|x_duty_cycle[2]   ; servo_dri:servo_dri_inst|x_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.395      ;
; 1.147 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.415      ;
; 1.148 ; servo_dri:servo_dri_inst|period_cnt[5]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.416      ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.378 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.013      ; 2.883      ;
; -2.378 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.013      ; 2.883      ;
; -2.378 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.013      ; 2.883      ;
; -2.378 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.013      ; 2.883      ;
; -2.378 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.013      ; 2.883      ;
; -2.378 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.013      ; 2.883      ;
; -2.378 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.013      ; 2.883      ;
; -2.360 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.098      ; 2.950      ;
; -2.360 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.098      ; 2.950      ;
; -2.360 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.098      ; 2.950      ;
; -2.360 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.098      ; 2.950      ;
; -2.360 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.098      ; 2.950      ;
; -2.355 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.103      ; 2.950      ;
; -2.355 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.103      ; 2.950      ;
; -2.313 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.103      ; 2.908      ;
; -2.313 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.103      ; 2.908      ;
; -2.313 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.103      ; 2.908      ;
; -2.222 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag       ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.255      ; 2.969      ;
; -2.222 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.255      ; 2.969      ;
; -2.147 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.330      ; 2.969      ;
; -2.147 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.330      ; 2.969      ;
; -2.147 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.330      ; 2.969      ;
; -2.135 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.249      ; 2.876      ;
; -1.989 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.330      ; 2.811      ;
; -1.989 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.330      ; 2.811      ;
; -1.989 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.330      ; 2.811      ;
; -1.939 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.380      ; 2.811      ;
; -1.939 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.380      ; 2.811      ;
; -1.939 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.380      ; 2.811      ;
; -1.939 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.380      ; 2.811      ;
; -1.939 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.380      ; 2.811      ;
; -1.939 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.380      ; 2.811      ;
; -1.939 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.380      ; 2.811      ;
; -0.878 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.586      ;
; -0.878 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.586      ;
; -0.878 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.586      ;
; -0.878 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.586      ;
; -0.878 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.586      ;
; -0.878 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.586      ;
; -0.878 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.586      ;
; -0.860 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.881      ; 3.653      ;
; -0.860 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.881      ; 3.653      ;
; -0.860 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.881      ; 3.653      ;
; -0.860 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.881      ; 3.653      ;
; -0.860 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.881      ; 3.653      ;
; -0.855 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.886      ; 3.653      ;
; -0.855 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.886      ; 3.653      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.886      ; 3.611      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.886      ; 3.611      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.886      ; 3.611      ;
; -0.780 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.488      ;
; -0.780 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.488      ;
; -0.780 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.488      ;
; -0.780 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.488      ;
; -0.780 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.488      ;
; -0.780 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.488      ;
; -0.780 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.488      ;
; -0.762 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.881      ; 3.555      ;
; -0.762 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.881      ; 3.555      ;
; -0.762 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.881      ; 3.555      ;
; -0.762 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.881      ; 3.555      ;
; -0.762 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.881      ; 3.555      ;
; -0.757 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.886      ; 3.555      ;
; -0.757 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.886      ; 3.555      ;
; -0.740 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.448      ;
; -0.740 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.448      ;
; -0.740 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.448      ;
; -0.740 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.448      ;
; -0.740 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.448      ;
; -0.740 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.448      ;
; -0.740 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 3.448      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.038      ; 3.672      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.038      ; 3.672      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.881      ; 3.515      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.881      ; 3.515      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.881      ; 3.515      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.881      ; 3.515      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.881      ; 3.515      ;
; -0.717 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.886      ; 3.515      ;
; -0.717 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.886      ; 3.515      ;
; -0.715 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.886      ; 3.513      ;
; -0.715 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.886      ; 3.513      ;
; -0.715 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.886      ; 3.513      ;
; -0.675 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.886      ; 3.473      ;
; -0.675 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.886      ; 3.473      ;
; -0.675 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.886      ; 3.473      ;
; -0.647 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.113      ; 3.672      ;
; -0.647 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.113      ; 3.672      ;
; -0.647 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.113      ; 3.672      ;
; -0.635 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.032      ; 3.579      ;
; -0.624 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.038      ; 3.574      ;
; -0.624 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.038      ; 3.574      ;
; -0.584 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.038      ; 3.534      ;
; -0.584 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.038      ; 3.534      ;
; -0.549 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.113      ; 3.574      ;
; -0.549 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.113      ; 3.574      ;
; -0.549 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.113      ; 3.574      ;
; -0.537 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.032      ; 3.481      ;
; -0.509 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.113      ; 3.534      ;
; -0.509 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.113      ; 3.534      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.962 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.340      ; 2.804      ;
; -0.962 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.340      ; 2.804      ;
; -0.962 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.340      ; 2.804      ;
; -0.962 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.340      ; 2.804      ;
; -0.962 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.340      ; 2.804      ;
; -0.962 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.340      ; 2.804      ;
; -0.962 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.340      ; 2.804      ;
; -0.962 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.340      ; 2.804      ;
; -0.962 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.340      ; 2.804      ;
; -0.962 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.340      ; 2.804      ;
; -0.962 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.340      ; 2.804      ;
; -0.916 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.352      ; 2.770      ;
; -0.916 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.340      ; 2.758      ;
; -0.916 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.340      ; 2.758      ;
; -0.916 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.340      ; 2.758      ;
; -0.867 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.352      ; 2.721      ;
; -0.867 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.352      ; 2.721      ;
; -0.867 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.352      ; 2.721      ;
; -0.867 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.352      ; 2.721      ;
; -0.867 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.352      ; 2.721      ;
; -0.867 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.352      ; 2.721      ;
; -0.867 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.352      ; 2.721      ;
; -0.867 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.352      ; 2.721      ;
; -0.867 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.352      ; 2.721      ;
; -0.867 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.352      ; 2.721      ;
; -0.744 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.358      ; 2.604      ;
; -0.744 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.358      ; 2.604      ;
; -0.739 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.358      ; 2.599      ;
; -0.739 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.358      ; 2.599      ;
; -0.739 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.358      ; 2.599      ;
; -0.739 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.358      ; 2.599      ;
; -0.739 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.358      ; 2.599      ;
; -0.723 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.359      ; 2.584      ;
; -0.723 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.359      ; 2.584      ;
; -0.723 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.359      ; 2.584      ;
; -0.723 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.359      ; 2.584      ;
; -0.723 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.359      ; 2.584      ;
; -0.723 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.359      ; 2.584      ;
; -0.723 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.359      ; 2.584      ;
; 0.538  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.507      ;
; 0.538  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.507      ;
; 0.538  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.507      ;
; 0.538  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.507      ;
; 0.538  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.507      ;
; 0.538  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.507      ;
; 0.538  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.507      ;
; 0.538  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.507      ;
; 0.538  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.507      ;
; 0.538  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.507      ;
; 0.538  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.507      ;
; 0.584  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.473      ;
; 0.584  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.461      ;
; 0.584  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.461      ;
; 0.584  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.461      ;
; 0.633  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.424      ;
; 0.633  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.424      ;
; 0.633  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.424      ;
; 0.633  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.424      ;
; 0.633  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.424      ;
; 0.633  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.424      ;
; 0.633  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.424      ;
; 0.633  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.424      ;
; 0.633  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.424      ;
; 0.633  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.424      ;
; 0.636  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.409      ;
; 0.636  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.409      ;
; 0.636  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.409      ;
; 0.636  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.409      ;
; 0.636  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.409      ;
; 0.636  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.409      ;
; 0.636  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.409      ;
; 0.636  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.409      ;
; 0.636  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.409      ;
; 0.636  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.409      ;
; 0.636  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.409      ;
; 0.676  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.369      ;
; 0.676  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.369      ;
; 0.676  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.369      ;
; 0.676  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.369      ;
; 0.676  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.369      ;
; 0.676  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.369      ;
; 0.676  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.369      ;
; 0.676  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.369      ;
; 0.676  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.369      ;
; 0.676  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.369      ;
; 0.676  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.369      ;
; 0.682  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.375      ;
; 0.682  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.363      ;
; 0.682  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.363      ;
; 0.682  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.363      ;
; 0.722  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.335      ;
; 0.722  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.323      ;
; 0.722  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.323      ;
; 0.722  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.123      ; 3.323      ;
; 0.731  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.326      ;
; 0.731  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.326      ;
; 0.731  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.326      ;
; 0.731  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.326      ;
; 0.731  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.326      ;
; 0.731  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.135      ; 3.326      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.974 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 2.973      ;
; -0.974 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 2.973      ;
; -0.974 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 2.973      ;
; -0.974 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 2.973      ;
; -0.974 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 2.973      ;
; -0.974 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 2.973      ;
; -0.974 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 2.973      ;
; -0.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 2.994      ;
; -0.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 2.994      ;
; -0.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 2.994      ;
; -0.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 2.994      ;
; -0.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 2.994      ;
; -0.947 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.000      ;
; -0.947 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.000      ;
; -0.923 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.024      ;
; -0.923 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.024      ;
; -0.923 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.024      ;
; -0.923 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.024      ;
; -0.923 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.024      ;
; -0.923 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.024      ;
; -0.923 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.024      ;
; -0.916 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.025      ;
; -0.916 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.025      ;
; -0.916 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.025      ;
; -0.916 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.025      ;
; -0.916 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.025      ;
; -0.916 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.025      ;
; -0.916 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.025      ;
; -0.916 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.025      ;
; -0.916 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.025      ;
; -0.916 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.025      ;
; -0.910 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.037      ;
; -0.910 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.037      ;
; -0.910 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.037      ;
; -0.910 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.037      ;
; -0.910 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.037      ;
; -0.905 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.042      ;
; -0.905 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.042      ;
; -0.878 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.675      ; 3.062      ;
; -0.878 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.069      ;
; -0.878 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.069      ;
; -0.878 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.069      ;
; -0.878 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.069      ;
; -0.878 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.069      ;
; -0.878 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.069      ;
; -0.878 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.069      ;
; -0.857 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.090      ;
; -0.857 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.090      ;
; -0.857 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.090      ;
; -0.857 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.090      ;
; -0.857 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.090      ;
; -0.853 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.088      ;
; -0.853 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.088      ;
; -0.853 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.088      ;
; -0.853 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.088      ;
; -0.853 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.088      ;
; -0.853 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.088      ;
; -0.853 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.088      ;
; -0.853 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.088      ;
; -0.853 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.088      ;
; -0.853 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.088      ;
; -0.851 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.077      ;
; -0.851 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.077      ;
; -0.851 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.077      ;
; -0.851 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.096      ;
; -0.851 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.682      ; 3.096      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.090      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.090      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.090      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.090      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.090      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.090      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.090      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.090      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.090      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.090      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.090      ;
; -0.820 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.121      ;
; -0.820 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.121      ;
; -0.820 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.121      ;
; -0.820 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.121      ;
; -0.820 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.121      ;
; -0.820 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.121      ;
; -0.820 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.121      ;
; -0.820 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.121      ;
; -0.820 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.121      ;
; -0.820 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.676      ; 3.121      ;
; -0.815 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.675      ; 3.125      ;
; -0.788 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.140      ;
; -0.788 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.140      ;
; -0.788 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.140      ;
; -0.782 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.675      ; 3.158      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.153      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.153      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.153      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.153      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.153      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.153      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.153      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.663      ; 3.153      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.235 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.153      ;
; 0.235 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.153      ;
; 0.235 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.153      ;
; 0.235 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.153      ;
; 0.235 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.153      ;
; 0.235 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.153      ;
; 0.235 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.153      ;
; 0.288 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 3.153      ;
; 0.288 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 3.153      ;
; 0.288 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 3.153      ;
; 0.298 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.216      ;
; 0.298 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.216      ;
; 0.298 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.216      ;
; 0.298 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.216      ;
; 0.298 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.216      ;
; 0.298 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.216      ;
; 0.298 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.216      ;
; 0.331 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.249      ;
; 0.331 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.249      ;
; 0.331 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.249      ;
; 0.331 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.249      ;
; 0.331 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.249      ;
; 0.331 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.249      ;
; 0.331 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.643      ; 3.249      ;
; 0.351 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 3.216      ;
; 0.351 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 3.216      ;
; 0.351 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 3.216      ;
; 0.384 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 3.249      ;
; 0.384 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 3.249      ;
; 0.384 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 3.249      ;
; 0.427 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.293      ;
; 0.427 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.293      ;
; 0.427 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.293      ;
; 0.448 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.506      ; 3.229      ;
; 0.490 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.356      ;
; 0.490 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.356      ;
; 0.490 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.356      ;
; 0.505 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 3.293      ;
; 0.505 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 3.293      ;
; 0.511 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.506      ; 3.292      ;
; 0.523 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.389      ;
; 0.523 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.389      ;
; 0.523 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.389      ;
; 0.544 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.506      ; 3.325      ;
; 0.568 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 3.356      ;
; 0.568 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 3.356      ;
; 0.601 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 3.389      ;
; 0.601 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.513      ; 3.389      ;
; 0.626 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.354      ; 3.255      ;
; 0.626 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.354      ; 3.255      ;
; 0.626 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.354      ; 3.255      ;
; 0.661 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.354      ; 3.290      ;
; 0.661 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.354      ; 3.290      ;
; 0.666 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.349      ; 3.290      ;
; 0.666 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.349      ; 3.290      ;
; 0.666 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.349      ; 3.290      ;
; 0.666 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.349      ; 3.290      ;
; 0.666 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.349      ; 3.290      ;
; 0.689 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.354      ; 3.318      ;
; 0.689 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.354      ; 3.318      ;
; 0.689 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.354      ; 3.318      ;
; 0.702 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.237      ;
; 0.702 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.237      ;
; 0.702 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.237      ;
; 0.702 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.237      ;
; 0.702 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.237      ;
; 0.702 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.237      ;
; 0.702 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.237      ;
; 0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.354      ; 3.351      ;
; 0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.354      ; 3.351      ;
; 0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.354      ; 3.351      ;
; 0.724 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.354      ; 3.353      ;
; 0.724 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.354      ; 3.353      ;
; 0.729 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.349      ; 3.353      ;
; 0.729 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.349      ; 3.353      ;
; 0.729 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.349      ; 3.353      ;
; 0.729 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.349      ; 3.353      ;
; 0.729 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.349      ; 3.353      ;
; 0.757 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.354      ; 3.386      ;
; 0.757 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.354      ; 3.386      ;
; 0.762 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.349      ; 3.386      ;
; 0.762 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.349      ; 3.386      ;
; 0.762 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.349      ; 3.386      ;
; 0.762 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.349      ; 3.386      ;
; 0.762 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.349      ; 3.386      ;
; 0.765 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.300      ;
; 0.765 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.300      ;
; 0.765 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.300      ;
; 0.765 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.300      ;
; 0.765 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.300      ;
; 0.765 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.300      ;
; 0.765 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.300      ;
; 0.798 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.333      ;
; 0.798 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.333      ;
; 0.798 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.333      ;
; 0.798 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.333      ;
; 0.798 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.333      ;
; 0.798 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.333      ;
; 0.798 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 3.333      ;
; 2.208 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; -0.500       ; 0.593      ; 2.526      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[16]                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[16]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_datain_reg0      ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0                                                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|monoc                                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[0]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[1]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[2]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[3]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[4]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[5]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[6]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[7]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[8]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[9]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[0]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[1]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[2]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[3]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[4]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[5]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[6]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[7]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[8]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[9]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[0]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[1]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[2]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[3]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[4]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[5]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[8]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[0]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[10]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[11]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[12]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[13]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[14]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[15]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[16]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[17]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[18]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[19]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[1]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[20]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[21]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[22]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[23]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[24]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[25]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[26]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[27]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[28]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[29]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[2]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[30]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[31]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[3]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[4]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[5]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[6]                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 0.116  ; 0.332        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ;
; 0.116  ; 0.332        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ;
; 0.116  ; 0.332        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                                            ;
; 0.116  ; 0.332        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ;
; 0.116  ; 0.332        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                                            ;
; 0.116  ; 0.332        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                                            ;
; 0.116  ; 0.332        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ;
; 0.118  ; 0.334        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                                            ;
; 0.118  ; 0.334        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                                            ;
; 0.118  ; 0.334        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                                            ;
; 0.132  ; 0.348        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ;
; 0.135  ; 0.351        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ;
; 0.135  ; 0.351        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                                            ;
; 0.170  ; 0.386        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ;
; 0.170  ; 0.386        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                                           ;
; 0.170  ; 0.386        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                                            ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[10]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[11]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[12]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[13]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[14]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[8]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[9]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[1]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[2]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[3]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[4]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[5]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[6]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|i2c_done                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|scl                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_dir                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_out                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|st_done                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|wr_flag                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_exec           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_done          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_out                  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[1]                   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[2]                   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[3]                   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[4]                   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[5]                   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[6]                   ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18]       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_done          ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[1]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[4]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[0]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[3]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[6]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[9]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                      ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                         ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                         ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                         ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                          ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                          ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                          ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                          ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                              ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                 ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_flag     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ;
; 9.875 ; 10.059       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_flag     ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                                ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                   ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                    ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                     ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                 ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                       ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                              ;
; 9.880 ; 10.064       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ;
; 9.965 ; 9.965        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]  ;
; 9.965 ; 9.965        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk    ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[7]|clk                                       ;
; 9.985 ; 9.985        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[9]|clk                                       ;
; 9.986 ; 9.986        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|div_4_cnt|clk                                 ;
; 9.986 ; 9.986        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|rd_flag|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[0]|clk                      ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[10]|clk                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[11]|clk                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[12]|clk                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[1]|clk                      ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[2]|clk                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                            ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------+
; 9.749 ; 9.933        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[6]       ;
; 9.749 ; 9.933        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[9]       ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[14]    ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[15]    ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[9]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[0]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[1]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[4]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[5]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[0]       ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[1]       ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[2]       ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[3]       ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[4]       ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[5]       ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[7]       ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[8]       ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_pwm               ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[1]     ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[2]     ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[3]     ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_pwm               ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[10]      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[11]      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[12]      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[13]      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[14]      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[15]      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[16]      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[17]      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[18]      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[19]      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[20]      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[0]     ;
; 9.756 ; 9.940        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_pos ;
; 9.756 ; 9.940        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_r   ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_pos ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_r   ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[10]      ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[11]      ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[12]      ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[13]      ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[14]      ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[15]      ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[16]      ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[17]      ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[18]      ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[19]      ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[20]      ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[0]     ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[0]       ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[1]       ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[2]       ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[3]       ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[4]       ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[5]       ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[7]       ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[8]       ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_pwm               ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[1]     ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[2]     ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[3]     ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; 4.718 ; 4.532 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; 4.718 ; 4.532 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; 2.784 ; 2.894 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; 2.363 ; 2.502 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; 2.273 ; 2.437 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; 2.904 ; 3.069 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; 2.268 ; 2.467 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; 2.058 ; 2.225 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; 1.813 ; 1.964 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; 4.661 ; 4.471 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; 1.913 ; 2.072 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.470 ; 1.426 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.114 ; 1.044 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.224 ; 1.198 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.256 ; 1.238 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.470 ; 1.426 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.899 ; 4.886 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.060 ; 4.208 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.492 ; 4.544 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.307 ; 4.441 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.657 ; 4.724 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 3.901 ; 4.081 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 4.115 ; 4.207 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.151 ; 4.347 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.680 ; 4.762 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.899 ; 4.886 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.112 ; 4.200 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.160 ; 4.233 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.127 ; 4.216 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.260 ; 4.389 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.095 ; 4.183 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 3.753 ; 3.893 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 3.773 ; 3.906 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; 5.767 ; 6.344 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; 6.155 ; 6.276 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; 6.155 ; 6.276 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; 5.791 ; 5.952 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; 5.008 ; 5.280 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                 ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; -1.355 ; -1.507 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; -1.775 ; -1.853 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; -1.614 ; -1.781 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; -1.625 ; -1.793 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; -1.780 ; -1.948 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; -1.803 ; -2.008 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; -1.793 ; -1.988 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; -1.587 ; -1.737 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; -1.355 ; -1.507 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; -1.698 ; -1.776 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; -1.489 ; -1.637 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.459  ; 2.189  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.459  ; 2.189  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.340  ; 2.078  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.400  ; 2.143  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.324  ; 0.215  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; -3.060 ; -3.185 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; -3.352 ; -3.488 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; -3.769 ; -3.810 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; -3.607 ; -3.736 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; -3.943 ; -4.007 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; -3.217 ; -3.390 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; -3.407 ; -3.486 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; -3.439 ; -3.621 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; -3.966 ; -4.045 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; -4.160 ; -4.139 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; -3.404 ; -3.480 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; -3.451 ; -3.512 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; -3.418 ; -3.495 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; -3.563 ; -3.686 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; -3.388 ; -3.463 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; -3.060 ; -3.185 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; -3.079 ; -3.198 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; -4.860 ; -5.386 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; -3.467 ; -3.694 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; -4.539 ; -4.689 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; -4.188 ; -4.304 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; -3.467 ; -3.694 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.459  ; 7.831  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.283  ; 7.514  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.767  ; 9.364  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 11.908 ; 12.168 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 6.313  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.296  ; 8.929  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.884  ; 8.541  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.008  ; 8.600  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.552  ; 8.281  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.296  ; 8.929  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.559  ; 8.285  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.809  ; 7.615  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.912  ; 8.641  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.201  ; 7.987  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.560  ; 8.331  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.529  ; 8.276  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.555  ; 8.320  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.116  ; 7.883  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.141  ; 7.909  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.838  ; 7.676  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.835  ; 7.673  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.194  ; 7.946  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 11.217 ; 11.798 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 5.905  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 7.253  ; 7.272  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 5.535  ; 5.930  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 5.367  ; 5.699  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 4.667  ; 4.891  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 5.172  ; 5.492  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 5.375  ; 5.690  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 5.356  ; 5.554  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 4.758  ; 4.972  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 4.747  ; 4.918  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 5.194  ; 5.422  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 4.867  ; 5.066  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 7.253  ; 7.272  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 4.923  ; 5.126  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 4.976  ; 5.169  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 5.092  ; 5.328  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 5.092  ; 5.328  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 4.718  ; 4.933  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 4.742  ; 4.967  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 3.972  ; 3.920  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 3.936  ; 4.083  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 6.748  ; 6.745  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.443  ; 4.264  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.404  ; 4.218  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.078  ; 3.942  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.053  ; 3.933  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.453  ; 4.251  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.748  ; 6.745  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.163  ; 4.006  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.377  ; 4.203  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.912  ; 4.721  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.741  ; 4.469  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.994  ; 4.762  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 5.011  ; 4.774  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.956  ; 4.738  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.936  ; 4.717  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.574  ; 4.412  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.560  ; 4.402  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 3.723  ; 3.787  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 4.416  ; 4.571  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; 0.927  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; 0.785  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 8.138  ; 7.744  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; tx              ; sys_clk                                                     ; 5.472  ; 5.857  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 7.560  ; 7.157  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 7.362  ; 7.053  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                             ;
+-----------------+-------------------------------------------------------------+-------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.146 ; 7.505  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 6.976 ; 7.200  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.366 ; 8.977  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.791 ; 10.091 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 6.059 ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.486 ; 7.297  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.518 ; 8.187  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.637 ; 8.243  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.199 ; 7.937  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.913 ; 8.558  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.206 ; 7.941  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.486 ; 7.297  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.545 ; 8.282  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.862 ; 7.655  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.206 ; 7.985  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.177 ; 7.932  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.202 ; 7.974  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.780 ; 7.554  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.805 ; 7.579  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.513 ; 7.356  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.510 ; 7.353  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.855 ; 7.615  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.889 ; 10.303 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;       ; 5.663  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 4.127 ; 4.344  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 4.961 ; 5.342  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 4.798 ; 5.119  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 4.127 ; 4.344  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 4.611 ; 4.921  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 4.807 ; 5.112  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 4.789 ; 4.982  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 4.212 ; 4.420  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 4.207 ; 4.373  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 4.638 ; 4.858  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 4.324 ; 4.515  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 6.706 ; 6.718  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 4.377 ; 4.573  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 4.427 ; 4.614  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 4.173 ; 4.381  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 4.532 ; 4.760  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 4.173 ; 4.381  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 4.202 ; 4.420  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 3.464 ; 3.413  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 3.425 ; 3.568  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 3.535 ; 3.419  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 3.914 ; 3.740  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 3.873 ; 3.693  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.559 ; 3.428  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 3.535 ; 3.419  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 3.919 ; 3.724  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.216 ; 6.219  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 3.644 ; 3.493  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 3.847 ; 3.679  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.367 ; 4.183  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.196 ; 3.933  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.446 ; 4.222  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.462 ; 4.233  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.409 ; 4.199  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.390 ; 4.178  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.042 ; 3.886  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.029 ; 3.876  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 3.217 ; 3.280  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 3.882 ; 4.032  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; 0.466 ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;       ; 0.329  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 5.851 ; 5.457  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; tx              ; sys_clk                                                     ; 4.899 ; 5.271  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 7.273 ; 6.884  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 7.079 ; 6.781  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+-------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 8.454 ; 8.347 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.391 ; 8.284 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.001 ; 8.894 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.970 ; 8.863 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.970 ; 8.863 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.808 ; 8.701 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.808 ; 8.701 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.784 ; 8.677 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.764 ; 8.657 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.764 ; 8.657 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.001 ; 8.894 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.429 ; 8.322 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.001 ; 8.894 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.731 ; 8.624 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.731 ; 8.624 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.391 ; 8.284 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.391 ; 8.284 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.784 ; 8.677 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.261 ; 4.164 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.560 ; 4.453 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.294 ; 4.197 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.302 ; 4.205 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.261 ; 4.164 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.294 ; 4.197 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.591 ; 6.662 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.560 ; 4.453 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.261 ; 4.164 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.191 ; 5.102 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.319 ; 4.222 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.481 ; 4.392 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.451 ; 4.362 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.481 ; 4.392 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.481 ; 4.392 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.457 ; 4.368 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.457 ; 4.368 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 8.089 ; 7.982 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.028 ; 7.921 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.615 ; 8.508 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.585 ; 8.478 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.585 ; 8.478 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.429 ; 8.322 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.429 ; 8.322 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.406 ; 8.299 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.386 ; 8.279 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.386 ; 8.279 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.615 ; 8.508 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.065 ; 7.958 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.615 ; 8.508 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.355 ; 8.248 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.355 ; 8.248 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.028 ; 7.921 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.028 ; 7.921 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.406 ; 8.299 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 3.767 ; 3.670 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.011 ; 3.904 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 3.797 ; 3.700 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.805 ; 3.708 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 3.767 ; 3.670 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 3.797 ; 3.700 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.096 ; 6.167 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.011 ; 3.904 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 3.767 ; 3.670 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.666 ; 4.577 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 3.821 ; 3.724 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 3.984 ; 3.895 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 3.955 ; 3.866 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 3.984 ; 3.895 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 3.984 ; 3.895 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 3.960 ; 3.871 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 3.960 ; 3.871 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 8.246     ; 8.353     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.168     ; 8.275     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.619     ; 8.726     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.599     ; 8.706     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.599     ; 8.706     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.540     ; 8.647     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.540     ; 8.647     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.515     ; 8.622     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.505     ; 8.612     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.505     ; 8.612     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.619     ; 8.726     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.211     ; 8.318     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.619     ; 8.726     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.471     ; 8.578     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.471     ; 8.578     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.168     ; 8.275     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.168     ; 8.275     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.515     ; 8.622     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.109     ; 4.206     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.322     ; 4.429     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.135     ; 4.232     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.141     ; 4.238     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.109     ; 4.206     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.135     ; 4.232     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.603     ; 6.532     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.322     ; 4.429     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.109     ; 4.206     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.952     ; 5.041     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.143     ; 4.240     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.314     ; 4.403     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.306     ; 4.395     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.314     ; 4.403     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.314     ; 4.403     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.306     ; 4.395     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.306     ; 4.395     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                     ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.885     ; 7.992     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.810     ; 7.917     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.243     ; 8.350     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.224     ; 8.331     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.224     ; 8.331     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.167     ; 8.274     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.167     ; 8.274     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.143     ; 8.250     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.134     ; 8.241     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.134     ; 8.241     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.243     ; 8.350     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.852     ; 7.959     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.243     ; 8.350     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.101     ; 8.208     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.101     ; 8.208     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.810     ; 7.917     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.810     ; 7.917     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.143     ; 8.250     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 3.617     ; 3.714     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 3.778     ; 3.885     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 3.641     ; 3.738     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.647     ; 3.744     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 3.617     ; 3.714     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 3.641     ; 3.738     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.111     ; 6.040     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 3.778     ; 3.885     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 3.617     ; 3.714     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.432     ; 4.521     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 3.649     ; 3.746     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 3.820     ; 3.909     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 3.812     ; 3.901     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 3.820     ; 3.909     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 3.820     ; 3.909     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 3.812     ; 3.901     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 3.812     ; 3.901     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; sys_clk                                                     ; -68.217 ; -2158.008     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -53.901 ; -56.281       ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -2.186  ; -388.178      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; -2.080  ; -7.051        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -1.283  ; -57.627       ;
; cam_pclk                                                    ; -0.581  ; -10.062       ;
+-------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1.010 ; -3.284        ;
; cam_pclk                                                    ; -0.573 ; -0.947        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -0.050 ; -0.164        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 0.056  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 0.156  ; 0.000         ;
; sys_clk                                                     ; 0.205  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cam_pclk                                                    ; -1.130 ; -34.964       ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.287 ; -10.034       ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                 ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.717 ; -26.898       ;
; cam_pclk                                                    ; 0.013  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cam_pclk                                                    ; -3.000 ; -109.669      ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1.000 ; -418.000      ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -1.000 ; -89.000       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 4.734  ; 0.000         ;
; sys_clk                                                     ; 9.262  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 9.795  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                            ;
+---------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                             ; To Node                                   ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -68.217 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.525     ;
; -68.205 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.513     ;
; -68.153 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.461     ;
; -68.149 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.457     ;
; -68.141 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.449     ;
; -68.137 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.445     ;
; -68.125 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.433     ;
; -68.085 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.393     ;
; -68.081 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.389     ;
; -68.073 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.381     ;
; -68.069 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.377     ;
; -68.061 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.369     ;
; -68.059 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.367     ;
; -68.057 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.365     ;
; -68.021 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.329     ;
; -68.017 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.325     ;
; -68.013 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.321     ;
; -68.005 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.313     ;
; -68.001 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.309     ;
; -67.995 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.303     ;
; -67.993 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.301     ;
; -67.991 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.299     ;
; -67.989 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.297     ;
; -67.970 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.676     ; 68.271     ;
; -67.962 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.270     ;
; -67.957 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.265     ;
; -67.953 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.261     ;
; -67.949 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.257     ;
; -67.945 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.253     ;
; -67.937 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.245     ;
; -67.933 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.241     ;
; -67.927 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.235     ;
; -67.925 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.233     ;
; -67.923 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.231     ;
; -67.921 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.229     ;
; -67.906 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.676     ; 68.207     ;
; -67.902 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.676     ; 68.203     ;
; -67.898 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.206     ;
; -67.894 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.202     ;
; -67.889 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.197     ;
; -67.885 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.193     ;
; -67.881 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.189     ;
; -67.878 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 68.185     ;
; -67.869 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.177     ;
; -67.866 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 68.173     ;
; -67.859 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.167     ;
; -67.857 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.165     ;
; -67.855 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.163     ;
; -67.853 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.161     ;
; -67.838 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.676     ; 68.139     ;
; -67.834 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.676     ; 68.135     ;
; -67.830 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.138     ;
; -67.826 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.134     ;
; -67.821 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.129     ;
; -67.817 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.125     ;
; -67.814 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 68.121     ;
; -67.810 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 68.117     ;
; -67.802 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 68.109     ;
; -67.798 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 68.105     ;
; -67.791 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.099     ;
; -67.789 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.097     ;
; -67.787 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.095     ;
; -67.786 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 68.093     ;
; -67.770 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.676     ; 68.071     ;
; -67.766 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.676     ; 68.067     ;
; -67.762 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.070     ;
; -67.758 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.066     ;
; -67.753 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.061     ;
; -67.749 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.057     ;
; -67.746 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 68.053     ;
; -67.742 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 68.049     ;
; -67.734 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 68.041     ;
; -67.730 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 68.037     ;
; -67.723 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.031     ;
; -67.722 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 68.029     ;
; -67.720 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 68.027     ;
; -67.718 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 68.025     ;
; -67.702 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.676     ; 68.003     ;
; -67.698 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.676     ; 67.999     ;
; -67.694 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 68.002     ;
; -67.690 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 67.998     ;
; -67.685 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 67.993     ;
; -67.682 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 67.989     ;
; -67.678 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 67.985     ;
; -67.674 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 67.981     ;
; -67.666 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 67.973     ;
; -67.662 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 67.969     ;
; -67.656 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 67.963     ;
; -67.654 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 67.961     ;
; -67.652 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 67.959     ;
; -67.650 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 67.957     ;
; -67.634 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.676     ; 67.935     ;
; -67.631 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.677     ; 67.931     ;
; -67.626 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.669     ; 67.934     ;
; -67.623 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 67.930     ;
; -67.618 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 67.925     ;
; -67.614 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 67.921     ;
; -67.588 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 67.895     ;
; -67.586 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 67.893     ;
; -67.584 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.670     ; 67.891     ;
+---------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                               ;
+---------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                  ; To Node                                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -53.901 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.967     ; 52.871     ;
; -53.889 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.967     ; 52.859     ;
; -53.816 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.967     ; 52.786     ;
; -53.743 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.967     ; 52.713     ;
; -53.705 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.967     ; 52.675     ;
; -53.654 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.974     ; 52.617     ;
; -53.646 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10]      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.967     ; 52.616     ;
; -53.116 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[8]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.967     ; 52.086     ;
; -53.081 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.967     ; 52.051     ;
; -53.017 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.967     ; 51.987     ;
; -53.016 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[0]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.177     ; 51.776     ;
; -53.001 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[30]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.173     ; 51.765     ;
; -52.866 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[1]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.177     ; 51.626     ;
; -52.846 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[4]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.967     ; 51.816     ;
; -52.821 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[3]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.967     ; 51.791     ;
; -52.769 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[5]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.967     ; 51.739     ;
; -52.543 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[2]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.967     ; 51.513     ;
; -52.491 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[31]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.961     ; 51.467     ;
; -50.952 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[29]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.151     ; 49.738     ;
; -49.937 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[28]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.162     ; 48.712     ;
; -48.888 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[27]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.961     ; 47.864     ;
; -47.848 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[26]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.162     ; 46.623     ;
; -46.317 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[25]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.961     ; 45.293     ;
; -45.284 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[24]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.961     ; 44.260     ;
; -43.647 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[23]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.961     ; 42.623     ;
; -42.363 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[22]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.961     ; 41.339     ;
; -40.698 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[21]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.961     ; 39.674     ;
; -38.958 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[20]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.961     ; 37.934     ;
; -37.507 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[19]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.961     ; 36.483     ;
; -35.979 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[18]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.961     ; 34.955     ;
; -34.252 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[17]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.961     ; 33.228     ;
; -32.349 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[16]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.961     ; 31.325     ;
; -30.448 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[15]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 29.425     ;
; -28.092 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[14]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 27.069     ;
; -26.221 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[13]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 25.198     ;
; -24.531 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[12]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 23.508     ;
; -22.697 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[11]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 21.674     ;
; -21.054 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[10]         ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 20.031     ;
; -19.253 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[9]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 18.230     ;
; -17.783 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[8]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 16.760     ;
; -16.119 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[7]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 15.096     ;
; -13.957 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[6]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 12.934     ;
; -11.982 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[5]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 10.959     ;
; -10.456 ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[4]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 9.433      ;
; -8.848  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[3]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 7.825      ;
; -7.013  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[2]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 5.990      ;
; -5.183  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[1]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 4.160      ;
; -3.687  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[2]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.953     ; 2.671      ;
; -3.341  ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[0]          ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.960     ; 2.318      ;
; -2.263  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[2]       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.956     ; 1.244      ;
; -1.830  ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag             ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.953     ; 0.814      ;
; -0.065  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.257     ; 0.350      ;
; -0.052  ; i2c_dri:i2c_dri_inst|dri_clk                                               ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.244     ; 0.350      ;
; 0.426   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.257     ; 0.359      ;
; 0.439   ; i2c_dri:i2c_dri_inst|dri_clk                                               ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.244     ; 0.359      ;
; 17.689  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 2.265      ;
; 17.781  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 2.173      ;
; 17.834  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.135      ;
; 17.856  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.113      ;
; 17.901  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                    ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.068      ;
; 17.941  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                   ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.028      ;
; 17.942  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                    ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.027      ;
; 18.014  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                    ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 1.955      ;
; 18.026  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                    ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 1.943      ;
; 18.040  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 1.911      ;
; 18.042  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 1.909      ;
; 18.048  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 1.903      ;
; 18.049  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 1.902      ;
; 18.050  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 1.901      ;
; 18.081  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ; picture_size:picture_size_inst|cmos_h_pixel[7]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.017     ; 1.889      ;
; 18.092  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.858      ;
; 18.092  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.858      ;
; 18.092  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.858      ;
; 18.092  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.858      ;
; 18.092  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.858      ;
; 18.092  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.858      ;
; 18.092  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.858      ;
; 18.092  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.858      ;
; 18.092  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.858      ;
; 18.092  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.858      ;
; 18.092  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.858      ;
; 18.092  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.858      ;
; 18.092  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.858      ;
; 18.108  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ; picture_size:picture_size_inst|cmos_h_pixel[7]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.017     ; 1.862      ;
; 18.114  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.836      ;
; 18.114  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.836      ;
; 18.114  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.836      ;
; 18.114  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.836      ;
; 18.114  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.836      ;
; 18.114  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.836      ;
; 18.114  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.836      ;
; 18.114  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.836      ;
; 18.114  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.836      ;
; 18.114  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.836      ;
; 18.114  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.836      ;
; 18.114  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.836      ;
; 18.114  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.836      ;
; 18.115  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.835      ;
; 18.115  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.835      ;
; 18.115  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.835      ;
+---------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -2.186 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.030     ; 3.143      ;
; -2.186 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.030     ; 3.143      ;
; -2.180 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.030     ; 3.137      ;
; -2.107 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.030     ; 3.064      ;
; -2.107 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.030     ; 3.064      ;
; -2.104 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 3.054      ;
; -2.104 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 3.054      ;
; -2.101 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.030     ; 3.058      ;
; -2.098 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 3.048      ;
; -2.074 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 3.024      ;
; -2.073 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 3.023      ;
; -2.069 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 3.019      ;
; -2.063 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.032     ; 3.018      ;
; -2.062 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.032     ; 3.017      ;
; -2.018 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.044     ; 2.961      ;
; -2.017 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.044     ; 2.960      ;
; -2.013 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.044     ; 2.956      ;
; -2.013 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.044     ; 2.956      ;
; -2.012 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.031     ; 2.968      ;
; -2.012 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.031     ; 2.968      ;
; -2.012 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.044     ; 2.955      ;
; -2.008 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.044     ; 2.951      ;
; -2.007 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.039     ; 2.955      ;
; -2.006 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.039     ; 2.954      ;
; -2.002 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.039     ; 2.950      ;
; -2.001 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.039     ; 2.949      ;
; -1.990 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.041     ; 2.936      ;
; -1.990 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.041     ; 2.936      ;
; -1.990 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.041     ; 2.936      ;
; -1.990 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.041     ; 2.936      ;
; -1.990 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.041     ; 2.936      ;
; -1.990 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.041     ; 2.936      ;
; -1.968 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 2.918      ;
; -1.968 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 2.918      ;
; -1.962 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 2.912      ;
; -1.944 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 2.894      ;
; -1.944 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 2.894      ;
; -1.940 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.044     ; 2.883      ;
; -1.939 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.031     ; 2.895      ;
; -1.939 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.044     ; 2.882      ;
; -1.938 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 2.888      ;
; -1.935 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14]                                                                                                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.044     ; 2.878      ;
; -1.933 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.031     ; 2.889      ;
; -1.933 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.031     ; 2.889      ;
; -1.930 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.038     ; 2.879      ;
; -1.930 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.038     ; 2.879      ;
; -1.929 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.039     ; 2.877      ;
; -1.928 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.111      ; 2.994      ;
; -1.928 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.111      ; 2.994      ;
; -1.928 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.111      ; 2.994      ;
; -1.928 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.111      ; 2.994      ;
; -1.928 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.111      ; 2.994      ;
; -1.928 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.111      ; 2.994      ;
; -1.928 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.111      ; 2.994      ;
; -1.928 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.039     ; 2.876      ;
; -1.921 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.031     ; 2.877      ;
; -1.911 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.041     ; 2.857      ;
; -1.911 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.041     ; 2.857      ;
; -1.911 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.041     ; 2.857      ;
; -1.911 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.041     ; 2.857      ;
; -1.911 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.041     ; 2.857      ;
; -1.911 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.041     ; 2.857      ;
; -1.908 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.048     ; 2.847      ;
; -1.908 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.048     ; 2.847      ;
; -1.908 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.048     ; 2.847      ;
; -1.908 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.048     ; 2.847      ;
; -1.908 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.048     ; 2.847      ;
; -1.908 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.048     ; 2.847      ;
; -1.901 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.032     ; 2.856      ;
; -1.900 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.032     ; 2.855      ;
; -1.897 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.032     ; 2.852      ;
; -1.895 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.032     ; 2.850      ;
; -1.894 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.032     ; 2.849      ;
; -1.893 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.031     ; 2.849      ;
; -1.893 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.031     ; 2.849      ;
; -1.893 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.031     ; 2.849      ;
; -1.893 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.031     ; 2.849      ;
; -1.893 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.031     ; 2.849      ;
; -1.883 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.038     ; 2.832      ;
; -1.878 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.038     ; 2.827      ;
; -1.853 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.029     ; 2.811      ;
; -1.853 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.029     ; 2.811      ;
; -1.849 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.029     ; 2.807      ;
; -1.849 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.029     ; 2.807      ;
; -1.849 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.111      ; 2.915      ;
; -1.849 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.111      ; 2.915      ;
; -1.849 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.111      ; 2.915      ;
; -1.849 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.111      ; 2.915      ;
; -1.849 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.111      ; 2.915      ;
; -1.849 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.111      ; 2.915      ;
; -1.849 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.111      ; 2.915      ;
; -1.847 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.029     ; 2.805      ;
; -1.846 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.104      ; 2.905      ;
; -1.846 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.104      ; 2.905      ;
; -1.846 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.104      ; 2.905      ;
; -1.846 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.104      ; 2.905      ;
; -1.846 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.104      ; 2.905      ;
; -1.846 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.104      ; 2.905      ;
; -1.846 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.104      ; 2.905      ;
; -1.845 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.039     ; 2.793      ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                   ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.080 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.966     ; 1.051      ;
; -2.080 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.952     ; 1.065      ;
; -2.050 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.952     ; 1.035      ;
; -2.024 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.952     ; 1.009      ;
; -1.979 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.966     ; 0.950      ;
; -1.959 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.952     ; 0.944      ;
; -1.919 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.966     ; 0.890      ;
; -1.917 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.966     ; 0.888      ;
; -1.899 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.952     ; 0.884      ;
; -1.822 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.952     ; 0.807      ;
; -1.800 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.966     ; 0.771      ;
; -1.463 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.197     ; 1.193      ;
; -1.428 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.183     ; 1.172      ;
; -1.358 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.183     ; 1.102      ;
; -1.344 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.183     ; 1.088      ;
; -1.322 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.183     ; 1.066      ;
; -1.284 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.197     ; 1.014      ;
; -1.275 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.183     ; 1.019      ;
; -1.238 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.197     ; 0.968      ;
; -1.234 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.183     ; 0.978      ;
; -1.140 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.197     ; 0.870      ;
; -1.084 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.197     ; 0.814      ;
; 6.371  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.582      ;
; 6.373  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.580      ;
; 6.375  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.578      ;
; 6.453  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.500      ;
; 6.458  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.496      ;
; 6.469  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.485      ;
; 6.523  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.427      ;
; 6.524  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.426      ;
; 6.525  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.425      ;
; 6.526  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.424      ;
; 6.527  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.423      ;
; 6.528  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.422      ;
; 6.533  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.417      ;
; 6.534  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.420      ;
; 6.535  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.415      ;
; 6.537  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.413      ;
; 6.545  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.409      ;
; 6.563  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.389      ;
; 6.565  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.387      ;
; 6.567  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.385      ;
; 6.574  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.380      ;
; 6.585  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.369      ;
; 6.586  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.362      ;
; 6.597  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.351      ;
; 6.605  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.348      ;
; 6.605  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.345      ;
; 6.606  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.344      ;
; 6.615  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.335      ;
; 6.619  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.270      ;
; 6.619  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.270      ;
; 6.619  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.270      ;
; 6.619  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.270      ;
; 6.619  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.270      ;
; 6.619  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.270      ;
; 6.619  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.270      ;
; 6.619  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.270      ;
; 6.619  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.270      ;
; 6.619  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.270      ;
; 6.619  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.270      ;
; 6.619  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.270      ;
; 6.619  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.270      ;
; 6.619  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.270      ;
; 6.630  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.324      ;
; 6.642  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.312      ;
; 6.645  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.307      ;
; 6.653  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.301      ;
; 6.660  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.284      ;
; 6.662  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.282      ;
; 6.664  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.280      ;
; 6.670  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.280      ;
; 6.672  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.278      ;
; 6.674  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.276      ;
; 6.680  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.274      ;
; 6.691  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.263      ;
; 6.691  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.263      ;
; 6.702  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.252      ;
; 6.706  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.248      ;
; 6.710  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.234      ;
; 6.712  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.232      ;
; 6.714  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.230      ;
; 6.724  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.230      ;
; 6.735  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.219      ;
; 6.742  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.202      ;
; 6.746  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.208      ;
; 6.752  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.198      ;
; 6.757  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.193      ;
; 6.758  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.190      ;
; 6.758  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.192      ;
; 6.764  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.189      ;
; 6.767  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.183      ;
; 6.775  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.178      ;
; 6.775  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.178      ;
; 6.775  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.178      ;
; 6.775  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.178      ;
; 6.779  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.171      ;
; 6.781  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.169      ;
; 6.783  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.167      ;
; 6.783  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.167      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                           ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.283 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.047     ; 2.223      ;
; -1.279 ; i2c_dri:i2c_dri_inst|cnt[4]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.184      ; 2.450      ;
; -1.271 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.047     ; 2.211      ;
; -1.270 ; i2c_dri:i2c_dri_inst|cnt[3]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.184      ; 2.441      ;
; -1.246 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 2.193      ;
; -1.204 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.047     ; 2.144      ;
; -1.189 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.031     ; 2.145      ;
; -1.179 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 2.128      ;
; -1.162 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.030     ; 2.119      ;
; -1.154 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 2.102      ;
; -1.152 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.047     ; 2.092      ;
; -1.146 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.031     ; 2.102      ;
; -1.137 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.030     ; 2.094      ;
; -1.137 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 2.084      ;
; -1.137 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.031     ; 2.093      ;
; -1.125 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 2.074      ;
; -1.124 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.037     ; 2.074      ;
; -1.094 ; i2c_dri:i2c_dri_inst|cnt[6]                ; i2c_dri:i2c_dri_inst|i2c_done           ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.029     ; 2.052      ;
; -1.090 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 2.039      ;
; -1.086 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 2.034      ;
; -1.086 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 2.035      ;
; -1.083 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 2.030      ;
; -1.075 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 2.022      ;
; -1.075 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.041     ; 2.021      ;
; -1.072 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 2.020      ;
; -1.070 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 2.019      ;
; -1.069 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.031     ; 2.025      ;
; -1.066 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.031     ; 2.022      ;
; -1.066 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 2.013      ;
; -1.061 ; i2c_dri:i2c_dri_inst|cnt[1]                ; i2c_dri:i2c_dri_inst|i2c_done           ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.029     ; 2.019      ;
; -1.046 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.049     ; 1.984      ;
; -1.043 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.037     ; 1.993      ;
; -1.042 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.983      ;
; -1.042 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.990      ;
; -1.039 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.031     ; 1.995      ;
; -1.032 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.047     ; 1.972      ;
; -1.032 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.981      ;
; -1.029 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.047     ; 1.969      ;
; -1.025 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.041     ; 1.971      ;
; -1.023 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.049     ; 1.961      ;
; -1.020 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.961      ;
; -1.019 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.033     ; 1.973      ;
; -1.019 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.967      ;
; -1.017 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.965      ;
; -1.015 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.044     ; 1.958      ;
; -1.012 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.049     ; 1.950      ;
; -1.011 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 1.958      ;
; -1.007 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.951      ;
; -1.005 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.048     ; 1.944      ;
; -0.998 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.946      ;
; -0.992 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.033     ; 1.946      ;
; -0.991 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.940      ;
; -0.991 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.049     ; 1.929      ;
; -0.989 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.937      ;
; -0.987 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.030     ; 1.944      ;
; -0.986 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.030     ; 1.943      ;
; -0.985 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.047     ; 1.925      ;
; -0.984 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.932      ;
; -0.982 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.047     ; 1.922      ;
; -0.980 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.030     ; 1.937      ;
; -0.979 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.030     ; 1.936      ;
; -0.978 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.927      ;
; -0.971 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 1.918      ;
; -0.970 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.041     ; 1.916      ;
; -0.970 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.032     ; 1.925      ;
; -0.966 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.914      ;
; -0.966 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 1.913      ;
; -0.966 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.031     ; 1.922      ;
; -0.965 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 1.912      ;
; -0.960 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 1.907      ;
; -0.958 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.031     ; 1.914      ;
; -0.955 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.049     ; 1.893      ;
; -0.955 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 1.902      ;
; -0.953 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.901      ;
; -0.948 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.029     ; 1.906      ;
; -0.938 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.886      ;
; -0.937 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.047     ; 1.877      ;
; -0.935 ; i2c_dri:i2c_dri_inst|cnt[0]                ; i2c_dri:i2c_dri_inst|i2c_done           ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.029     ; 1.893      ;
; -0.934 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 1.881      ;
; -0.934 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.031     ; 1.890      ;
; -0.928 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.877      ;
; -0.925 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.044     ; 1.868      ;
; -0.922 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.870      ;
; -0.921 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.044     ; 1.864      ;
; -0.920 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.044     ; 1.863      ;
; -0.919 ; i2c_dri:i2c_dri_inst|cnt[3]                ; i2c_dri:i2c_dri_inst|i2c_done           ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.029     ; 1.877      ;
; -0.914 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.033     ; 1.868      ;
; -0.907 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 1.854      ;
; -0.906 ; i2c_dri:i2c_dri_inst|cnt[5]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.184      ; 2.077      ;
; -0.905 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.192      ; 2.084      ;
; -0.900 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.844      ;
; -0.894 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.050     ; 1.831      ;
; -0.894 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.050     ; 1.831      ;
; -0.894 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[0]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.050     ; 1.831      ;
; -0.894 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.050     ; 1.831      ;
; -0.894 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.050     ; 1.831      ;
; -0.894 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.050     ; 1.831      ;
; -0.894 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.050     ; 1.831      ;
; -0.894 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.842      ;
; -0.882 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 1.829      ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.581 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.011     ; 1.577      ;
; -0.568 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.511      ;
; -0.566 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.509      ;
; -0.566 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.509      ;
; -0.564 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.507      ;
; -0.562 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.505      ;
; -0.562 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.505      ;
; -0.498 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.441      ;
; -0.496 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.439      ;
; -0.496 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.439      ;
; -0.490 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.433      ;
; -0.486 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.470      ;
; -0.486 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.429      ;
; -0.482 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.466      ;
; -0.449 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.392      ;
; -0.447 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.390      ;
; -0.447 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.390      ;
; -0.442 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.385      ;
; -0.438 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.381      ;
; -0.428 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.007     ; 1.428      ;
; -0.424 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.408      ;
; -0.420 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.363      ;
; -0.416 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.400      ;
; -0.412 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.355      ;
; -0.408 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.351      ;
; -0.389 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.007     ; 1.389      ;
; -0.372 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.315      ;
; -0.371 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.314      ;
; -0.367 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.351      ;
; -0.364 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.007     ; 1.364      ;
; -0.358 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 1.317      ;
; -0.356 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 1.315      ;
; -0.356 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 1.315      ;
; -0.347 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.290      ;
; -0.343 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.286      ;
; -0.342 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.285      ;
; -0.330 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.007     ; 1.330      ;
; -0.323 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.266      ;
; -0.304 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.007     ; 1.304      ;
; -0.304 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.007     ; 1.304      ;
; -0.299 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.011     ; 1.295      ;
; -0.299 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.283      ;
; -0.293 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.236      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.275      ;
; -0.280 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 1.239      ;
; -0.277 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.220      ;
; -0.274 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 1.260      ;
; -0.274 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 1.260      ;
; -0.272 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 1.258      ;
; -0.272 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 1.258      ;
; -0.272 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 1.258      ;
; -0.272 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 1.258      ;
; -0.266 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 1.252      ;
; -0.264 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 1.250      ;
; -0.264 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 1.250      ;
; -0.263 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.007     ; 1.263      ;
; -0.263 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.247      ;
; -0.263 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.168      ; 1.460      ;
; -0.263 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.171      ; 1.463      ;
; -0.263 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.168      ; 1.460      ;
; -0.257 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.241      ;
; -0.257 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.168      ; 1.454      ;
; -0.257 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.171      ; 1.457      ;
; -0.257 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.168      ; 1.454      ;
; -0.242 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.185      ;
; -0.238 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.181      ;
; -0.237 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.180      ;
; -0.235 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.007     ; 1.235      ;
; -0.233 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 1.192      ;
; -0.233 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.176      ;
; -0.232 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 1.191      ;
; -0.228 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.171      ;
; -0.220 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.204      ;
; -0.219 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 1.205      ;
; -0.216 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 1.174      ;
; -0.216 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 1.174      ;
; -0.210 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 1.168      ;
; -0.210 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 1.168      ;
; -0.202 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 1.161      ;
; -0.196 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 1.182      ;
; -0.196 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.021     ; 1.182      ;
; -0.195 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.160      ;
; -0.195 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.160      ;
; -0.195 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.160      ;
; -0.195 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.160      ;
; -0.195 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.160      ;
; -0.195 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.160      ;
; -0.195 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.160      ;
; -0.195 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.160      ;
; -0.195 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.160      ;
; -0.190 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.184      ; 1.403      ;
; -0.189 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.154      ;
; -0.189 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.154      ;
; -0.189 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.154      ;
; -0.189 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.154      ;
; -0.189 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.154      ;
; -0.189 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.154      ;
; -0.189 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.154      ;
; -0.189 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.154      ;
; -0.189 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.042     ; 1.154      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.010 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.963      ; 1.107      ;
; -0.944 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.964      ; 1.174      ;
; -0.942 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.964      ; 1.176      ;
; -0.915 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.964      ; 1.203      ;
; -0.762 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.964      ; 1.356      ;
; -0.759 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.964      ; 1.359      ;
; -0.744 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.960      ; 1.370      ;
; -0.734 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.964      ; 1.384      ;
; -0.696 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.960      ; 1.418      ;
; -0.689 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.968      ; 1.433      ;
; -0.683 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.960      ; 1.431      ;
; -0.677 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.968      ; 1.445      ;
; -0.670 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.960      ; 1.444      ;
; -0.641 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.968      ; 1.481      ;
; -0.608 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.968      ; 1.514      ;
; -0.607 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.968      ; 1.515      ;
; -0.570 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.968      ; 1.552      ;
; -0.569 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.968      ; 1.553      ;
; -0.561 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.968      ; 1.561      ;
; -0.543 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.968      ; 1.579      ;
; -0.531 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.968      ; 1.591      ;
; -0.520 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.968      ; 1.602      ;
; -0.504 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.968      ; 1.618      ;
; -0.455 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.968      ; 1.667      ;
; -0.385 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.968      ; 1.737      ;
; 0.156  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.221      ; 0.481      ;
; 0.157  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.219      ; 0.480      ;
; 0.160  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.226      ; 0.490      ;
; 0.161  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.224      ; 0.489      ;
; 0.164  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.219      ; 0.487      ;
; 0.164  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.221      ; 0.489      ;
; 0.164  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.224      ; 0.492      ;
; 0.164  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.226      ; 0.494      ;
; 0.165  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.224      ; 0.493      ;
; 0.166  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.226      ; 0.496      ;
; 0.167  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.221      ; 0.492      ;
; 0.167  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.224      ; 0.495      ;
; 0.168  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.219      ; 0.491      ;
; 0.171  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.226      ; 0.501      ;
; 0.172  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.224      ; 0.500      ;
; 0.173  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.221      ; 0.498      ;
; 0.174  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.219      ; 0.497      ;
; 0.176  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.221      ; 0.501      ;
; 0.176  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.226      ; 0.506      ;
; 0.177  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.219      ; 0.500      ;
; 0.177  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.226      ; 0.507      ;
; 0.178  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.224      ; 0.506      ;
; 0.178  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.226      ; 0.508      ;
; 0.179  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.224      ; 0.507      ;
; 0.186  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.192  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[1]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[0]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.226      ; 0.522      ;
; 0.193  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[0]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[1]                                                                                                                    ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[0]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.224      ; 0.521      ;
; 0.193  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[1]                                                                                                                                                       ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[2]                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                           ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[2]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[0]                                                                                                                                                        ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[1]                                                                                                                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[1]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[0]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[2]                                                                                                                                                    ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[1]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[2]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[0]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[1]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[10]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[2]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.314      ;
; 0.195  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[1]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.315      ;
; 0.195  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                   ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.225      ; 0.524      ;
; 0.195  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_3                                                                                                                                                                 ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.315      ;
; 0.195  ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                              ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.315      ;
; 0.196  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[1]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.316      ;
; 0.196  ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d                                                                                                                                                       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.316      ;
; 0.204  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0                                                                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.178      ; 0.486      ;
; 0.205  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[0]                                                                                                                    ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[1]                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.326      ;
; 0.208  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_1                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.328      ;
; 0.218  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                                                                         ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m1[2]                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.338      ;
; 0.227  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_31[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.347      ;
; 0.230  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_23[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.350      ;
; 0.233  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_22[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.353      ;
; 0.234  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.354      ;
; 0.235  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_21[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.355      ;
; 0.235  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.355      ;
; 0.236  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.356      ;
; 0.236  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.356      ;
; 0.254  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_11[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_1                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.374      ;
; 0.254  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_31[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.374      ;
; 0.255  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_21[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_2                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.375      ;
; 0.255  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_2                                                                                                                                                                 ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.375      ;
; 0.256  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.377      ;
; 0.257  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.377      ;
; 0.257  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.377      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.573 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 0.831      ;
; -0.515 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 0.889      ;
; -0.470 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 0.934      ;
; -0.382 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.022      ;
; -0.374 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.241      ; 1.031      ;
; -0.364 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.241      ; 1.041      ;
; -0.356 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.241      ; 1.049      ;
; -0.354 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.241      ; 1.051      ;
; -0.340 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.064      ;
; -0.294 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.244      ; 1.114      ;
; -0.284 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.120      ;
; 0.183  ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.047      ; 0.314      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.303      ; 0.594      ;
; 0.189  ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.102      ; 0.375      ;
; 0.201  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.202  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.290      ; 0.596      ;
; 0.204  ; ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.095      ; 0.383      ;
; 0.207  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.283      ; 0.594      ;
; 0.208  ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                    ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.314      ;
; 0.212  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.294      ; 0.610      ;
; 0.223  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.283      ; 0.610      ;
; 0.226  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.331      ;
; 0.236  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.303      ; 0.643      ;
; 0.243  ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.047      ; 0.374      ;
; 0.244  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.350      ;
; 0.245  ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.272      ; 0.621      ;
; 0.245  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.290      ; 0.639      ;
; 0.263  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.294      ; 0.661      ;
; 0.267  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.373      ;
; 0.271  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.051      ; 0.406      ;
; 0.278  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.281      ; 0.663      ;
; 0.288  ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.393      ;
; 0.299  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.296      ; 0.699      ;
; 0.302  ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.272      ; 0.678      ;
; 0.309  ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.272      ; 0.685      ;
; 0.309  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.415      ;
; 0.309  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.415      ;
; 0.321  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.427      ;
; 0.329  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.290      ; 0.723      ;
; 0.330  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.435      ;
; 0.333  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.438      ;
; 0.333  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.438      ;
; 0.333  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.438      ;
; 0.333  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.283      ; 0.720      ;
; 0.334  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.439      ;
; 0.334  ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.126      ; 0.544      ;
; 0.335  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.440      ;
; 0.336  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.441      ;
; 0.338  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.443      ;
; 0.338  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.443      ;
; 0.342  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.448      ;
; 0.346  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.451      ;
; 0.347  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.051      ; 0.482      ;
; 0.358  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.463      ;
; 0.358  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.303      ; 0.765      ;
; 0.366  ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.283      ; 0.753      ;
; 0.376  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.002      ; 0.462      ;
; 0.385  ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.133      ; 0.602      ;
; 0.391  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.042      ; 0.517      ;
; 0.394  ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.285      ; 0.783      ;
; 0.395  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.290      ; 0.789      ;
; 0.405  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.510      ;
; 0.407  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.512      ;
; 0.407  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.051      ; 0.542      ;
; 0.411  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.281      ; 0.796      ;
; 0.417  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.522      ;
; 0.434  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.051      ; 0.569      ;
; 0.439  ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.281      ; 0.824      ;
; 0.441  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.546      ;
; 0.442  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.303      ; 0.849      ;
; 0.448  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.281      ; 0.833      ;
; 0.451  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.048      ; 0.583      ;
; 0.454  ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.559      ;
; 0.457  ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.063      ; 0.604      ;
; 0.458  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.042      ; 0.584      ;
; 0.461  ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.566      ;
; 0.465  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.051      ; 0.600      ;
; 0.465  ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.570      ;
; 0.465  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.296      ; 0.865      ;
; 0.467  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.572      ;
; 0.469  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.574      ;
; 0.478  ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.193      ; 0.775      ;
; 0.482  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.587      ;
; 0.484  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.589      ;
; 0.484  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.021      ; 0.589      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                       ; Launch Clock                                         ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; -0.050 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.384      ; 0.988      ;
; -0.039 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.387      ; 1.002      ;
; -0.031 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.394      ; 1.017      ;
; -0.024 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.384      ; 1.014      ;
; -0.020 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.394      ; 1.028      ;
; 0.012  ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.386      ; 1.052      ;
; 0.021  ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.395      ; 1.070      ;
; 0.039  ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.386      ; 1.079      ;
; 0.059  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.386      ; 1.099      ;
; 0.184  ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.185  ; ov5640_cfg:ov5640_cfg_inst|init_done                  ; ov5640_cfg:ov5640_cfg_inst|init_done          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; i2c_dri:i2c_dri_inst|i2c_done                         ; i2c_dri:i2c_dri_inst|i2c_done                 ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; i2c_dri:i2c_dri_inst|sda_dir                          ; i2c_dri:i2c_dri_inst|sda_dir                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.203  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.325      ;
; 0.214  ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.336      ;
; 0.216  ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr             ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.338      ;
; 0.296  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.418      ;
; 0.297  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.298  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.420      ;
; 0.298  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.420      ;
; 0.302  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.424      ;
; 0.304  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.426      ;
; 0.306  ; i2c_dri:i2c_dri_inst|i2c_done                         ; ov5640_cfg:ov5640_cfg_inst|i2c_exec           ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.428      ;
; 0.309  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.309  ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[1]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.310  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.432      ;
; 0.310  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.432      ;
; 0.310  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.432      ;
; 0.313  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.435      ;
; 0.319  ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.441      ;
; 0.320  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.443      ;
; 0.322  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.445      ;
; 0.323  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.446      ;
; 0.324  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.447      ;
; 0.326  ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.448      ;
; 0.327  ; i2c_dri:i2c_dri_inst|cnt[5]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.449      ;
; 0.329  ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.451      ;
; 0.329  ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.451      ;
; 0.330  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.453      ;
; 0.330  ; i2c_dri:i2c_dri_inst|cnt[0]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.452      ;
; 0.335  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.458      ;
; 0.335  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.458      ;
; 0.337  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.460      ;
; 0.339  ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd             ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.461      ;
; 0.342  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.465      ;
; 0.344  ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.466      ;
; 0.352  ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd             ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.474      ;
; 0.416  ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11]               ; i2c_dri:i2c_dri_inst|addr_t[3]                ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.040      ; 0.540      ;
; 0.416  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.538      ;
; 0.423  ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20]               ; i2c_dri:i2c_dri_inst|addr_t[12]               ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.028      ; 0.535      ;
; 0.429  ; i2c_dri:i2c_dri_inst|scl                              ; i2c_dri:i2c_dri_inst|scl                      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.551      ;
; 0.437  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.559      ;
; 0.437  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.279      ; 0.800      ;
; 0.437  ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|i2c_done                 ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.050      ; 0.571      ;
; 0.445  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.567      ;
; 0.446  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.568      ;
; 0.447  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.569      ;
; 0.453  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.575      ;
; 0.454  ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr              ; i2c_dri:i2c_dri_inst|sda_dir                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.576      ;
; 0.455  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.577      ;
; 0.456  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.578      ;
; 0.458  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.580      ;
; 0.458  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.580      ;
; 0.458  ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.580      ;
; 0.459  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.581      ;
; 0.462  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.584      ;
; 0.463  ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr              ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.585      ;
; 0.465  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.587      ;
; 0.465  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.587      ;
; 0.467  ; ov5640_cfg:ov5640_cfg_inst|i2c_exec                   ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.037      ; 0.588      ;
; 0.468  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.590      ;
; 0.468  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.590      ;
; 0.468  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.590      ;
; 0.468  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.590      ;
; 0.469  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.592      ;
; 0.471  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.593      ;
; 0.471  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.593      ;
; 0.472  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.595      ;
; 0.473  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.596      ;
; 0.476  ; i2c_dri:i2c_dri_inst|cnt[5]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.598      ;
; 0.477  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.600      ;
; 0.477  ; i2c_dri:i2c_dri_inst|cnt[0]                           ; i2c_dri:i2c_dri_inst|cnt[1]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.599      ;
; 0.478  ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.600      ;
; 0.480  ; i2c_dri:i2c_dri_inst|cnt[0]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.602      ;
; 0.484  ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.606      ;
; 0.487  ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; i2c_dri:i2c_dri_inst|wr_flag                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.023      ; 0.594      ;
; 0.487  ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.609      ;
; 0.487  ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.609      ;
; 0.488  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.611      ;
; 0.490  ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.612      ;
; 0.491  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.614      ;
; 0.492  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.615      ;
; 0.493  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.616      ;
; 0.494  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.617      ;
; 0.496  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.619      ;
; 0.497  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.620      ;
+--------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.056 ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.038     ; 0.307      ;
; 0.070 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.052     ; 0.307      ;
; 0.187 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.209 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.329      ;
; 0.297 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.303 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.351 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.471      ;
; 0.373 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.493      ;
; 0.390 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.511      ;
; 0.390 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.510      ;
; 0.391 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.511      ;
; 0.397 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.518      ;
; 0.398 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.519      ;
; 0.435 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.555      ;
; 0.446 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.453 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ; i2c_dri:i2c_dri_inst|dri_clk                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.587      ;
; 0.503 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.623      ;
; 0.508 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.628      ;
; 0.509 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.631      ;
; 0.512 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.634      ;
; 0.515 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.637      ;
; 0.518 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.521 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.652      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.156 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.160 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.163 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.165 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                          ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.205 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.487      ;
; 0.207 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.212 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.494      ;
; 0.216 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.497      ;
; 0.217 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.220 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.243 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.524      ;
; 0.253 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.255 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.261 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.264 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.271 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.274 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.277 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.280 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.288 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.409      ;
; 0.288 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.290 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.291 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.292 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.296 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.620      ;
; 0.298 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.628      ;
; 0.298 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.623      ;
; 0.298 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.301 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.626      ;
; 0.302 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.628      ;
; 0.303 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                           ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.634      ;
; 0.304 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                           ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                           ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                    ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.205 ; servo_dri:servo_dri_inst|period_cnt[20]    ; servo_dri:servo_dri_inst|period_cnt[20]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.325      ;
; 0.253 ; servo_dri:servo_dri_inst|coor_valid_flag_r ; servo_dri:servo_dri_inst|coor_valid_flag_pos ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.373      ;
; 0.304 ; servo_dri:servo_dri_inst|y_duty_cycle[6]   ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; servo_dri:servo_dri_inst|period_cnt[7]     ; servo_dri:servo_dri_inst|period_cnt[7]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; servo_dri:servo_dri_inst|period_cnt[5]     ; servo_dri:servo_dri_inst|period_cnt[5]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; servo_dri:servo_dri_inst|x_duty_cycle[5]   ; servo_dri:servo_dri_inst|x_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; servo_dri:servo_dri_inst|x_duty_cycle[7]   ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; servo_dri:servo_dri_inst|y_duty_cycle[4]   ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; servo_dri:servo_dri_inst|period_cnt[15]    ; servo_dri:servo_dri_inst|period_cnt[15]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; servo_dri:servo_dri_inst|period_cnt[13]    ; servo_dri:servo_dri_inst|period_cnt[13]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; servo_dri:servo_dri_inst|period_cnt[11]    ; servo_dri:servo_dri_inst|period_cnt[11]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; servo_dri:servo_dri_inst|period_cnt[1]     ; servo_dri:servo_dri_inst|period_cnt[1]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; servo_dri:servo_dri_inst|x_duty_cycle[9]   ; servo_dri:servo_dri_inst|x_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; servo_dri:servo_dri_inst|y_duty_cycle[10]  ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; servo_dri:servo_dri_inst|period_cnt[12]    ; servo_dri:servo_dri_inst|period_cnt[12]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; servo_dri:servo_dri_inst|period_cnt[8]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[2]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; servo_dri:servo_dri_inst|y_duty_cycle[16]  ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; servo_dri:servo_dri_inst|period_cnt[4]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; servo_dri:servo_dri_inst|x_duty_cycle[4]   ; servo_dri:servo_dri_inst|x_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; servo_dri:servo_dri_inst|x_duty_cycle[16]  ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; servo_dri:servo_dri_inst|x_duty_cycle[2]   ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; servo_dri:servo_dri_inst|y_duty_cycle[17]  ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; servo_dri:servo_dri_inst|x_duty_cycle[17]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.428      ;
; 0.314 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[0]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.434      ;
; 0.317 ; servo_dri:servo_dri_inst|period_cnt[10]    ; servo_dri:servo_dri_inst|period_cnt[10]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; servo_dri:servo_dri_inst|period_cnt[3]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.437      ;
; 0.366 ; servo_dri:servo_dri_inst|x_duty_cycle[12]  ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.486      ;
; 0.366 ; servo_dri:servo_dri_inst|x_duty_cycle[10]  ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.486      ;
; 0.368 ; servo_dri:servo_dri_inst|y_duty_cycle[11]  ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.487      ;
; 0.368 ; servo_dri:servo_dri_inst|x_duty_cycle[14]  ; servo_dri:servo_dri_inst|x_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.488      ;
; 0.372 ; servo_dri:servo_dri_inst|x_duty_cycle[3]   ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.492      ;
; 0.383 ; servo_dri:servo_dri_inst|x_duty_cycle[8]   ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.503      ;
; 0.421 ; servo_dri:servo_dri_inst|y_duty_cycle[13]  ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.540      ;
; 0.452 ; servo_dri:servo_dri_inst|x_duty_cycle[7]   ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; servo_dri:servo_dri_inst|y_duty_cycle[6]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; servo_dri:servo_dri_inst|period_cnt[7]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; servo_dri:servo_dri_inst|x_duty_cycle[5]   ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; servo_dri:servo_dri_inst|y_duty_cycle[4]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; servo_dri:servo_dri_inst|period_cnt[11]    ; servo_dri:servo_dri_inst|period_cnt[12]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; servo_dri:servo_dri_inst|period_cnt[1]     ; servo_dri:servo_dri_inst|period_cnt[2]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; servo_dri:servo_dri_inst|y_duty_cycle[10]  ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; servo_dri:servo_dri_inst|x_duty_cycle[2]   ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; servo_dri:servo_dri_inst|y_duty_cycle[16]  ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; servo_dri:servo_dri_inst|period_cnt[19]    ; servo_dri:servo_dri_inst|period_cnt[20]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.576      ;
; 0.459 ; servo_dri:servo_dri_inst|period_cnt[19]    ; servo_dri:servo_dri_inst|period_cnt[19]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.579      ;
; 0.463 ; servo_dri:servo_dri_inst|x_duty_cycle[0]   ; servo_dri:servo_dri_inst|x_duty_cycle[0]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[1]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; servo_dri:servo_dri_inst|period_cnt[12]    ; servo_dri:servo_dri_inst|period_cnt[13]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; servo_dri:servo_dri_inst|x_duty_cycle[9]   ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.034      ; 0.583      ;
; 0.465 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; servo_dri:servo_dri_inst|period_cnt[4]     ; servo_dri:servo_dri_inst|period_cnt[5]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; servo_dri:servo_dri_inst|x_duty_cycle[4]   ; servo_dri:servo_dri_inst|x_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; servo_dri:servo_dri_inst|x_duty_cycle[16]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; servo_dri:servo_dri_inst|period_cnt[14]    ; servo_dri:servo_dri_inst|period_cnt[15]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; servo_dri:servo_dri_inst|period_cnt[3]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[2]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; servo_dri:servo_dri_inst|x_duty_cycle[13]  ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; servo_dri:servo_dri_inst|x_duty_cycle[11]  ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; servo_dri:servo_dri_inst|x_duty_cycle[9]   ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.034      ; 0.586      ;
; 0.468 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; servo_dri:servo_dri_inst|x_duty_cycle[4]   ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; servo_dri:servo_dri_inst|period_cnt[18]    ; servo_dri:servo_dri_inst|period_cnt[20]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.034      ; 0.587      ;
; 0.473 ; servo_dri:servo_dri_inst|x_duty_cycle[1]   ; servo_dri:servo_dri_inst|x_duty_cycle[1]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.593      ;
; 0.475 ; servo_dri:servo_dri_inst|period_cnt[10]    ; servo_dri:servo_dri_inst|period_cnt[11]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.595      ;
; 0.475 ; servo_dri:servo_dri_inst|period_cnt[8]     ; servo_dri:servo_dri_inst|period_cnt[10]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.028      ; 0.587      ;
; 0.478 ; servo_dri:servo_dri_inst|period_cnt[10]    ; servo_dri:servo_dri_inst|period_cnt[12]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.598      ;
; 0.514 ; servo_dri:servo_dri_inst|x_duty_cycle[12]  ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; servo_dri:servo_dri_inst|x_duty_cycle[7]   ; servo_dri:servo_dri_inst|x_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; servo_dri:servo_dri_inst|y_duty_cycle[11]  ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.635      ;
; 0.516 ; servo_dri:servo_dri_inst|y_duty_cycle[6]   ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; servo_dri:servo_dri_inst|period_cnt[5]     ; servo_dri:servo_dri_inst|period_cnt[7]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; servo_dri:servo_dri_inst|x_duty_cycle[5]   ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; servo_dri:servo_dri_inst|y_duty_cycle[4]   ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; servo_dri:servo_dri_inst|period_cnt[17]    ; servo_dri:servo_dri_inst|period_cnt[17]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; servo_dri:servo_dri_inst|x_duty_cycle[14]  ; servo_dri:servo_dri_inst|x_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; servo_dri:servo_dri_inst|period_cnt[11]    ; servo_dri:servo_dri_inst|period_cnt[13]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; servo_dri:servo_dri_inst|period_cnt[1]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; servo_dri:servo_dri_inst|period_cnt[13]    ; servo_dri:servo_dri_inst|period_cnt[15]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.637      ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.130 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.201     ; 1.406      ;
; -1.130 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.201     ; 1.406      ;
; -1.130 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.201     ; 1.406      ;
; -1.130 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.201     ; 1.406      ;
; -1.130 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.201     ; 1.406      ;
; -1.127 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.198     ; 1.406      ;
; -1.127 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.198     ; 1.406      ;
; -1.125 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.228     ; 1.374      ;
; -1.125 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.228     ; 1.374      ;
; -1.125 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.228     ; 1.374      ;
; -1.125 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.228     ; 1.374      ;
; -1.125 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.228     ; 1.374      ;
; -1.125 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.228     ; 1.374      ;
; -1.125 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.228     ; 1.374      ;
; -1.106 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.199     ; 1.384      ;
; -1.106 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.199     ; 1.384      ;
; -1.106 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.199     ; 1.384      ;
; -1.082 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag       ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.158     ; 1.401      ;
; -1.082 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.158     ; 1.401      ;
; -1.035 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.142     ; 1.370      ;
; -1.029 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.105     ; 1.401      ;
; -1.029 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.105     ; 1.401      ;
; -1.029 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.105     ; 1.401      ;
; -0.970 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.139     ; 1.308      ;
; -0.970 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.139     ; 1.308      ;
; -0.970 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.139     ; 1.308      ;
; -0.953 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.122     ; 1.308      ;
; -0.953 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.122     ; 1.308      ;
; -0.953 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.122     ; 1.308      ;
; -0.953 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.122     ; 1.308      ;
; -0.953 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.122     ; 1.308      ;
; -0.953 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.122     ; 1.308      ;
; -0.953 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.122     ; 1.308      ;
; 0.168  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.990      ; 1.719      ;
; 0.168  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.990      ; 1.719      ;
; 0.168  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.990      ; 1.719      ;
; 0.168  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.990      ; 1.719      ;
; 0.168  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.990      ; 1.719      ;
; 0.169  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.691      ;
; 0.169  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.691      ;
; 0.169  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.691      ;
; 0.169  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.691      ;
; 0.169  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.691      ;
; 0.169  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.691      ;
; 0.169  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.691      ;
; 0.171  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.993      ; 1.719      ;
; 0.171  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.993      ; 1.719      ;
; 0.192  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.697      ;
; 0.192  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.697      ;
; 0.192  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.697      ;
; 0.216  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.033      ; 1.714      ;
; 0.216  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.033      ; 1.714      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.990      ; 1.670      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.990      ; 1.670      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.990      ; 1.670      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.990      ; 1.670      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.990      ; 1.670      ;
; 0.220  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.993      ; 1.670      ;
; 0.220  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.993      ; 1.670      ;
; 0.221  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.990      ; 1.666      ;
; 0.221  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.990      ; 1.666      ;
; 0.221  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.990      ; 1.666      ;
; 0.221  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.990      ; 1.666      ;
; 0.221  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.990      ; 1.666      ;
; 0.222  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.638      ;
; 0.222  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.638      ;
; 0.222  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.638      ;
; 0.222  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.638      ;
; 0.222  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.638      ;
; 0.222  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.638      ;
; 0.222  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.638      ;
; 0.224  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.993      ; 1.666      ;
; 0.224  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.993      ; 1.666      ;
; 0.226  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.634      ;
; 0.226  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.634      ;
; 0.226  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.634      ;
; 0.226  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.634      ;
; 0.226  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.634      ;
; 0.226  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.634      ;
; 0.226  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.963      ; 1.634      ;
; 0.241  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.648      ;
; 0.241  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.648      ;
; 0.241  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.648      ;
; 0.245  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.644      ;
; 0.245  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.644      ;
; 0.245  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.644      ;
; 0.261  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.049      ; 1.685      ;
; 0.265  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.033      ; 1.665      ;
; 0.265  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.033      ; 1.665      ;
; 0.269  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.086      ; 1.714      ;
; 0.269  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.086      ; 1.714      ;
; 0.269  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.086      ; 1.714      ;
; 0.269  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.033      ; 1.661      ;
; 0.269  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.033      ; 1.661      ;
; 0.312  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.049      ; 1.634      ;
; 0.315  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.052      ; 1.634      ;
; 0.315  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.052      ; 1.634      ;
; 0.315  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.052      ; 1.634      ;
; 0.316  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.049      ; 1.630      ;
; 0.318  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.086      ; 1.665      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.287 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.484      ; 1.258      ;
; -0.287 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.484      ; 1.258      ;
; -0.287 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.484      ; 1.258      ;
; -0.287 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.484      ; 1.258      ;
; -0.287 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.484      ; 1.258      ;
; -0.287 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.484      ; 1.258      ;
; -0.287 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.484      ; 1.258      ;
; -0.287 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.484      ; 1.258      ;
; -0.287 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.484      ; 1.258      ;
; -0.287 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.484      ; 1.258      ;
; -0.287 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.484      ; 1.258      ;
; -0.281 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.484      ; 1.252      ;
; -0.281 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.484      ; 1.252      ;
; -0.281 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.484      ; 1.252      ;
; -0.270 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.491      ; 1.248      ;
; -0.249 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.491      ; 1.227      ;
; -0.249 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.491      ; 1.227      ;
; -0.249 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.491      ; 1.227      ;
; -0.249 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.491      ; 1.227      ;
; -0.249 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.491      ; 1.227      ;
; -0.249 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.491      ; 1.227      ;
; -0.249 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.491      ; 1.227      ;
; -0.249 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.491      ; 1.227      ;
; -0.249 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.491      ; 1.227      ;
; -0.249 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.491      ; 1.227      ;
; -0.244 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.493      ; 1.224      ;
; -0.244 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.493      ; 1.224      ;
; -0.238 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.493      ; 1.218      ;
; -0.238 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.493      ; 1.218      ;
; -0.238 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.493      ; 1.218      ;
; -0.238 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.493      ; 1.218      ;
; -0.238 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.493      ; 1.218      ;
; -0.228 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.494      ; 1.209      ;
; -0.228 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.494      ; 1.209      ;
; -0.228 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.494      ; 1.209      ;
; -0.228 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.494      ; 1.209      ;
; -0.228 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.494      ; 1.209      ;
; -0.228 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.494      ; 1.209      ;
; -0.228 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.494      ; 1.209      ;
; 0.986  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.596      ;
; 0.986  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.596      ;
; 0.986  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.596      ;
; 0.986  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.596      ;
; 0.986  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.596      ;
; 0.986  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.596      ;
; 0.986  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.596      ;
; 0.986  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.596      ;
; 0.986  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.596      ;
; 0.986  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.596      ;
; 0.986  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.596      ;
; 1.000  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.682      ; 1.589      ;
; 1.000  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.582      ;
; 1.000  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.582      ;
; 1.000  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.582      ;
; 1.023  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.682      ; 1.566      ;
; 1.023  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.682      ; 1.566      ;
; 1.023  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.682      ; 1.566      ;
; 1.023  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.682      ; 1.566      ;
; 1.023  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.682      ; 1.566      ;
; 1.023  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.682      ; 1.566      ;
; 1.023  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.682      ; 1.566      ;
; 1.023  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.682      ; 1.566      ;
; 1.023  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.682      ; 1.566      ;
; 1.023  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.682      ; 1.566      ;
; 1.041  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.684      ; 1.550      ;
; 1.041  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.684      ; 1.550      ;
; 1.046  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.684      ; 1.545      ;
; 1.046  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.684      ; 1.545      ;
; 1.046  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.684      ; 1.545      ;
; 1.046  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.684      ; 1.545      ;
; 1.046  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.684      ; 1.545      ;
; 1.049  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.533      ;
; 1.049  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.533      ;
; 1.049  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.533      ;
; 1.049  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.533      ;
; 1.049  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.533      ;
; 1.049  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.533      ;
; 1.049  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.533      ;
; 1.049  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.533      ;
; 1.049  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.533      ;
; 1.049  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.533      ;
; 1.049  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.533      ;
; 1.051  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.531      ;
; 1.051  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.531      ;
; 1.051  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.531      ;
; 1.051  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.531      ;
; 1.051  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.531      ;
; 1.051  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.531      ;
; 1.051  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.531      ;
; 1.051  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.531      ;
; 1.051  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.531      ;
; 1.051  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.531      ;
; 1.051  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.675      ; 1.531      ;
; 1.056  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.685      ; 1.536      ;
; 1.056  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.685      ; 1.536      ;
; 1.056  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.685      ; 1.536      ;
; 1.056  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.685      ; 1.536      ;
; 1.056  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.685      ; 1.536      ;
; 1.056  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.685      ; 1.536      ;
; 1.056  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.685      ; 1.536      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.717 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.406      ;
; -0.717 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.406      ;
; -0.717 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.406      ;
; -0.717 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.406      ;
; -0.717 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.406      ;
; -0.717 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.406      ;
; -0.717 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.406      ;
; -0.713 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.410      ;
; -0.713 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.410      ;
; -0.713 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.410      ;
; -0.713 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.410      ;
; -0.713 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.410      ;
; -0.713 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.410      ;
; -0.713 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.410      ;
; -0.709 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.414      ;
; -0.709 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.414      ;
; -0.709 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.414      ;
; -0.709 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.414      ;
; -0.709 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.414      ;
; -0.705 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.418      ;
; -0.705 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.418      ;
; -0.705 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.418      ;
; -0.705 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.418      ;
; -0.705 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.418      ;
; -0.703 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.420      ;
; -0.703 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.420      ;
; -0.699 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.422      ;
; -0.699 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.422      ;
; -0.699 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.422      ;
; -0.699 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.422      ;
; -0.699 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.422      ;
; -0.699 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.422      ;
; -0.699 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.422      ;
; -0.699 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.422      ;
; -0.699 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.422      ;
; -0.699 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.422      ;
; -0.699 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.424      ;
; -0.699 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.424      ;
; -0.695 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.426      ;
; -0.695 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.426      ;
; -0.695 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.426      ;
; -0.695 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.426      ;
; -0.695 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.426      ;
; -0.695 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.426      ;
; -0.695 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.426      ;
; -0.695 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.426      ;
; -0.695 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.426      ;
; -0.695 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.426      ;
; -0.677 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.966      ; 1.443      ;
; -0.673 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.966      ; 1.447      ;
; -0.671 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.452      ;
; -0.671 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.452      ;
; -0.671 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.452      ;
; -0.671 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.452      ;
; -0.671 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.452      ;
; -0.671 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.452      ;
; -0.671 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.452      ;
; -0.667 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.446      ;
; -0.667 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.446      ;
; -0.667 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.446      ;
; -0.663 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.460      ;
; -0.663 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.460      ;
; -0.663 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.460      ;
; -0.663 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.460      ;
; -0.663 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.460      ;
; -0.663 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.450      ;
; -0.663 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.450      ;
; -0.663 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.450      ;
; -0.660 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.453      ;
; -0.660 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.453      ;
; -0.660 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.453      ;
; -0.660 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.453      ;
; -0.660 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.453      ;
; -0.660 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.453      ;
; -0.660 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.453      ;
; -0.660 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.453      ;
; -0.660 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.453      ;
; -0.660 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.453      ;
; -0.660 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.453      ;
; -0.657 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.466      ;
; -0.657 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.969      ; 1.466      ;
; -0.656 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.457      ;
; -0.656 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.457      ;
; -0.656 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.457      ;
; -0.656 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.457      ;
; -0.656 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.457      ;
; -0.656 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.457      ;
; -0.656 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.457      ;
; -0.656 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.457      ;
; -0.656 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.457      ;
; -0.656 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.457      ;
; -0.656 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.959      ; 1.457      ;
; -0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.468      ;
; -0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.468      ;
; -0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.468      ;
; -0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.468      ;
; -0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.468      ;
; -0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.468      ;
; -0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.468      ;
; -0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.967      ; 1.468      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.013 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.500      ;
; 0.013 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.500      ;
; 0.013 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.500      ;
; 0.013 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.500      ;
; 0.013 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.500      ;
; 0.013 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.500      ;
; 0.013 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.500      ;
; 0.017 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.504      ;
; 0.017 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.504      ;
; 0.017 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.504      ;
; 0.017 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.504      ;
; 0.017 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.504      ;
; 0.017 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.504      ;
; 0.017 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.504      ;
; 0.031 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.305      ; 1.500      ;
; 0.031 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.305      ; 1.500      ;
; 0.031 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.305      ; 1.500      ;
; 0.035 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.305      ; 1.504      ;
; 0.035 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.305      ; 1.504      ;
; 0.035 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.305      ; 1.504      ;
; 0.059 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.546      ;
; 0.059 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.546      ;
; 0.059 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.546      ;
; 0.059 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.546      ;
; 0.059 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.546      ;
; 0.059 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.546      ;
; 0.059 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.546      ;
; 0.067 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.340      ; 1.571      ;
; 0.067 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.340      ; 1.571      ;
; 0.067 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.340      ; 1.571      ;
; 0.069 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.340      ; 1.573      ;
; 0.069 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.340      ; 1.573      ;
; 0.069 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.340      ; 1.573      ;
; 0.077 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.305      ; 1.546      ;
; 0.077 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.305      ; 1.546      ;
; 0.077 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.305      ; 1.546      ;
; 0.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.302      ; 1.555      ;
; 0.091 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.302      ; 1.557      ;
; 0.112 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.340      ; 1.616      ;
; 0.112 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.340      ; 1.616      ;
; 0.112 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.340      ; 1.616      ;
; 0.122 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.285      ; 1.571      ;
; 0.122 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.285      ; 1.571      ;
; 0.124 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.285      ; 1.573      ;
; 0.124 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.285      ; 1.573      ;
; 0.134 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.302      ; 1.600      ;
; 0.160 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.242      ; 1.566      ;
; 0.160 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.242      ; 1.566      ;
; 0.160 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.242      ; 1.566      ;
; 0.162 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.242      ; 1.568      ;
; 0.162 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.242      ; 1.568      ;
; 0.162 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.242      ; 1.568      ;
; 0.167 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.285      ; 1.616      ;
; 0.167 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.285      ; 1.616      ;
; 0.172 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.579      ;
; 0.172 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.579      ;
; 0.174 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.581      ;
; 0.174 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.581      ;
; 0.175 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.579      ;
; 0.175 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.579      ;
; 0.175 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.579      ;
; 0.175 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.579      ;
; 0.175 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.579      ;
; 0.177 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.581      ;
; 0.177 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.581      ;
; 0.177 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.581      ;
; 0.177 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.581      ;
; 0.177 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.581      ;
; 0.185 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.561      ;
; 0.185 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.561      ;
; 0.185 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.561      ;
; 0.185 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.561      ;
; 0.185 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.561      ;
; 0.185 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.561      ;
; 0.185 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.561      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.563      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.563      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.563      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.563      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.563      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.563      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.563      ;
; 0.205 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.242      ; 1.611      ;
; 0.205 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.242      ; 1.611      ;
; 0.205 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.242      ; 1.611      ;
; 0.217 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.624      ;
; 0.217 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.624      ;
; 0.220 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.624      ;
; 0.220 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.624      ;
; 0.220 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.624      ;
; 0.220 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.624      ;
; 0.220 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.240      ; 1.624      ;
; 0.230 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.606      ;
; 0.230 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.606      ;
; 0.230 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.606      ;
; 0.230 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.606      ;
; 0.230 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.606      ;
; 0.230 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.606      ;
; 0.230 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.212      ; 1.606      ;
; 1.616 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; -0.500       ; -0.016     ; 1.214      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; -0.334 ; -0.104       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -0.334 ; -0.104       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -0.332 ; -0.102       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -0.330 ; -0.100       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -0.330 ; -0.100       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -0.328 ; -0.098       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -0.306 ; -0.122       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ;
; -0.306 ; -0.122       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ;
; -0.306 ; -0.122       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                                            ;
; -0.306 ; -0.122       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ;
; -0.306 ; -0.122       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                                            ;
; -0.306 ; -0.122       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                                            ;
; -0.306 ; -0.122       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ;
; -0.301 ; -0.117       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ;
; -0.301 ; -0.117       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                                           ;
; -0.301 ; -0.117       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                                            ;
; -0.295 ; -0.111       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                                            ;
; -0.295 ; -0.111       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                                            ;
; -0.295 ; -0.111       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                                            ;
; -0.283 ; -0.099       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ;
; -0.283 ; -0.099       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                                            ;
+--------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                       ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|monoc         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[16]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[17]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[18]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[19]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[20]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[21]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[22]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[23]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[24]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[25]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[26]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[27]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[28]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[29]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[30]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[31]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[16]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[17]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[18]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[19]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[20]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[21]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[22]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[23]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[24]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[25]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[26]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[27]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[28]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[29]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[30]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[31]    ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|i2c_done                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|scl                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_dir                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_out                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|st_done                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|wr_flag                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_exec           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_done          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_out                  ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[1]                   ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[2]                   ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[3]                   ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[4]                   ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[5]                   ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[6]                   ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[1]                ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[3]                ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg          ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0    ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                               ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                             ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------+
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[10]                        ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[11]                        ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[12]                        ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[13]                        ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[14]                        ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[15]                        ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[16]                        ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[17]                        ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[18]                        ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[19]                        ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[20]                        ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[6]                         ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[9]                         ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[10]                      ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[11]                      ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[12]                      ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[13]                      ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[14]                      ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[15]                      ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[16]                      ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[17]                      ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[8]                       ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[9]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_pos                   ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_r                     ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[0]                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[1]                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[2]                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[3]                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[4]                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[5]                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[7]                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[8]                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[0]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[1]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[2]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[3]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[4]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[5]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[6]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[7]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_pwm                                 ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[0]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_pwm                                 ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[10]                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[11]                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[12]                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[13]                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[14]                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[15]                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[16]                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[17]                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[9]                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[1]                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[2]                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[3]                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[4]                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[5]                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[6]                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[7]                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[8]                       ;
; 9.423 ; 9.423        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423 ; 9.423        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423 ; 9.423        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.423 ; 9.423        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[10]|clk                              ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[11]|clk                              ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[12]|clk                              ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[13]|clk                              ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[14]|clk                              ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[15]|clk                              ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[16]|clk                              ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[17]|clk                              ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[18]|clk                              ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[19]|clk                              ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[20]|clk                              ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[6]|clk                               ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[9]|clk                               ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[10]|clk                            ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[11]|clk                            ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[12]|clk                            ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[13]|clk                            ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[14]|clk                            ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[15]|clk                            ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[16]|clk                            ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[17]|clk                            ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[8]|clk                             ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[9]|clk                             ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|coor_valid_flag_pos|clk                         ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|coor_valid_flag_r|clk                           ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[0]|clk                               ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[1]|clk                               ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[2]|clk                               ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[3]|clk                               ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[4]|clk                               ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[5]|clk                               ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[7]|clk                               ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[8]|clk                               ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[0]|clk                             ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[1]|clk                             ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_flag     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                 ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                     ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                     ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                     ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                     ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                     ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                     ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                              ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0]   ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1]   ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]   ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3]   ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx           ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en      ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                              ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                              ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                 ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                 ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                     ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                     ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                     ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                     ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                     ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                     ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                       ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                             ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                             ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                             ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                             ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                             ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                             ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                             ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                             ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                             ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                             ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                                ;
; 9.801 ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_flag     ;
; 9.802 ; 10.018       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0]  ;
; 9.802 ; 10.018       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[10] ;
; 9.802 ; 10.018       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11] ;
; 9.802 ; 10.018       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12] ;
; 9.802 ; 10.018       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1]  ;
; 9.802 ; 10.018       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2]  ;
; 9.802 ; 10.018       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3]  ;
; 9.802 ; 10.018       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[4]  ;
; 9.802 ; 10.018       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5]  ;
; 9.802 ; 10.018       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[6]  ;
; 9.802 ; 10.018       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7]  ;
; 9.802 ; 10.018       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8]  ;
; 9.802 ; 10.018       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9]  ;
; 9.975 ; 9.975        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|bit_flag|clk                         ;
; 9.976 ; 9.976        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[0]|clk                      ;
; 9.976 ; 9.976        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[10]|clk                     ;
; 9.976 ; 9.976        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[11]|clk                     ;
; 9.976 ; 9.976        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[12]|clk                     ;
; 9.976 ; 9.976        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[1]|clk                      ;
; 9.976 ; 9.976        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[2]|clk                      ;
; 9.976 ; 9.976        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[3]|clk                      ;
; 9.976 ; 9.976        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[4]|clk                      ;
; 9.976 ; 9.976        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[5]|clk                      ;
; 9.976 ; 9.976        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[6]|clk                      ;
; 9.976 ; 9.976        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; image_top_inst|rs232_inst|uart_tx_inst|baud_cnt[7]|clk                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; 2.276 ; 3.190 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; 2.276 ; 3.190 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; 1.488 ; 2.338 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; 1.289 ; 2.088 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; 1.317 ; 2.139 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; 1.584 ; 2.430 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; 1.338 ; 2.179 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; 1.182 ; 1.936 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; 1.102 ; 1.893 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; 2.236 ; 3.156 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; 1.130 ; 1.883 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.584 ; 1.157 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.399 ; 0.986 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.444 ; 1.036 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.457 ; 1.062 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.584 ; 1.157 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 2.607 ; 3.406 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 2.252 ; 3.023 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 2.435 ; 3.212 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 2.338 ; 3.089 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 2.474 ; 3.246 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 2.160 ; 2.880 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 2.248 ; 3.002 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 2.304 ; 3.106 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 2.509 ; 3.279 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.607 ; 3.406 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 2.246 ; 3.000 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.267 ; 3.022 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.253 ; 3.011 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.322 ; 3.060 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.238 ; 2.989 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 2.103 ; 2.830 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.105 ; 2.837 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; 3.123 ; 3.490 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; 3.212 ; 4.108 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; 3.212 ; 4.108 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; 3.102 ; 3.880 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; 2.758 ; 3.502 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                 ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; -0.886 ; -1.649 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; -1.023 ; -1.801 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; -0.998 ; -1.784 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; -1.025 ; -1.799 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; -1.061 ; -1.854 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; -1.131 ; -1.951 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; -1.113 ; -1.924 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; -0.965 ; -1.715 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; -0.886 ; -1.649 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; -1.019 ; -1.798 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; -0.927 ; -1.665 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.102  ; 0.605  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.102  ; 0.605  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.053  ; 0.573  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.096  ; 0.605  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.192  ; -0.307 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; -1.745 ; -2.460 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; -1.889 ; -2.645 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; -2.064 ; -2.827 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; -1.975 ; -2.719 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; -2.105 ; -2.870 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; -1.804 ; -2.518 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; -1.883 ; -2.625 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; -1.940 ; -2.725 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; -2.139 ; -2.902 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; -2.229 ; -3.013 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; -1.882 ; -2.623 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; -1.902 ; -2.644 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; -1.888 ; -2.633 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; -1.960 ; -2.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; -1.874 ; -2.612 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; -1.745 ; -2.460 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; -1.746 ; -2.466 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; -2.655 ; -3.021 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; -1.992 ; -2.763 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; -2.469 ; -3.313 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; -2.299 ; -3.106 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; -1.992 ; -2.763 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 4.172  ; 4.004  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 4.049  ; 3.929  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.793  ; 5.000  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 6.046  ; 5.964  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.176  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.569  ; 4.734  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.395  ; 4.529  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.396  ; 4.525  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.244  ; 4.361  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.569  ; 4.734  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.263  ; 4.384  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.907  ; 3.977  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.463  ; 4.615  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.114  ; 4.207  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.267  ; 4.391  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.265  ; 4.374  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.267  ; 4.390  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.051  ; 4.134  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.066  ; 4.147  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.948  ; 4.022  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.945  ; 4.019  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.083  ; 4.174  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.922  ; 5.604  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 3.386  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 4.551  ; 4.136  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 2.926  ; 2.769  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 2.822  ; 2.674  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 2.417  ; 2.325  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 2.717  ; 2.602  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 2.854  ; 2.711  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 2.835  ; 2.669  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 2.503  ; 2.395  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 2.517  ; 2.345  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 2.800  ; 2.605  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 2.608  ; 2.439  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 4.551  ; 4.136  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 2.640  ; 2.466  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 2.670  ; 2.480  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 2.684  ; 2.543  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 2.684  ; 2.543  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 2.466  ; 2.359  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 2.523  ; 2.354  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 1.937  ; 2.048  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 2.000  ; 1.963  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 3.877  ; 4.251  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 2.133  ; 2.191  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 2.100  ; 2.163  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 1.949  ; 2.001  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 1.938  ; 1.992  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 2.112  ; 2.180  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.877  ; 4.251  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 1.995  ; 2.039  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 2.083  ; 2.152  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.339  ; 2.500  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 2.213  ; 2.299  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.370  ; 2.533  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.370  ; 2.540  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.356  ; 2.522  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.338  ; 2.498  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 2.192  ; 2.330  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.186  ; 2.325  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 1.879  ; 1.835  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 2.277  ; 2.183  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; -0.586 ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; -0.543 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 3.797  ; 3.950  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; tx              ; sys_clk                                                     ; 2.864  ; 2.723  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 3.727  ; 3.837  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 3.660  ; 3.791  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 4.019  ; 3.858  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.901  ; 3.785  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.618  ; 4.816  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.101  ; 5.004  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.070  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.766  ; 3.833  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.235  ; 4.364  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.235  ; 4.359  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.090  ; 4.203  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.401  ; 4.560  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.108  ; 4.224  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.766  ; 3.833  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.299  ; 4.446  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.966  ; 4.055  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.112  ; 4.231  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.110  ; 4.215  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.112  ; 4.230  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.904  ; 3.984  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.919  ; 3.997  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.805  ; 3.876  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.803  ; 3.874  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.935  ; 4.023  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.191  ; 5.085  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 3.272  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 2.138  ; 2.050  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 2.628  ; 2.478  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 2.527  ; 2.385  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 2.138  ; 2.050  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 2.426  ; 2.316  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 2.559  ; 2.422  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 2.542  ; 2.383  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 2.224  ; 2.120  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 2.242  ; 2.074  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 2.514  ; 2.325  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 2.330  ; 2.165  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 4.271  ; 3.860  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 2.361  ; 2.190  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 2.389  ; 2.204  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 2.187  ; 2.084  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 2.396  ; 2.261  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 2.187  ; 2.084  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 2.247  ; 2.082  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 1.681  ; 1.792  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 1.739  ; 1.703  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 1.680  ; 1.732  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 1.866  ; 1.922  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 1.836  ; 1.896  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 1.690  ; 1.740  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 1.680  ; 1.732  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 1.847  ; 1.912  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.612  ; 3.984  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 1.734  ; 1.776  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 1.820  ; 1.886  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.069  ; 2.227  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 1.944  ; 2.027  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.099  ; 2.258  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.098  ; 2.264  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.085  ; 2.247  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.067  ; 2.224  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 1.928  ; 2.063  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 1.922  ; 2.058  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 1.623  ; 1.580  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 2.005  ; 1.914  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; -0.821 ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; -0.779 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 2.716  ; 2.893  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; tx              ; sys_clk                                                     ; 2.569  ; 2.433  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 3.603  ; 3.708  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 3.539  ; 3.665  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 4.531 ; 4.504 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.221 ; 4.194 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.453 ; 4.426 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.449 ; 4.422 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.449 ; 4.422 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.432 ; 4.405 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.432 ; 4.405 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.408 ; 4.381 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.409 ; 4.382 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.409 ; 4.382 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.453 ; 4.426 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.254 ; 4.227 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.453 ; 4.426 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.383 ; 4.356 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.383 ; 4.356 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.221 ; 4.194 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.221 ; 4.194 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.408 ; 4.381 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 2.098 ; 2.078 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 2.213 ; 2.186 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 2.109 ; 2.089 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 2.109 ; 2.089 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 2.098 ; 2.078 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 2.106 ; 2.086 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.867 ; 4.143 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 2.213 ; 2.186 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 2.098 ; 2.078 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.532 ; 2.573 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 2.119 ; 2.099 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.208 ; 2.249 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.201 ; 2.242 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.208 ; 2.249 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.208 ; 2.249 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 2.195 ; 2.236 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.195 ; 2.236 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 4.364 ; 4.337 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.067 ; 4.040 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.290 ; 4.263 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.286 ; 4.259 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.286 ; 4.259 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.269 ; 4.242 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.269 ; 4.242 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.246 ; 4.219 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.247 ; 4.220 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.247 ; 4.220 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.290 ; 4.263 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.098 ; 4.071 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.290 ; 4.263 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.222 ; 4.195 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.222 ; 4.195 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.067 ; 4.040 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.067 ; 4.040 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.246 ; 4.219 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 1.840 ; 1.820 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 1.943 ; 1.916 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 1.851 ; 1.831 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 1.851 ; 1.831 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 1.840 ; 1.820 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 1.847 ; 1.827 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.609 ; 3.885 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 1.943 ; 1.916 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 1.840 ; 1.820 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.260 ; 2.301 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 1.860 ; 1.840 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 1.949 ; 1.990 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 1.943 ; 1.984 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 1.949 ; 1.990 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 1.949 ; 1.990 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 1.936 ; 1.977 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 1.936 ; 1.977 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 4.783     ; 4.810     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.314     ; 4.341     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.567     ; 4.594     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.562     ; 4.589     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.562     ; 4.589     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.560     ; 4.587     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.560     ; 4.587     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.535     ; 4.562     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.533     ; 4.560     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.533     ; 4.560     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.567     ; 4.594     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.351     ; 4.378     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.567     ; 4.594     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.503     ; 4.530     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.503     ; 4.530     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.314     ; 4.341     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.314     ; 4.341     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.535     ; 4.562     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 2.146     ; 2.166     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 2.245     ; 2.272     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 2.161     ; 2.181     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 2.160     ; 2.180     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 2.146     ; 2.166     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 2.161     ; 2.181     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 4.210     ; 3.934     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 2.245     ; 2.272     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 2.146     ; 2.166     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.686     ; 2.645     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 2.167     ; 2.187     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.317     ; 2.276     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.313     ; 2.272     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.317     ; 2.276     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.317     ; 2.276     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 2.311     ; 2.270     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.311     ; 2.270     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                     ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 4.605     ; 4.632     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.155     ; 4.182     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.398     ; 4.425     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.393     ; 4.420     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.393     ; 4.420     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.390     ; 4.417     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.390     ; 4.417     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.366     ; 4.393     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.365     ; 4.392     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.365     ; 4.392     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.398     ; 4.425     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.190     ; 4.217     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.398     ; 4.425     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.336     ; 4.363     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.336     ; 4.363     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.155     ; 4.182     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.155     ; 4.182     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.366     ; 4.393     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 1.885     ; 1.905     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 1.973     ; 2.000     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 1.900     ; 1.920     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 1.898     ; 1.918     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 1.885     ; 1.905     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 1.899     ; 1.919     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.949     ; 3.673     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 1.973     ; 2.000     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 1.885     ; 1.905     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.410     ; 2.369     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 1.906     ; 1.926     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.056     ; 2.015     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.051     ; 2.010     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.056     ; 2.015     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.056     ; 2.015     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 2.049     ; 2.008     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.049     ; 2.008     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+--------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                             ; -159.616  ; -1.694 ; -2.709   ; -1.164  ; -3.201              ;
;  cam_pclk                                                    ; -2.660    ; -0.928 ; -2.709   ; 0.013   ; -3.201              ;
;  i2c_dri:i2c_dri_inst|dri_clk                                ; -4.129    ; -0.050 ; N/A      ; N/A     ; -1.487              ;
;  lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -6.493    ; -1.694 ; -1.129   ; -1.164  ; -3.201              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; -5.665    ; 0.156  ; N/A      ; N/A     ; 4.674               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -124.805  ; -0.270 ; N/A      ; N/A     ; 9.715               ;
;  sys_clk                                                     ; -159.616  ; 0.205  ; N/A      ; N/A     ; 9.262               ;
; Design-wide TNS                                              ; -6903.93  ; -6.708 ; -123.497 ; -42.226 ; -931.171            ;
;  cam_pclk                                                    ; -110.259  ; -1.266 ; -83.715  ; 0.000   ; -129.270            ;
;  i2c_dri:i2c_dri_inst|dri_clk                                ; -245.272  ; -0.164 ; N/A      ; N/A     ; -132.343            ;
;  lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1362.880 ; -5.163 ; -39.782  ; -42.226 ; -669.558            ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; -20.030   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -131.036  ; -0.525 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                     ; -5034.453 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; 5.150 ; 5.302 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; 5.150 ; 5.302 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; 3.140 ; 3.467 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; 2.691 ; 3.012 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; 2.621 ; 2.968 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; 3.288 ; 3.651 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; 2.630 ; 3.012 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; 2.413 ; 2.706 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; 2.143 ; 2.459 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; 5.082 ; 5.242 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; 2.247 ; 2.530 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.516 ; 1.543 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.122 ; 1.119 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.241 ; 1.277 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.282 ; 1.330 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.516 ; 1.543 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 5.514 ; 5.696 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.643 ; 4.947 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 5.093 ; 5.314 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.914 ; 5.183 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 5.275 ; 5.502 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.492 ; 4.785 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 4.696 ; 4.949 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.743 ; 5.101 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 5.299 ; 5.543 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.514 ; 5.696 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.689 ; 4.942 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.743 ; 4.976 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.705 ; 4.957 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.864 ; 5.128 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.672 ; 4.923 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.324 ; 4.596 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.342 ; 4.610 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; 6.478 ; 6.815 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; 6.858 ; 7.228 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; 6.858 ; 7.228 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; 6.520 ; 6.835 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; 5.700 ; 6.079 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                 ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; -0.886 ; -1.507 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; -1.023 ; -1.801 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; -0.998 ; -1.781 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; -1.025 ; -1.793 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; -1.061 ; -1.854 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; -1.131 ; -1.951 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; -1.113 ; -1.924 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; -0.965 ; -1.715 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; -0.886 ; -1.507 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; -1.019 ; -1.776 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; -0.927 ; -1.637 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.627  ; 2.426  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.627  ; 2.426  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.503  ; 2.317  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.567  ; 2.379  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.379  ; 0.281  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; -1.745 ; -2.460 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; -1.889 ; -2.645 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; -2.064 ; -2.827 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; -1.975 ; -2.719 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; -2.105 ; -2.870 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; -1.804 ; -2.518 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; -1.883 ; -2.625 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; -1.940 ; -2.725 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; -2.139 ; -2.902 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; -2.229 ; -3.013 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; -1.882 ; -2.623 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; -1.902 ; -2.644 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; -1.888 ; -2.633 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; -1.960 ; -2.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; -1.874 ; -2.612 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; -1.745 ; -2.460 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; -1.746 ; -2.466 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; -2.655 ; -3.021 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; -1.992 ; -2.763 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; -2.469 ; -3.313 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; -2.299 ; -3.106 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; -1.992 ; -2.763 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 8.364  ; 8.546  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 8.186  ; 8.268  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.550 ; 10.349 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 13.019 ; 13.178 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 6.821  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.050 ; 9.871  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.610  ; 9.426  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.721  ; 9.520  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.266  ; 9.160  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.050 ; 9.871  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.270  ; 9.154  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.503  ; 8.406  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.668  ; 9.532  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.921  ; 8.805  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.299  ; 9.195  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.262  ; 9.131  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.294  ; 9.183  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.834  ; 8.701  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.866  ; 8.720  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.554  ; 8.464  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.550  ; 8.459  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.914  ; 8.769  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 12.422 ; 12.665 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 6.629  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 8.196  ; 8.057  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 6.077  ; 6.281  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 5.892  ; 6.069  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 5.112  ; 5.228  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 5.666  ; 5.852  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 5.883  ; 6.070  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 5.864  ; 5.922  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 5.206  ; 5.321  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 5.204  ; 5.257  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 5.691  ; 5.798  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 5.329  ; 5.425  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 8.196  ; 8.057  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 5.391  ; 5.486  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 5.449  ; 5.536  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 5.579  ; 5.697  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 5.579  ; 5.697  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 5.165  ; 5.281  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 5.196  ; 5.312  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 4.286  ; 4.275  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 4.293  ; 4.384  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 7.501  ; 7.637  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.767  ; 4.658  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.722  ; 4.616  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.386  ; 4.308  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.360  ; 4.297  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.778  ; 4.653  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 7.501  ; 7.637  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.467  ; 4.374  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.696  ; 4.600  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.256  ; 5.180  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 5.064  ; 4.901  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 5.348  ; 5.218  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 5.359  ; 5.234  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 5.307  ; 5.191  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 5.288  ; 5.171  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.907  ; 4.829  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.891  ; 4.818  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 4.060  ; 4.088  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 4.834  ; 4.905  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; 1.145  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; 1.043  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 8.703  ; 8.478  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; tx              ; sys_clk                                                     ; 6.019  ; 6.201  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 8.216  ; 7.977  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 8.015  ; 7.872  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 4.019  ; 3.858  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.901  ; 3.785  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.618  ; 4.816  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.101  ; 5.004  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.070  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.766  ; 3.833  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.235  ; 4.364  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.235  ; 4.359  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.090  ; 4.203  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.401  ; 4.560  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.108  ; 4.224  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.766  ; 3.833  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.299  ; 4.446  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.966  ; 4.055  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.112  ; 4.231  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.110  ; 4.215  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.112  ; 4.230  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.904  ; 3.984  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.919  ; 3.997  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.805  ; 3.876  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.803  ; 3.874  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.935  ; 4.023  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.191  ; 5.085  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 3.272  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 2.138  ; 2.050  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 2.628  ; 2.478  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 2.527  ; 2.385  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 2.138  ; 2.050  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 2.426  ; 2.316  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 2.559  ; 2.422  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 2.542  ; 2.383  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 2.224  ; 2.120  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 2.242  ; 2.074  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 2.514  ; 2.325  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 2.330  ; 2.165  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 4.271  ; 3.860  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 2.361  ; 2.190  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 2.389  ; 2.204  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 2.187  ; 2.084  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 2.396  ; 2.261  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 2.187  ; 2.084  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 2.247  ; 2.082  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 1.681  ; 1.792  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 1.739  ; 1.703  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 1.680  ; 1.732  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 1.866  ; 1.922  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 1.836  ; 1.896  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 1.690  ; 1.740  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 1.680  ; 1.732  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 1.847  ; 1.912  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.612  ; 3.984  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 1.734  ; 1.776  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 1.820  ; 1.886  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.069  ; 2.227  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 1.944  ; 2.027  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.099  ; 2.258  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.098  ; 2.264  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.085  ; 2.247  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.067  ; 2.224  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 1.928  ; 2.063  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 1.922  ; 2.058  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 1.623  ; 1.580  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 2.005  ; 1.914  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; -0.821 ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; -0.779 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 2.716  ; 2.893  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; tx              ; sys_clk                                                     ; 2.569  ; 2.433  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 3.603  ; 3.708  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 3.539  ; 3.665  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x_pwm          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y_pwm          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_rst_n      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_pwdn       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_scl        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sda        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; rx             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_sda        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_rst_n      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_clk        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_pclk       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; key_i[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; key_i[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; key_i[2]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; key_i[3]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[0]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_href       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[1]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[2]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[3]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[4]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[5]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[6]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[7]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_vsync      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+----------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; x_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; y_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; cam_rst_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; x_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; y_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; cam_rst_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; x_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; y_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; cam_rst_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_pwdn       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_scl        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_de         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_sda        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; cam_pclk                                                    ; cam_pclk                                                    ; 408          ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; cam_pclk                                                    ; 21           ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; 0            ; 0        ; 0        ; 2052     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; i2c_dri:i2c_dri_inst|dri_clk                                ; 0            ; 0        ; 11       ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 18781        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 22           ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 14           ; 0        ; 0        ; 0        ;
; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 33           ; 0        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 33           ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 5959         ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 525          ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 1            ; 1        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; > 2147483647 ; 1        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 478          ; 0        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; sys_clk                                                     ; sys_clk                                                     ; 7493         ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; cam_pclk                                                    ; cam_pclk                                                    ; 408          ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; cam_pclk                                                    ; 21           ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; 0            ; 0        ; 0        ; 2052     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; i2c_dri:i2c_dri_inst|dri_clk                                ; 0            ; 0        ; 11       ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 18781        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 22           ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 14           ; 0        ; 0        ; 0        ;
; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 33           ; 0        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 33           ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 5959         ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 525          ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 1            ; 1        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; > 2147483647 ; 1        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 478          ; 0        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; sys_clk                                                     ; sys_clk                                                     ; 7493         ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                             ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk                                                    ; 0        ; 33       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                                    ; 99       ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0        ; 39       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 117      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                              ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk                                                    ; 0        ; 33       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                                    ; 99       ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0        ; 39       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 117      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 1104  ; 1104 ;
; Unconstrained Output Ports      ; 62    ; 62   ;
; Unconstrained Output Port Paths ; 125   ; 125  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Dec 21 13:43:03 2023
Info: Command: quartus_sta cmos_lcd -c cmos_lcd
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cmos_lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m
    Info (332105): create_clock -period 1.000 -name cam_pclk cam_pclk
    Info (332105): create_clock -period 1.000 -name i2c_dri:i2c_dri_inst|dri_clk i2c_dri:i2c_dri_inst|dri_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -159.616
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -159.616           -5034.453 sys_clk 
    Info (332119):  -124.805            -131.036 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -6.493           -1362.880 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -5.665             -20.030 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.129            -245.272 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):    -2.660            -110.259 cam_pclk 
Info (332146): Worst-case hold slack is -1.694
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.694              -5.163 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -0.928              -1.266 cam_pclk 
    Info (332119):    -0.147              -0.279 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.144               0.000 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     0.442               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.509               0.000 sys_clk 
Info (332146): Worst-case recovery slack is -2.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.709             -83.715 cam_pclk 
    Info (332119):    -1.129             -39.782 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
Info (332146): Worst-case removal slack is -1.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.164             -42.226 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):     0.233               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -669.558 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -3.201            -129.270 cam_pclk 
    Info (332119):    -1.487            -132.343 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     4.703               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.715               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.737               0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -145.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -145.321           -4586.754 sys_clk 
    Info (332119):  -113.644            -118.937 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -6.078           -1255.370 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -5.080             -17.919 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.891            -223.334 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):    -2.434             -99.108 cam_pclk 
Info (332146): Worst-case hold slack is -1.526
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.526              -4.566 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -0.842              -1.145 cam_pclk 
    Info (332119):    -0.270              -0.525 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.298               0.000 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     0.401               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.469               0.000 sys_clk 
Info (332146): Worst-case recovery slack is -2.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.378             -72.655 cam_pclk 
    Info (332119):    -0.962             -33.160 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
Info (332146): Worst-case removal slack is -0.974
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.974             -35.286 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):     0.235               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -669.558 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -3.201            -129.270 cam_pclk 
    Info (332119):    -1.487            -132.343 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     4.674               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.715               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.749               0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -68.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -68.217           -2158.008 sys_clk 
    Info (332119):   -53.901             -56.281 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.186            -388.178 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -2.080              -7.051 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.283             -57.627 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):    -0.581             -10.062 cam_pclk 
Info (332146): Worst-case hold slack is -1.010
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.010              -3.284 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -0.573              -0.947 cam_pclk 
    Info (332119):    -0.050              -0.164 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     0.056               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.156               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.205               0.000 sys_clk 
Info (332146): Worst-case recovery slack is -1.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.130             -34.964 cam_pclk 
    Info (332119):    -0.287             -10.034 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
Info (332146): Worst-case removal slack is -0.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.717             -26.898 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):     0.013               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -109.669 cam_pclk 
    Info (332119):    -1.000            -418.000 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -1.000             -89.000 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     4.734               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.262               0.000 sys_clk 
    Info (332119):     9.795               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4805 megabytes
    Info: Processing ended: Thu Dec 21 13:43:09 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


