LIBRARY ieee;
USE ieee.std_logic_1164.all;

Library work;
USE ieee.numeric_std.all;

entity simulate is
	
port(
	vecteur_map: out std_logic_vector (99 downto 0);
   largeur_grille: out std_logic_vector (3 downto 0);
   hauteur_grille: out std_logic_vector (3 downto 0);
   h_position_du_curseur: out std_logic_vector (3 downto 0);
   v_position_du_curseur: out std_logic_vector (3 downto 0);
)

end simulate;


architecture a of simulate is
	vecteur_map <= 100'b1101111110110011101100010011110110001100101010010011011100100000000100011000000110000010101110100001;

end a;
