// Seed: 2478903403
module module_0 ();
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    input tri0 id_2,
    output supply1 id_3,
    output uwire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri1 id_8,
    input wand id_9,
    output uwire id_10,
    input wor id_11,
    output tri0 id_12,
    output tri1 id_13,
    output wand id_14,
    output tri0 id_15,
    input tri0 id_16,
    input tri0 id_17,
    input supply0 id_18,
    input supply1 id_19,
    output supply0 id_20,
    output supply0 id_21,
    input uwire id_22,
    input tri id_23,
    output wor id_24,
    input wand id_25,
    output supply0 id_26,
    output wor id_27,
    input wand id_28,
    output supply1 id_29,
    output tri1 id_30,
    output uwire id_31,
    input wand id_32,
    output tri1 id_33,
    input wor id_34,
    output uwire id_35,
    output supply1 id_36,
    output tri id_37,
    output wor id_38
    , id_44,
    input tri0 id_39,
    input wor id_40,
    input tri id_41,
    input tri0 id_42
);
  wire id_45;
  wire id_46;
  assign id_33 = 1'b0;
  module_0();
  tri  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ;
  wire id_65;
  assign id_1  = 1;
  assign id_27 = id_54;
endmodule
