<stg><name>dma_master_test_Pipeline_5</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_mul86 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul86"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %loop_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln31_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln31

]]></Node>
<StgValue><ssdm name="sext_ln31_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln31_cast = sext i62 %sext_ln31_read

]]></Node>
<StgValue><ssdm name="sext_ln31_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 514, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i8 0, i8 %phi_mul86

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
load-store-loop:0 %loop_index_load = load i4 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
load-store-loop:1 %empty = trunc i4 %loop_index_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop:5 %exitcond3 = icmp_eq  i4 %loop_index_load, i4 8

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop:7 %empty_23 = add i4 %loop_index_load, i4 1

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:8 %br_ln0 = br i1 %exitcond3, void %load-store-loop.split, void %memcpy-split.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
load-store-loop.split:0 %phi_mul86_load = load i8 %phi_mul86

]]></Node>
<StgValue><ssdm name="phi_mul86_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.split:1 %empty_24 = icmp_ult  i4 %loop_index_load, i4 5

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop.split:2 %empty_25 = add i3 %empty, i3 3

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.split:3 %next_mul87 = add i8 %phi_mul86_load, i8 26

]]></Node>
<StgValue><ssdm name="next_mul87"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
load-store-loop.split:4 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %phi_mul86_load, i32 7

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="1">
<![CDATA[
load-store-loop.split:5 %p_cast53 = zext i1 %tmp_32

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:6 %buff_addr = getelementptr i32 %buff, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="buff_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:7 %buff_1_addr = getelementptr i32 %buff_1, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="buff_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:8 %buff_2_addr = getelementptr i32 %buff_2, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="buff_2_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:9 %buff_3_addr = getelementptr i32 %buff_3, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="buff_3_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:10 %buff_4_addr = getelementptr i32 %buff_4, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="buff_4_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
load-store-loop.split:11 %empty_26 = select i1 %empty_24, i3 %empty, i3 %empty_25

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="7">
<![CDATA[
load-store-loop.split:12 %buff_load = load i7 %buff_addr

]]></Node>
<StgValue><ssdm name="buff_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7">
<![CDATA[
load-store-loop.split:13 %buff_1_load = load i7 %buff_1_addr

]]></Node>
<StgValue><ssdm name="buff_1_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7">
<![CDATA[
load-store-loop.split:14 %buff_2_load = load i7 %buff_2_addr

]]></Node>
<StgValue><ssdm name="buff_2_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
load-store-loop.split:15 %buff_3_load = load i7 %buff_3_addr

]]></Node>
<StgValue><ssdm name="buff_3_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
load-store-loop.split:16 %buff_4_load = load i7 %buff_4_addr

]]></Node>
<StgValue><ssdm name="buff_4_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.split:20 %store_ln0 = store i4 %empty_23, i4 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.split:21 %store_ln0 = store i8 %next_mul87, i8 %phi_mul86

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
load-store-loop:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop:3 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln31_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="7">
<![CDATA[
load-store-loop.split:12 %buff_load = load i7 %buff_addr

]]></Node>
<StgValue><ssdm name="buff_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7">
<![CDATA[
load-store-loop.split:13 %buff_1_load = load i7 %buff_1_addr

]]></Node>
<StgValue><ssdm name="buff_1_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7">
<![CDATA[
load-store-loop.split:14 %buff_2_load = load i7 %buff_2_addr

]]></Node>
<StgValue><ssdm name="buff_2_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
load-store-loop.split:15 %buff_3_load = load i7 %buff_3_addr

]]></Node>
<StgValue><ssdm name="buff_3_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
load-store-loop.split:16 %buff_4_load = load i7 %buff_4_addr

]]></Node>
<StgValue><ssdm name="buff_4_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
load-store-loop.split:17 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %buff_load, i32 %buff_1_load, i32 %buff_2_load, i32 %buff_3_load, i32 %buff_4_load, i3 %empty_26

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
memcpy-split.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.split:18 %empty_27 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
load-store-loop.split:19 %write_ln31 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %empty_27, i4 15

]]></Node>
<StgValue><ssdm name="write_ln31"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.split:22 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="65" name="sext_ln31" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln31"/></StgValue>
</port>
<port id="66" name="buff" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="buff_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="buff_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="buff_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="buff_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="72" from="StgValue_71" to="phi_mul86" fromId="71" toId="6">
</dataflow>
<dataflow id="73" from="StgValue_71" to="loop_index" fromId="71" toId="7">
</dataflow>
<dataflow id="75" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln31_read" fromId="74" toId="8">
</dataflow>
<dataflow id="76" from="sext_ln31" to="sext_ln31_read" fromId="65" toId="8">
</dataflow>
<dataflow id="77" from="sext_ln31_read" to="sext_ln31_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="gmem" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="82" from="empty" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="86" toId="10">
</dataflow>
<dataflow id="88" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="10">
</dataflow>
<dataflow id="92" from="empty_1" to="specinterface_ln0" fromId="91" toId="10">
</dataflow>
<dataflow id="94" from="empty_2" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="86" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="98" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="99" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="100" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="86" toId="10">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="86" toId="10">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="10">
</dataflow>
<dataflow id="105" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="107" from="StgValue_106" to="store_ln0" fromId="106" toId="11">
</dataflow>
<dataflow id="108" from="loop_index" to="store_ln0" fromId="7" toId="11">
</dataflow>
<dataflow id="110" from="StgValue_109" to="store_ln0" fromId="109" toId="12">
</dataflow>
<dataflow id="111" from="phi_mul86" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="112" from="loop_index" to="loop_index_load" fromId="7" toId="14">
</dataflow>
<dataflow id="113" from="loop_index_load" to="empty" fromId="14" toId="15">
</dataflow>
<dataflow id="114" from="loop_index_load" to="exitcond3" fromId="14" toId="16">
</dataflow>
<dataflow id="116" from="StgValue_115" to="exitcond3" fromId="115" toId="16">
</dataflow>
<dataflow id="117" from="loop_index_load" to="empty_23" fromId="14" toId="17">
</dataflow>
<dataflow id="119" from="StgValue_118" to="empty_23" fromId="118" toId="17">
</dataflow>
<dataflow id="120" from="exitcond3" to="br_ln0" fromId="16" toId="18">
</dataflow>
<dataflow id="121" from="phi_mul86" to="phi_mul86_load" fromId="6" toId="19">
</dataflow>
<dataflow id="122" from="loop_index_load" to="empty_24" fromId="14" toId="20">
</dataflow>
<dataflow id="124" from="StgValue_123" to="empty_24" fromId="123" toId="20">
</dataflow>
<dataflow id="125" from="empty" to="empty_25" fromId="15" toId="21">
</dataflow>
<dataflow id="127" from="StgValue_126" to="empty_25" fromId="126" toId="21">
</dataflow>
<dataflow id="128" from="phi_mul86_load" to="next_mul87" fromId="19" toId="22">
</dataflow>
<dataflow id="130" from="StgValue_129" to="next_mul87" fromId="129" toId="22">
</dataflow>
<dataflow id="132" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_32" fromId="131" toId="23">
</dataflow>
<dataflow id="133" from="phi_mul86_load" to="tmp_32" fromId="19" toId="23">
</dataflow>
<dataflow id="135" from="StgValue_134" to="tmp_32" fromId="134" toId="23">
</dataflow>
<dataflow id="136" from="tmp_32" to="p_cast53" fromId="23" toId="24">
</dataflow>
<dataflow id="137" from="buff" to="buff_addr" fromId="66" toId="25">
</dataflow>
<dataflow id="139" from="StgValue_138" to="buff_addr" fromId="138" toId="25">
</dataflow>
<dataflow id="140" from="p_cast53" to="buff_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="141" from="buff_1" to="buff_1_addr" fromId="67" toId="26">
</dataflow>
<dataflow id="142" from="StgValue_138" to="buff_1_addr" fromId="138" toId="26">
</dataflow>
<dataflow id="143" from="p_cast53" to="buff_1_addr" fromId="24" toId="26">
</dataflow>
<dataflow id="144" from="buff_2" to="buff_2_addr" fromId="68" toId="27">
</dataflow>
<dataflow id="145" from="StgValue_138" to="buff_2_addr" fromId="138" toId="27">
</dataflow>
<dataflow id="146" from="p_cast53" to="buff_2_addr" fromId="24" toId="27">
</dataflow>
<dataflow id="147" from="buff_3" to="buff_3_addr" fromId="69" toId="28">
</dataflow>
<dataflow id="148" from="StgValue_138" to="buff_3_addr" fromId="138" toId="28">
</dataflow>
<dataflow id="149" from="p_cast53" to="buff_3_addr" fromId="24" toId="28">
</dataflow>
<dataflow id="150" from="buff_4" to="buff_4_addr" fromId="70" toId="29">
</dataflow>
<dataflow id="151" from="StgValue_138" to="buff_4_addr" fromId="138" toId="29">
</dataflow>
<dataflow id="152" from="p_cast53" to="buff_4_addr" fromId="24" toId="29">
</dataflow>
<dataflow id="153" from="empty_24" to="empty_26" fromId="20" toId="30">
</dataflow>
<dataflow id="154" from="empty" to="empty_26" fromId="15" toId="30">
</dataflow>
<dataflow id="155" from="empty_25" to="empty_26" fromId="21" toId="30">
</dataflow>
<dataflow id="156" from="buff_addr" to="buff_load" fromId="25" toId="31">
</dataflow>
<dataflow id="157" from="buff_1_addr" to="buff_1_load" fromId="26" toId="32">
</dataflow>
<dataflow id="158" from="buff_2_addr" to="buff_2_load" fromId="27" toId="33">
</dataflow>
<dataflow id="159" from="buff_3_addr" to="buff_3_load" fromId="28" toId="34">
</dataflow>
<dataflow id="160" from="buff_4_addr" to="buff_4_load" fromId="29" toId="35">
</dataflow>
<dataflow id="161" from="empty_23" to="store_ln0" fromId="17" toId="36">
</dataflow>
<dataflow id="162" from="loop_index" to="store_ln0" fromId="7" toId="36">
</dataflow>
<dataflow id="163" from="next_mul87" to="store_ln0" fromId="22" toId="37">
</dataflow>
<dataflow id="164" from="phi_mul86" to="store_ln0" fromId="6" toId="37">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="165" toId="38">
</dataflow>
<dataflow id="167" from="gmem" to="specbitsmap_ln0" fromId="64" toId="38">
</dataflow>
<dataflow id="168" from="gmem" to="gmem_addr" fromId="64" toId="39">
</dataflow>
<dataflow id="169" from="sext_ln31_cast" to="gmem_addr" fromId="9" toId="39">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="170" toId="40">
</dataflow>
<dataflow id="172" from="StgValue_103" to="specpipeline_ln0" fromId="103" toId="40">
</dataflow>
<dataflow id="173" from="StgValue_83" to="specpipeline_ln0" fromId="83" toId="40">
</dataflow>
<dataflow id="174" from="StgValue_71" to="specpipeline_ln0" fromId="71" toId="40">
</dataflow>
<dataflow id="175" from="StgValue_83" to="specpipeline_ln0" fromId="83" toId="40">
</dataflow>
<dataflow id="177" from="p_str" to="specpipeline_ln0" fromId="176" toId="40">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="178" toId="41">
</dataflow>
<dataflow id="181" from="StgValue_180" to="speclooptripcount_ln0" fromId="180" toId="41">
</dataflow>
<dataflow id="182" from="StgValue_180" to="speclooptripcount_ln0" fromId="180" toId="41">
</dataflow>
<dataflow id="183" from="StgValue_180" to="speclooptripcount_ln0" fromId="180" toId="41">
</dataflow>
<dataflow id="184" from="buff_addr" to="buff_load" fromId="25" toId="42">
</dataflow>
<dataflow id="185" from="buff_1_addr" to="buff_1_load" fromId="26" toId="43">
</dataflow>
<dataflow id="186" from="buff_2_addr" to="buff_2_load" fromId="27" toId="44">
</dataflow>
<dataflow id="187" from="buff_3_addr" to="buff_3_load" fromId="28" toId="45">
</dataflow>
<dataflow id="188" from="buff_4_addr" to="buff_4_load" fromId="29" toId="46">
</dataflow>
<dataflow id="190" from="_ssdm_op_Mux.ap_auto.5f32.i3" to="tmp" fromId="189" toId="47">
</dataflow>
<dataflow id="191" from="buff_load" to="tmp" fromId="42" toId="47">
</dataflow>
<dataflow id="192" from="buff_1_load" to="tmp" fromId="43" toId="47">
</dataflow>
<dataflow id="193" from="buff_2_load" to="tmp" fromId="44" toId="47">
</dataflow>
<dataflow id="194" from="buff_3_load" to="tmp" fromId="45" toId="47">
</dataflow>
<dataflow id="195" from="buff_4_load" to="tmp" fromId="46" toId="47">
</dataflow>
<dataflow id="196" from="empty_26" to="tmp" fromId="30" toId="47">
</dataflow>
<dataflow id="197" from="tmp" to="empty_27" fromId="47" toId="48">
</dataflow>
<dataflow id="199" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln31" fromId="198" toId="49">
</dataflow>
<dataflow id="200" from="gmem_addr" to="write_ln31" fromId="39" toId="49">
</dataflow>
<dataflow id="201" from="empty_27" to="write_ln31" fromId="48" toId="49">
</dataflow>
<dataflow id="203" from="StgValue_202" to="write_ln31" fromId="202" toId="49">
</dataflow>
<dataflow id="204" from="exitcond3" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="205" from="exitcond3" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
