<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI FRONTEND</h2>
</div>

# Course Report

## Name: Keertan V Manu

## Qualifications: Bachelor of Engineering

Welcome to the course report for the VLSI FRONTEND! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                               | Link                                    |
|-------------------------------------------|-----------------------------------------|
Mini Projects: 1.Password Protected Ram Rom files         | [click here](https://github.com/sure-trust/G15-VLSI_Frontend/blob/main/Mini%20Projects/Keerthan/VerilogCode_miniproject_1.v)                           |
|                   Test Bench                              | [click here](https://github.com/sure-trust/G15-VLSI_Frontend/blob/main/Mini%20Projects/Keerthan/VerilogCode_miniproject_1_resubmission_testBench.v)
|                 2.System Verilog Based SRAM Verification  | [click here](https://github.com/sure-trust/G15-VLSI_Frontend/blob/main/Mini%20Projects/Keerthan/SV_MiniProject_Design.sv)                               
|                 Test Bench                                | [click here](https://github.com/sure-trust/G15-VLSI_Frontend/blob/main/Mini%20Projects/Keerthan/SV_MiniProject_testBench.sv)                 
| Final Project:  1.UVM Based APB Protocol Verification     | [click here](https://github.com/sure-trust/G15-VLSI_Frontend/tree/main/Final%20Capstone%20Project/Keerthan)                   


