

================================================================
== Vitis HLS Report for 'big_mult_v3_101_17_s'
================================================================
* Date:           Wed Jan  1 00:01:04 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MorrisLecar
* Solution:       MorrisLecar (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.447 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      311|      311| 3.110 us | 3.110 us |  311|  311|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      204|      204|        34|          -|          -|     6|    no    |
        | + Loop 1.1  |       30|       30|         5|          -|          -|     6|    no    |
        |- Loop 2     |       88|       88|         8|          8|          1|    11|    yes   |
        |- Loop 3     |       13|       13|         3|          1|          1|    12|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 2
  Pipeline-0 : II = 8, D = 8, States = { 11 12 13 14 15 16 17 18 }
  Pipeline-1 : II = 1, D = 3, States = { 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 11 
11 --> 19 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 11 
19 --> 20 
20 --> 21 
21 --> 23 22 
22 --> 20 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %a"   --->   Operation 24 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_cast = zext i85 %a_read"   --->   Operation 25 'zext' 'a_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pp_V = alloca i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:221]   --->   Operation 26 'alloca' 'pp_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pp_V_addr = getelementptr i34 %pp_V, i64, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:232]   --->   Operation 27 'getelementptr' 'pp_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pps_V = alloca i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:231]   --->   Operation 28 'alloca' 'pps_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 12> <RAM>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "%br_ln223 = br void" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:223]   --->   Operation 29 'br' 'br_ln223' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i = phi i3, void, i3 %indvars_iv_next81, void"   --->   Operation 30 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i, i3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:227]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i, i1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:227]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i4 %tmp_s" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:227]   --->   Operation 33 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.82ns)   --->   "%sub_ln227 = sub i6 %tmp, i6 %zext_ln227" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:227]   --->   Operation 34 'sub' 'sub_ln227' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.13ns)   --->   "%icmp_ln223 = icmp_eq  i3 %i, i3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:223]   --->   Operation 35 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.65ns)   --->   "%indvars_iv_next81 = add i3 %i, i3"   --->   Operation 37 'add' 'indvars_iv_next81' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %icmp_ln223, void %.split6, void %bb88" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:223]   --->   Operation 38 'br' 'br_ln223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.13ns)   --->   "%cmp8 = icmp_eq  i3 %i, i3"   --->   Operation 39 'icmp' 'cmp8' <Predicate = (!icmp_ln223)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %i, i4"   --->   Operation 40 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp22 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2, i3 %i"   --->   Operation 41 'bitconcatenate' 'tmp22' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %tmp22"   --->   Operation 42 'zext' 'tmp_cast' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.87ns)   --->   "%empty_74 = add i7 %tmp_cast, i7 %tmp_5"   --->   Operation 43 'add' 'empty_74' <Predicate = (!icmp_ln223)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.99ns)   --->   "%Ui = select i1 %cmp8, i7, i7 %empty_74"   --->   Operation 44 'select' 'Ui' <Predicate = (!icmp_ln223)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%pp_V_load = load i6 %pp_V_addr"   --->   Operation 45 'load' 'pp_V_load' <Predicate = (icmp_ln223)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 6.65>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %i, i1, i3 %i"   --->   Operation 46 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.48ns)   --->   "%icmp_ln311 = icmp_ugt  i7 %add_ln, i7 %Ui"   --->   Operation 47 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln311)   --->   "%tmp_30 = partselect i101 @llvm.part.select.i101, i101 %a_cast, i32, i32"   --->   Operation 48 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.87ns)   --->   "%sub_ln311 = sub i7 %add_ln, i7 %Ui"   --->   Operation 49 'sub' 'sub_ln311' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.87ns)   --->   "%sub_ln311_8 = sub i7, i7 %add_ln"   --->   Operation 50 'sub' 'sub_ln311_8' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.87ns)   --->   "%sub_ln311_9 = sub i7 %Ui, i7 %add_ln"   --->   Operation 51 'sub' 'sub_ln311_9' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sub_ln311_10)   --->   "%select_ln311 = select i1 %icmp_ln311, i7 %sub_ln311, i7 %sub_ln311_9"   --->   Operation 52 'select' 'select_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln311)   --->   "%select_ln311_6 = select i1 %icmp_ln311, i101 %tmp_30, i101 %a_cast"   --->   Operation 53 'select' 'select_ln311_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln311)   --->   "%select_ln311_7 = select i1 %icmp_ln311, i7 %sub_ln311_8, i7 %add_ln"   --->   Operation 54 'select' 'select_ln311_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln311_10 = sub i7, i7 %select_ln311"   --->   Operation 55 'sub' 'sub_ln311_10' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln311)   --->   "%zext_ln311 = zext i7 %select_ln311_7"   --->   Operation 56 'zext' 'zext_ln311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (4.78ns) (out node of the LUT)   --->   "%lshr_ln311 = lshr i101 %select_ln311_6, i101 %zext_ln311"   --->   Operation 57 'lshr' 'lshr_ln311' <Predicate = true> <Delay = 4.78> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.04>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln311_4 = zext i7 %sub_ln311_10"   --->   Operation 58 'zext' 'zext_ln311_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln311_4 = lshr i101, i101 %zext_ln311_4"   --->   Operation 59 'lshr' 'lshr_ln311_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (3.04ns) (out node of the LUT)   --->   "%p_Result_s = and i101 %lshr_ln311, i101 %lshr_ln311_4"   --->   Operation 60 'and' 'p_Result_s' <Predicate = true> <Delay = 3.04> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i101 %p_Result_s"   --->   Operation 61 'trunc' 'trunc_ln165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.76ns)   --->   "%br_ln224 = br void %bb89" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:224]   --->   Operation 62 'br' 'br_ln224' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%j = phi i3, void %.split6, i3 %add_ln224, void %bb89.split" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:224]   --->   Operation 63 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln227_3 = zext i3 %j" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:227]   --->   Operation 64 'zext' 'zext_ln227_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.82ns)   --->   "%add_ln227 = add i6 %zext_ln227_3, i6 %sub_ln227" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:227]   --->   Operation 65 'add' 'add_ln227' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln227_4 = zext i6 %add_ln227" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:227]   --->   Operation 66 'zext' 'zext_ln227_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%pp_V_addr_3 = getelementptr i34 %pp_V, i64, i64 %zext_ln227_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:227]   --->   Operation 67 'getelementptr' 'pp_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.13ns)   --->   "%icmp_ln224 = icmp_eq  i3 %j, i3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:224]   --->   Operation 68 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 69 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.65ns)   --->   "%add_ln224 = add i3 %j, i3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:224]   --->   Operation 70 'add' 'add_ln224' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %icmp_ln224, void %bb89.split, void" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:224]   --->   Operation 71 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.13ns)   --->   "%icmp_ln226 = icmp_eq  i3 %j, i3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:226]   --->   Operation 72 'icmp' 'icmp_ln226' <Predicate = (!icmp_ln224)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %j, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:226]   --->   Operation 73 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2, i3 %j" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:226]   --->   Operation 74 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i5 %or_ln" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:226]   --->   Operation 75 'zext' 'zext_ln226' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.87ns)   --->   "%add_ln226 = add i7 %zext_ln226, i7 %shl_ln" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:226]   --->   Operation 76 'add' 'add_ln226' <Predicate = (!icmp_ln224)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.99ns)   --->   "%Uj = select i1 %icmp_ln226, i7, i7 %add_ln226" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:226]   --->   Operation 77 'select' 'Uj' <Predicate = (!icmp_ln224)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%add_ln311_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %j, i1, i3 %j"   --->   Operation 78 'bitconcatenate' 'add_ln311_2' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.48ns)   --->   "%icmp_ln311_2 = icmp_ugt  i7 %add_ln311_2, i7 %Uj"   --->   Operation 79 'icmp' 'icmp_ln311_2' <Predicate = (!icmp_ln224)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.87ns)   --->   "%sub_ln311_11 = sub i7 %add_ln311_2, i7 %Uj"   --->   Operation 80 'sub' 'sub_ln311_11' <Predicate = (!icmp_ln224)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.87ns)   --->   "%sub_ln311_13 = sub i7 %Uj, i7 %add_ln311_2"   --->   Operation 81 'sub' 'sub_ln311_13' <Predicate = (!icmp_ln224)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sub_ln311_14)   --->   "%select_ln311_8 = select i1 %icmp_ln311_2, i7 %sub_ln311_11, i7 %sub_ln311_13"   --->   Operation 82 'select' 'select_ln311_8' <Predicate = (!icmp_ln224)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln311_14 = sub i7, i7 %select_ln311_8"   --->   Operation 83 'sub' 'sub_ln311_14' <Predicate = (!icmp_ln224)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (icmp_ln224)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.65>
ST_6 : Operation 85 [1/1] (1.87ns)   --->   "%sub_ln311_12 = sub i7, i7 %add_ln311_2"   --->   Operation 85 'sub' 'sub_ln311_12' <Predicate = (icmp_ln311_2)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_Result_63)   --->   "%select_ln311_9 = select i1 %icmp_ln311_2, i101, i101"   --->   Operation 86 'select' 'select_ln311_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_Result_63)   --->   "%select_ln311_10 = select i1 %icmp_ln311_2, i7 %sub_ln311_12, i7 %add_ln311_2"   --->   Operation 87 'select' 'select_ln311_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_Result_63)   --->   "%zext_ln311_5 = zext i7 %select_ln311_10"   --->   Operation 88 'zext' 'zext_ln311_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_Result_63)   --->   "%zext_ln311_6 = zext i7 %sub_ln311_14"   --->   Operation 89 'zext' 'zext_ln311_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_Result_63)   --->   "%lshr_ln311_5 = lshr i101 %select_ln311_9, i101 %zext_ln311_5"   --->   Operation 90 'lshr' 'lshr_ln311_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_Result_63)   --->   "%lshr_ln311_6 = lshr i101, i101 %zext_ln311_6"   --->   Operation 91 'lshr' 'lshr_ln311_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (4.78ns) (out node of the LUT)   --->   "%p_Result_63 = and i101 %lshr_ln311_5, i101 %lshr_ln311_6"   --->   Operation 92 'and' 'p_Result_63' <Predicate = true> <Delay = 4.78> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln165_2 = trunc i101 %p_Result_63"   --->   Operation 93 'trunc' 'trunc_ln165_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 94 [2/2] (6.91ns)   --->   "%mul_ln165 = mul i34 %trunc_ln165, i34 %trunc_ln165_2"   --->   Operation 94 'mul' 'mul_ln165' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 95 [1/2] (6.91ns)   --->   "%mul_ln165 = mul i34 %trunc_ln165, i34 %trunc_ln165_2"   --->   Operation 95 'mul' 'mul_ln165' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln278 = store i34 %mul_ln165, i6 %pp_V_addr_3"   --->   Operation 96 'store' 'store_ln278' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb89"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 5.57>
ST_10 : Operation 98 [1/2] (3.25ns)   --->   "%pp_V_load = load i6 %pp_V_addr"   --->   Operation 98 'load' 'pp_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln278 = zext i34 %pp_V_load"   --->   Operation 99 'zext' 'zext_ln278' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%pps_V_addr = getelementptr i37 %pps_V, i64, i64"   --->   Operation 100 'getelementptr' 'pps_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln278 = store i37 %zext_ln278, i4 %pps_V_addr"   --->   Operation 101 'store' 'store_ln278' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 12> <RAM>
ST_10 : Operation 102 [1/1] (1.76ns)   --->   "%br_ln234 = br void %bb87" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234]   --->   Operation 102 'br' 'br_ln234' <Predicate = true> <Delay = 1.76>

State 11 <SV = 3> <Delay = 7.44>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%i_3 = phi i4, void %bb88, i4 %add_ln234, void %.split2._crit_edge.5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234]   --->   Operation 103 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (1.30ns)   --->   "%icmp_ln234 = icmp_eq  i4 %i_3, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234]   --->   Operation 105 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%empty_76 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 106 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %icmp_ln234, void %bb87.split, void %.preheader.preheader" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234]   --->   Operation 107 'br' 'br_ln234' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%i_3_cast6 = zext i4 %i_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234]   --->   Operation 108 'zext' 'i_3_cast6' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%pp_V_addr_9 = getelementptr i34 %pp_V, i64, i64 %i_3_cast6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 109 'getelementptr' 'pp_V_addr_9' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (1.73ns)   --->   "%add_ln235 = add i4 %i_3, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:235]   --->   Operation 110 'add' 'add_ln235' <Predicate = (!icmp_ln234)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1455 = zext i4 %add_ln235"   --->   Operation 111 'zext' 'zext_ln1455' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i4 %add_ln235" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 112 'zext' 'zext_ln238' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln238 = add i5 %zext_ln238, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 113 'add' 'add_ln238' <Predicate = (!icmp_ln234)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln238_7 = zext i5 %add_ln238" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 114 'zext' 'zext_ln238_7' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%pp_V_addr_10 = getelementptr i34 %pp_V, i64, i64 %zext_ln238_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 115 'getelementptr' 'pp_V_addr_10' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%pps_V_addr_4 = getelementptr i37 %pps_V, i64, i64 %zext_ln1455"   --->   Operation 116 'getelementptr' 'pps_V_addr_4' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 117 [2/2] (2.32ns)   --->   "%pps_V_load = load i4 %pps_V_addr_4"   --->   Operation 117 'load' 'pps_V_load' <Predicate = (!icmp_ln234)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 12> <RAM>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%pps_V_addr_5 = getelementptr i37 %pps_V, i64, i64 %i_3_cast6"   --->   Operation 118 'getelementptr' 'pps_V_addr_5' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (1.30ns)   --->   "%icmp_ln237 = icmp_ult  i4 %i_3, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 119 'icmp' 'icmp_ln237' <Predicate = (!icmp_ln234)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [2/2] (3.25ns)   --->   "%pp_V_load_8 = load i6 %pp_V_addr_9"   --->   Operation 120 'load' 'pp_V_load_8' <Predicate = (!icmp_ln234 & icmp_ln237)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>
ST_11 : Operation 121 [1/1] (1.30ns)   --->   "%icmp_ln237_12 = icmp_ult  i4 %add_ln235, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 121 'icmp' 'icmp_ln237_12' <Predicate = (!icmp_ln234)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [2/2] (3.25ns)   --->   "%pp_V_load_9 = load i6 %pp_V_addr_10"   --->   Operation 122 'load' 'pp_V_load_9' <Predicate = (!icmp_ln234 & icmp_ln237_12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>

State 12 <SV = 4> <Delay = 5.11>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%i_3_cast = zext i4 %i_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234]   --->   Operation 123 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/2] (2.32ns)   --->   "%pps_V_load = load i4 %pps_V_addr_4"   --->   Operation 124 'load' 'pps_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 12> <RAM>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%r_V = partselect i20 @_ssdm_op_PartSelect.i20.i37.i32.i32, i37 %pps_V_load, i32, i32"   --->   Operation 125 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1455_3 = zext i20 %r_V"   --->   Operation 126 'zext' 'zext_ln1455_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln278 = store i37 %zext_ln1455_3, i4 %pps_V_addr_5"   --->   Operation 127 'store' 'store_ln278' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 12> <RAM>
ST_12 : Operation 128 [1/2] (3.25ns)   --->   "%pp_V_load_8 = load i6 %pp_V_addr_9"   --->   Operation 128 'load' 'pp_V_load_8' <Predicate = (icmp_ln237)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>
ST_12 : Operation 129 [1/2] (3.25ns)   --->   "%pp_V_load_9 = load i6 %pp_V_addr_10"   --->   Operation 129 'load' 'pp_V_load_9' <Predicate = (icmp_ln237_12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i_3, i32, i32" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 130 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (1.13ns)   --->   "%icmp_ln237_13 = icmp_ne  i3 %tmp_32, i3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 131 'icmp' 'icmp_ln237_13' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (1.73ns)   --->   "%add_ln237 = add i5 %i_3_cast, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 132 'add' 'add_ln237' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (1.78ns)   --->   "%add_ln238_6 = add i5 %i_3_cast, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 133 'add' 'add_ln238_6' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln238_8 = zext i5 %add_ln238_6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 134 'zext' 'zext_ln238_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%pp_V_addr_11 = getelementptr i34 %pp_V, i64, i64 %zext_ln238_8" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 135 'getelementptr' 'pp_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (1.36ns)   --->   "%icmp_ln237_14 = icmp_slt  i5 %add_ln237, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 136 'icmp' 'icmp_ln237_14' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.97ns)   --->   "%and_ln237_2 = and i1 %icmp_ln237_13, i1 %icmp_ln237_14" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 137 'and' 'and_ln237_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [2/2] (3.25ns)   --->   "%pp_V_load_10 = load i6 %pp_V_addr_11"   --->   Operation 138 'load' 'pp_V_load_10' <Predicate = (and_ln237_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>
ST_12 : Operation 139 [1/1] (1.30ns)   --->   "%icmp_ln237_3 = icmp_ugt  i4 %i_3, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 139 'icmp' 'icmp_ln237_3' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (1.73ns)   --->   "%add_ln237_5 = add i5 %i_3_cast, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 140 'add' 'add_ln237_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (1.78ns)   --->   "%add_ln238_7 = add i5 %i_3_cast, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 141 'add' 'add_ln238_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln238_9 = zext i5 %add_ln238_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 142 'zext' 'zext_ln238_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%pp_V_addr_12 = getelementptr i34 %pp_V, i64, i64 %zext_ln238_9" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 143 'getelementptr' 'pp_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (1.36ns)   --->   "%icmp_ln237_15 = icmp_slt  i5 %add_ln237_5, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 144 'icmp' 'icmp_ln237_15' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.97ns)   --->   "%and_ln237_3 = and i1 %icmp_ln237_3, i1 %icmp_ln237_15" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 145 'and' 'and_ln237_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [2/2] (3.25ns)   --->   "%pp_V_load_11 = load i6 %pp_V_addr_12"   --->   Operation 146 'load' 'pp_V_load_11' <Predicate = (and_ln237_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>

State 13 <SV = 5> <Delay = 6.81>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1455_2 = zext i20 %r_V"   --->   Operation 147 'zext' 'zext_ln1455_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (1.76ns)   --->   "%br_ln237 = br i1 %icmp_ln237, void %.split2.1, void %bb86.0" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 148 'br' 'br_ln237' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln649 = zext i34 %pp_V_load_8"   --->   Operation 149 'zext' 'zext_ln649' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (2.63ns)   --->   "%add_ln649 = add i35 %zext_ln1455_2, i35 %zext_ln649"   --->   Operation 150 'add' 'add_ln649' <Predicate = (icmp_ln237)> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln649_10 = zext i35 %add_ln649"   --->   Operation 151 'zext' 'zext_ln649_10' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln649 = store i37 %zext_ln649_10, i4 %pps_V_addr_5, void %store_ln278"   --->   Operation 152 'store' 'store_ln649' <Predicate = (icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 12> <RAM>
ST_13 : Operation 153 [1/1] (1.76ns)   --->   "%br_ln239 = br void %.split2.1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:239]   --->   Operation 153 'br' 'br_ln239' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_13 : Operation 154 [1/2] (3.25ns)   --->   "%pp_V_load_10 = load i6 %pp_V_addr_11"   --->   Operation 154 'load' 'pp_V_load_10' <Predicate = (and_ln237_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>
ST_13 : Operation 155 [1/2] (3.25ns)   --->   "%pp_V_load_11 = load i6 %pp_V_addr_12"   --->   Operation 155 'load' 'pp_V_load_11' <Predicate = (and_ln237_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_3, i32, i32" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 156 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.95ns)   --->   "%icmp_ln237_18 = icmp_ne  i2 %tmp_33, i2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 157 'icmp' 'icmp_ln237_18' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (1.73ns)   --->   "%add_ln237_6 = add i4 %i_3, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 158 'add' 'add_ln237_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln238 = sext i4 %add_ln237_6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 159 'sext' 'sext_ln238' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (1.73ns)   --->   "%add_ln238_8 = add i5 %sext_ln238, i5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 160 'add' 'add_ln238_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln238_10 = zext i5 %add_ln238_8" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 161 'zext' 'zext_ln238_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%pp_V_addr_13 = getelementptr i34 %pp_V, i64, i64 %zext_ln238_10" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 162 'getelementptr' 'pp_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (1.30ns)   --->   "%icmp_ln237_16 = icmp_slt  i4 %add_ln237_6, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 163 'icmp' 'icmp_ln237_16' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.97ns)   --->   "%and_ln237_4 = and i1 %icmp_ln237_18, i1 %icmp_ln237_16" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 164 'and' 'and_ln237_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [2/2] (3.25ns)   --->   "%pp_V_load_12 = load i6 %pp_V_addr_13"   --->   Operation 165 'load' 'pp_V_load_12' <Predicate = (and_ln237_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>
ST_13 : Operation 166 [1/1] (1.30ns)   --->   "%icmp_ln237_5 = icmp_ugt  i4 %i_3, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 166 'icmp' 'icmp_ln237_5' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (1.73ns)   --->   "%add_ln237_7 = add i4 %i_3, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 167 'add' 'add_ln237_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln238_3 = sext i4 %add_ln237_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 168 'sext' 'sext_ln238_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (1.82ns)   --->   "%add_ln238_9 = add i6 %sext_ln238_3, i6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 169 'add' 'add_ln238_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln238_11 = zext i6 %add_ln238_9" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 170 'zext' 'zext_ln238_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%pp_V_addr_14 = getelementptr i34 %pp_V, i64, i64 %zext_ln238_11" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238]   --->   Operation 171 'getelementptr' 'pp_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (1.30ns)   --->   "%icmp_ln237_17 = icmp_slt  i4 %add_ln237_7, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 172 'icmp' 'icmp_ln237_17' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.97ns)   --->   "%and_ln237 = and i1 %icmp_ln237_5, i1 %icmp_ln237_17" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 173 'and' 'and_ln237' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [2/2] (3.25ns)   --->   "%pp_V_load_13 = load i6 %pp_V_addr_14"   --->   Operation 174 'load' 'pp_V_load_13' <Predicate = (and_ln237)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>

State 14 <SV = 6> <Delay = 4.99>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%empty_77 = phi i35 %add_ln649, void %bb86.0, i35 %zext_ln1455_2, void %bb87.split"   --->   Operation 175 'phi' 'empty_77' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i35 %empty_77" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 176 'zext' 'zext_ln237' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (1.76ns)   --->   "%br_ln237 = br i1 %icmp_ln237_12, void %.split2.2, void %bb86.1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 177 'br' 'br_ln237' <Predicate = (!icmp_ln234)> <Delay = 1.76>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln649_11 = zext i34 %pp_V_load_9"   --->   Operation 178 'zext' 'zext_ln649_11' <Predicate = (!icmp_ln234 & icmp_ln237_12)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (2.67ns)   --->   "%add_ln649_1 = add i36 %zext_ln237, i36 %zext_ln649_11"   --->   Operation 179 'add' 'add_ln649_1' <Predicate = (!icmp_ln234 & icmp_ln237_12)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln649_12 = zext i36 %add_ln649_1"   --->   Operation 180 'zext' 'zext_ln649_12' <Predicate = (!icmp_ln234 & icmp_ln237_12)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln649 = store i37 %zext_ln649_12, i4 %pps_V_addr_5, void %store_ln278, void %store_ln649"   --->   Operation 181 'store' 'store_ln649' <Predicate = (!icmp_ln234 & icmp_ln237_12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 12> <RAM>
ST_14 : Operation 182 [1/1] (1.76ns)   --->   "%br_ln239 = br void %.split2.2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:239]   --->   Operation 182 'br' 'br_ln239' <Predicate = (!icmp_ln234 & icmp_ln237_12)> <Delay = 1.76>
ST_14 : Operation 183 [1/2] (3.25ns)   --->   "%pp_V_load_12 = load i6 %pp_V_addr_13"   --->   Operation 183 'load' 'pp_V_load_12' <Predicate = (!icmp_ln234 & and_ln237_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>
ST_14 : Operation 184 [1/2] (3.25ns)   --->   "%pp_V_load_13 = load i6 %pp_V_addr_14"   --->   Operation 184 'load' 'pp_V_load_13' <Predicate = (!icmp_ln234 & and_ln237)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 34> <Depth = 36> <RAM>

State 15 <SV = 7> <Delay = 5.03>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%empty_78 = phi i36 %add_ln649_1, void %bb86.1, i36 %zext_ln237, void %.split2.1"   --->   Operation 185 'phi' 'empty_78' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (1.76ns)   --->   "%br_ln237 = br i1 %and_ln237_2, void %.split2.3, void %bb86.2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 186 'br' 'br_ln237' <Predicate = (!icmp_ln234)> <Delay = 1.76>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln649_13 = zext i34 %pp_V_load_10"   --->   Operation 187 'zext' 'zext_ln649_13' <Predicate = (!icmp_ln234 & and_ln237_2)> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (2.71ns)   --->   "%add_ln649_2 = add i36 %empty_78, i36 %zext_ln649_13"   --->   Operation 188 'add' 'add_ln649_2' <Predicate = (!icmp_ln234 & and_ln237_2)> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln649_14 = zext i36 %add_ln649_2"   --->   Operation 189 'zext' 'zext_ln649_14' <Predicate = (!icmp_ln234 & and_ln237_2)> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln649 = store i37 %zext_ln649_14, i4 %pps_V_addr_5, void %store_ln278, void %store_ln649, void %store_ln649"   --->   Operation 190 'store' 'store_ln649' <Predicate = (!icmp_ln234 & and_ln237_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 12> <RAM>
ST_15 : Operation 191 [1/1] (1.76ns)   --->   "%br_ln239 = br void %.split2.3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:239]   --->   Operation 191 'br' 'br_ln239' <Predicate = (!icmp_ln234 & and_ln237_2)> <Delay = 1.76>

State 16 <SV = 8> <Delay = 5.03>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%empty_79 = phi i36 %add_ln649_2, void %bb86.2, i36 %empty_78, void %.split2.2"   --->   Operation 192 'phi' 'empty_79' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln237_2 = zext i36 %empty_79" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 193 'zext' 'zext_ln237_2' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (1.76ns)   --->   "%br_ln237 = br i1 %and_ln237_3, void %.split2.4, void %bb86.3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 194 'br' 'br_ln237' <Predicate = (!icmp_ln234)> <Delay = 1.76>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln649_15 = zext i34 %pp_V_load_11"   --->   Operation 195 'zext' 'zext_ln649_15' <Predicate = (!icmp_ln234 & and_ln237_3)> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (2.71ns)   --->   "%add_ln649_3 = add i37 %zext_ln237_2, i37 %zext_ln649_15"   --->   Operation 196 'add' 'add_ln649_3' <Predicate = (!icmp_ln234 & and_ln237_3)> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [1/1] (2.32ns)   --->   "%store_ln649 = store i37 %add_ln649_3, i4 %pps_V_addr_5, void %store_ln278, void %store_ln649, void %store_ln649, void %store_ln649"   --->   Operation 197 'store' 'store_ln649' <Predicate = (!icmp_ln234 & and_ln237_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 12> <RAM>
ST_16 : Operation 198 [1/1] (1.76ns)   --->   "%br_ln239 = br void %.split2.4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:239]   --->   Operation 198 'br' 'br_ln239' <Predicate = (!icmp_ln234 & and_ln237_3)> <Delay = 1.76>

State 17 <SV = 9> <Delay = 5.07>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%empty_80 = phi i37 %add_ln649_3, void %bb86.3, i37 %zext_ln237_2, void %.split2.3"   --->   Operation 199 'phi' 'empty_80' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (1.76ns)   --->   "%br_ln237 = br i1 %and_ln237_4, void %.split2.5, void %bb86.4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 200 'br' 'br_ln237' <Predicate = (!icmp_ln234)> <Delay = 1.76>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln649_16 = zext i34 %pp_V_load_12"   --->   Operation 201 'zext' 'zext_ln649_16' <Predicate = (!icmp_ln234 & and_ln237_4)> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (2.75ns)   --->   "%add_ln649_4 = add i37 %empty_80, i37 %zext_ln649_16"   --->   Operation 202 'add' 'add_ln649_4' <Predicate = (!icmp_ln234 & and_ln237_4)> <Delay = 2.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (2.32ns)   --->   "%store_ln649 = store i37 %add_ln649_4, i4 %pps_V_addr_5, void %store_ln278, void %store_ln649, void %store_ln649, void %store_ln649, void %store_ln649"   --->   Operation 203 'store' 'store_ln649' <Predicate = (!icmp_ln234 & and_ln237_4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 12> <RAM>
ST_17 : Operation 204 [1/1] (1.76ns)   --->   "%br_ln239 = br void %.split2.5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:239]   --->   Operation 204 'br' 'br_ln239' <Predicate = (!icmp_ln234 & and_ln237_4)> <Delay = 1.76>

State 18 <SV = 10> <Delay = 5.07>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%empty_81 = phi i37 %add_ln649_4, void %bb86.4, i37 %empty_80, void %.split2.4"   --->   Operation 205 'phi' 'empty_81' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %and_ln237, void %.split2._crit_edge.5, void %bb86.5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237]   --->   Operation 206 'br' 'br_ln237' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln649_17 = zext i34 %pp_V_load_13"   --->   Operation 207 'zext' 'zext_ln649_17' <Predicate = (!icmp_ln234 & and_ln237)> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (2.75ns)   --->   "%add_ln649_5 = add i37 %empty_81, i37 %zext_ln649_17"   --->   Operation 208 'add' 'add_ln649_5' <Predicate = (!icmp_ln234 & and_ln237)> <Delay = 2.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (2.32ns)   --->   "%store_ln649 = store i37 %add_ln649_5, i4 %pps_V_addr_5, void %store_ln278, void %store_ln649, void %store_ln649, void %store_ln649, void %store_ln649, void %store_ln649"   --->   Operation 209 'store' 'store_ln649' <Predicate = (!icmp_ln234 & and_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 12> <RAM>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln239 = br void %.split2._crit_edge.5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:239]   --->   Operation 210 'br' 'br_ln239' <Predicate = (!icmp_ln234 & and_ln237)> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (1.73ns)   --->   "%add_ln234 = add i4 %i_3, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234]   --->   Operation 211 'add' 'add_ln234' <Predicate = (!icmp_ln234)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb87"   --->   Operation 212 'br' 'br_ln0' <Predicate = (!icmp_ln234)> <Delay = 0.00>

State 19 <SV = 4> <Delay = 1.76>
ST_19 : Operation 213 [1/1] (1.76ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 213 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 20 <SV = 5> <Delay = 4.53>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%i_4 = phi i4 %add_ln243, void %.split, i4, void %.preheader.preheader" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:244]   --->   Operation 214 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 215 [1/1] (1.30ns)   --->   "%icmp_ln243 = icmp_eq  i4 %i_4, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:243]   --->   Operation 215 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 216 [1/1] (1.73ns)   --->   "%add_ln243 = add i4 %i_4, i4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:243]   --->   Operation 216 'add' 'add_ln243' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln243, void %.split, void" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:243]   --->   Operation 217 'br' 'br_ln243' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln244_cast8 = zext i4 %i_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:244]   --->   Operation 218 'zext' 'trunc_ln244_cast8' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%add_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln243, i4 %i_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:246]   --->   Operation 219 'bitconcatenate' 'add_ln4' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_20 : Operation 220 [1/1] (1.55ns)   --->   "%icmp_ln247 = icmp_ugt  i8 %add_ln4, i8" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:247]   --->   Operation 220 'icmp' 'icmp_ln247' <Predicate = (!icmp_ln243)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 221 [1/1] (1.24ns)   --->   "%Ui_2 = select i1 %icmp_ln247, i8, i8 %add_ln4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:247]   --->   Operation 221 'select' 'Ui_2' <Predicate = (!icmp_ln243)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%pps_V_addr_6 = getelementptr i37 %pps_V, i64, i64 %trunc_ln244_cast8"   --->   Operation 222 'getelementptr' 'pps_V_addr_6' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_20 : Operation 223 [2/2] (2.32ns)   --->   "%p_Val2_s = load i4 %pps_V_addr_6"   --->   Operation 223 'load' 'p_Val2_s' <Predicate = (!icmp_ln243)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 12> <RAM>

State 21 <SV = 6> <Delay = 6.33>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%p_Val2_36 = phi i202 %p_Result_64, void %.split, i202, void %.preheader.preheader"   --->   Operation 224 'phi' 'p_Val2_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 225 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 226 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 227 [1/2] (2.32ns)   --->   "%p_Val2_s = load i4 %pps_V_addr_6"   --->   Operation 227 'load' 'p_Val2_s' <Predicate = (!icmp_ln243)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 37> <Depth = 12> <RAM>
ST_21 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%p_Repl2_s = trunc i37 %p_Val2_s"   --->   Operation 228 'trunc' 'p_Repl2_s' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%zext_ln169 = zext i17 %p_Repl2_s"   --->   Operation 229 'zext' 'zext_ln169' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%add_ln6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_4, i4 %i_4"   --->   Operation 230 'bitconcatenate' 'add_ln6' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (1.55ns)   --->   "%icmp_ln368 = icmp_ugt  i8 %add_ln6, i8 %Ui_2"   --->   Operation 231 'icmp' 'icmp_ln368' <Predicate = (!icmp_ln243)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 232 [1/1] (1.91ns)   --->   "%sub_ln368 = sub i8, i8 %add_ln6"   --->   Operation 232 'sub' 'sub_ln368' <Predicate = (!icmp_ln243)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%select_ln368_5 = select i1 %icmp_ln368, i8 %sub_ln368, i8 %add_ln6"   --->   Operation 233 'select' 'select_ln368_5' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%zext_ln368 = zext i8 %select_ln368_5"   --->   Operation 234 'zext' 'zext_ln368' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_21 : Operation 235 [1/1] (4.01ns) (out node of the LUT)   --->   "%shl_ln368 = shl i202 %zext_ln169, i202 %zext_ln368"   --->   Operation 235 'shl' 'shl_ln368' <Predicate = (!icmp_ln243)> <Delay = 4.01> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 7> <Delay = 6.40>
ST_22 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node sub_ln368_2)   --->   "%select_ln368 = select i1 %icmp_ln368, i8 %add_ln6, i8 %Ui_2"   --->   Operation 236 'select' 'select_ln368' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%select_ln368_4 = select i1 %icmp_ln368, i8 %Ui_2, i8 %add_ln6"   --->   Operation 237 'select' 'select_ln368_4' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 238 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln368_2 = sub i8, i8 %select_ln368"   --->   Operation 238 'sub' 'sub_ln368_2' <Predicate = (!icmp_ln243)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%zext_ln368_3 = zext i8 %select_ln368_4"   --->   Operation 239 'zext' 'zext_ln368_3' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%zext_ln368_4 = zext i8 %sub_ln368_2"   --->   Operation 240 'zext' 'zext_ln368_4' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node p_Result_64)   --->   "%tmp_31 = partselect i202 @llvm.part.select.i202, i202 %shl_ln368, i32, i32"   --->   Operation 241 'partselect' 'tmp_31' <Predicate = (!icmp_ln243 & icmp_ln368)> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node p_Result_64)   --->   "%select_ln368_6 = select i1 %icmp_ln368, i202 %tmp_31, i202 %shl_ln368"   --->   Operation 242 'select' 'select_ln368_6' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%shl_ln368_2 = shl i202, i202 %zext_ln368_3"   --->   Operation 243 'shl' 'shl_ln368_2' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%lshr_ln368 = lshr i202, i202 %zext_ln368_4"   --->   Operation 244 'lshr' 'lshr_ln368' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 245 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln368 = and i202 %shl_ln368_2, i202 %lshr_ln368"   --->   Operation 245 'and' 'and_ln368' <Predicate = (!icmp_ln243)> <Delay = 3.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node p_Result_64)   --->   "%xor_ln368 = xor i202 %and_ln368, i202"   --->   Operation 246 'xor' 'xor_ln368' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node p_Result_64)   --->   "%and_ln368_3 = and i202 %p_Val2_36, i202 %xor_ln368"   --->   Operation 247 'and' 'and_ln368_3' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node p_Result_64)   --->   "%and_ln368_4 = and i202 %select_ln368_6, i202 %and_ln368"   --->   Operation 248 'and' 'and_ln368_4' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 249 [1/1] (1.34ns) (out node of the LUT)   --->   "%p_Result_64 = or i202 %and_ln368_3, i202 %and_ln368_4"   --->   Operation 249 'or' 'p_Result_64' <Predicate = (!icmp_ln243)> <Delay = 1.34> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 250 'br' 'br_ln0' <Predicate = (!icmp_ln243)> <Delay = 0.00>

State 23 <SV = 7> <Delay = 0.00>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%empty_83 = trunc i202 %p_Val2_36"   --->   Operation 251 'trunc' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%ret_ln251 = ret i170 %empty_83" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:251]   --->   Operation 252 'ret' 'ret_ln251' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('indvars_iv_next81') [9]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('pp_V_load') on array 'pp.V', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:221 [80]  (3.25 ns)

 <State 3>: 6.65ns
The critical path consists of the following:
	'sub' operation ('sub_ln311_8') [29]  (1.87 ns)
	'select' operation ('select_ln311_7') [33]  (0 ns)
	'lshr' operation ('lshr_ln311') [37]  (4.78 ns)

 <State 4>: 3.04ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln311_4') [38]  (0 ns)
	'and' operation ('__Result__') [39]  (3.04 ns)

 <State 5>: 6.6ns
The critical path consists of the following:
	'phi' operation ('j', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:224) with incoming values : ('add_ln224', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:224) [43]  (0 ns)
	'add' operation ('add_ln226', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:226) [57]  (1.87 ns)
	'select' operation ('Uj', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:226) [58]  (0.993 ns)
	'sub' operation ('sub_ln311_11') [61]  (1.87 ns)
	'select' operation ('select_ln311_8') [64]  (0 ns)
	'sub' operation ('sub_ln311_14') [67]  (1.87 ns)

 <State 6>: 6.65ns
The critical path consists of the following:
	'sub' operation ('sub_ln311_12') [62]  (1.87 ns)
	'select' operation ('select_ln311_10') [66]  (0 ns)
	'lshr' operation ('lshr_ln311_5') [70]  (0 ns)
	'and' operation ('__Result__') [72]  (4.78 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln165') [74]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln165') [74]  (6.91 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln278') of variable 'mul_ln165' on array 'pp.V', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:221 [75]  (3.25 ns)

 <State 10>: 5.58ns
The critical path consists of the following:
	'load' operation ('pp_V_load') on array 'pp.V', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:221 [80]  (3.25 ns)
	'store' operation ('store_ln278') of variable 'zext_ln278' on array 'pps.V', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:231 [83]  (2.32 ns)

 <State 11>: 7.45ns
The critical path consists of the following:
	'phi' operation ('i', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234) with incoming values : ('add_ln234', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234) [86]  (0 ns)
	'add' operation ('add_ln235', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:235) [95]  (1.74 ns)
	'add' operation ('add_ln238', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238) [98]  (1.74 ns)
	'getelementptr' operation ('pp_V_addr_10', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238) [100]  (0 ns)
	'load' operation ('pp_V_load_9') on array 'pp.V', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:221 [123]  (3.25 ns)
	blocking operation 0.723 ns on control path)

 <State 12>: 5.11ns
The critical path consists of the following:
	'add' operation ('add_ln238_6', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238) [134]  (1.78 ns)
	'getelementptr' operation ('pp_V_addr_11', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238) [136]  (0 ns)
	'load' operation ('pp_V_load_10') on array 'pp.V', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:221 [141]  (3.25 ns)
	blocking operation 0.0793 ns on control path)

 <State 13>: 6.81ns
The critical path consists of the following:
	'add' operation ('add_ln237_7', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237) [185]  (1.74 ns)
	'add' operation ('add_ln238_9', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238) [187]  (1.83 ns)
	'getelementptr' operation ('pp_V_addr_14', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:238) [189]  (0 ns)
	'load' operation ('pp_V_load_13') on array 'pp.V', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:221 [194]  (3.25 ns)

 <State 14>: 5ns
The critical path consists of the following:
	'phi' operation ('empty_77') with incoming values : ('zext_ln1455_2') ('add_ln649') [118]  (0 ns)
	'add' operation ('add_ln649_1') [125]  (2.67 ns)
	'store' operation ('store_ln649') of variable 'zext_ln649_12' on array 'pps.V', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:231 [127]  (2.32 ns)

 <State 15>: 5.04ns
The critical path consists of the following:
	'phi' operation ('empty_78') with incoming values : ('zext_ln237', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237) ('add_ln649_1') [130]  (0 ns)
	'add' operation ('add_ln649_2') [143]  (2.71 ns)
	'store' operation ('store_ln649') of variable 'zext_ln649_14' on array 'pps.V', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:231 [145]  (2.32 ns)

 <State 16>: 5.04ns
The critical path consists of the following:
	'phi' operation ('empty_79') with incoming values : ('zext_ln237', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237) ('add_ln649_1') ('add_ln649_2') [148]  (0 ns)
	'add' operation ('add_ln649_3') [161]  (2.71 ns)
	'store' operation ('store_ln649') of variable 'add_ln649_3' on array 'pps.V', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:231 [162]  (2.32 ns)

 <State 17>: 5.08ns
The critical path consists of the following:
	'phi' operation ('empty_80') with incoming values : ('zext_ln237_2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237) ('add_ln649_3') [165]  (0 ns)
	'add' operation ('add_ln649_4') [179]  (2.76 ns)
	'store' operation ('store_ln649') of variable 'add_ln649_4' on array 'pps.V', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:231 [180]  (2.32 ns)

 <State 18>: 5.08ns
The critical path consists of the following:
	'phi' operation ('empty_81') with incoming values : ('zext_ln237_2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:237) ('add_ln649_3') ('add_ln649_4') [183]  (0 ns)
	'add' operation ('add_ln649_5') [196]  (2.76 ns)
	'store' operation ('store_ln649') of variable 'add_ln649_5' on array 'pps.V', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:231 [197]  (2.32 ns)

 <State 19>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Result__') with incoming values : ('__Result__') [205]  (1.77 ns)

 <State 20>: 4.53ns
The critical path consists of the following:
	'phi' operation ('i', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:244) with incoming values : ('add_ln243', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:243) [206]  (0 ns)
	'add' operation ('add_ln243', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:243) [210]  (1.74 ns)
	'icmp' operation ('icmp_ln247', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:247) [215]  (1.55 ns)
	'select' operation ('Ui', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:247) [216]  (1.25 ns)

 <State 21>: 6.34ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'pps.V', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:231 [218]  (2.32 ns)
	'shl' operation ('shl_ln368') [231]  (4.01 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'select' operation ('select_ln368') [224]  (0 ns)
	'sub' operation ('sub_ln368_2') [227]  (1.92 ns)
	'lshr' operation ('lshr_ln368') [235]  (0 ns)
	'and' operation ('and_ln368') [236]  (3.15 ns)
	'xor' operation ('xor_ln368') [237]  (0 ns)
	'and' operation ('and_ln368_3') [238]  (0 ns)
	'or' operation ('__Result__') [240]  (1.34 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
