// Seed: 2471907230
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always id_3 = #1 1;
  initial begin
    #1 begin
      if (1) begin
        id_5 <= {1, id_11, id_8, id_8, 1};
        if (1) begin
          id_12 <= id_1;
          #1 id_7 <= id_9;
          id_7 <= 1;
        end
      end else begin
        id_2 <= 'b0;
      end
      id_2 <= 1;
      id_3 = 1;
      id_2 = id_13;
    end
    id_4 = id_12;
  end
  module_0();
  assign id_7 = id_7;
  assign id_8 = 1 == 1;
  and (id_10, id_11, id_12, id_13, id_5, id_6, id_7, id_8, id_9);
endmodule
