{"vcs1":{"timestamp_begin":1684351816.345055194, "rt":1.29, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684351817.722233608, "rt":1.22, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684351819.014387336, "rt":0.57, "ut":0.26, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684351815.700619172}
{"VCS_COMP_START_TIME": 1684351815.700619172}
{"VCS_COMP_END_TIME": 1684351821.835012751}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330260}}
{"stitch_vcselab": {"peak_mem": 228276}}
