$date
	Thu Sep 15 09:52:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module one_tb $end
$var wire 1 ! s $end
$var wire 1 " hs $end
$var wire 1 # hc $end
$var wire 1 $ ds $end
$var wire 1 % dcout $end
$var wire 1 & cout $end
$var reg 1 ' cin $end
$var reg 1 ( dcin $end
$var reg 1 ) dx $end
$var reg 1 * dy $end
$var reg 1 + hx $end
$var reg 1 , hy $end
$var reg 1 - x $end
$var reg 1 . y $end
$scope module ex $end
$var wire 1 ' cin $end
$var wire 1 ( dcin $end
$var wire 1 ) dx $end
$var wire 1 * dy $end
$var wire 1 + hx $end
$var wire 1 , hy $end
$var wire 1 - x $end
$var wire 1 . y $end
$var wire 1 ! s $end
$var wire 1 " hs $end
$var wire 1 # hc $end
$var wire 1 $ ds $end
$var wire 1 % dcout $end
$var wire 1 & cout $end
$scope module DFA $end
$var wire 1 ( dcin $end
$var wire 1 % dcout $end
$var wire 1 ) dx $end
$var wire 1 * dy $end
$var wire 1 / s1 $end
$var wire 1 $ ds $end
$var wire 1 0 c2 $end
$var wire 1 1 c1 $end
$scope module ha1 $end
$var wire 1 1 hc $end
$var wire 1 / hs $end
$var wire 1 ) hx $end
$var wire 1 * hy $end
$upscope $end
$scope module ha2 $end
$var wire 1 0 hc $end
$var wire 1 $ hs $end
$var wire 1 ( hx $end
$var wire 1 / hy $end
$upscope $end
$upscope $end
$scope module FA $end
$var wire 1 ' cin $end
$var wire 1 & cout $end
$var wire 1 ! s $end
$var wire 1 - x $end
$var wire 1 . y $end
$upscope $end
$scope module HA $end
$var wire 1 # hc $end
$var wire 1 " hs $end
$var wire 1 + hx $end
$var wire 1 , hy $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
00
0/
0.
0-
1,
0+
0*
0)
1(
0'
0&
0%
1$
0#
1"
0!
$end
#20
1%
1!
11
0$
1*
1)
0(
0,
1+
1.
#40
1&
1$
1#
0"
0!
1(
1,
1'
#60
