// Seed: 2958253402
module module_0;
  tri   id_1 = 1;
  wire  id_2;
  uwire id_3;
  assign id_1 = id_3;
  always begin : LABEL_0
    logic [7:0] id_4;
    id_4[1] <= id_4[1];
  end
  supply0 id_5 = 1'b0;
  wire id_6;
endmodule
module module_1 (
    input wand id_0
);
  assign id_2 = id_2 ? id_2 : 1 + id_0;
  always
    for (id_2 = id_0; 1; id_2 = id_2)
      @(posedge id_0 == 1) begin : LABEL_0
        #1 begin : LABEL_0
          id_2 = id_2;
        end
      end
  wire id_3;
  module_0 modCall_1 ();
  assign id_2 = 1'b0;
endmodule
