static inline void F_1 ( T_1 V_1 )\r\n{\r\nF_2 ( V_1 , V_2 . V_3 ) ;\r\n}\r\nstatic inline void F_3 ( T_1 V_4 , T_1 V_5 )\r\n{\r\nF_2 ( V_4 , V_2 . V_3 + 0x80 + V_5 ) ;\r\n}\r\nstatic inline T_2 F_4 ( void )\r\n{\r\nreturn F_5 ( V_2 . V_3 + 0x04 ) ;\r\n}\r\nstatic inline T_2 F_6 ( T_1 V_5 )\r\n{\r\nreturn F_7 ( V_2 . V_3 + V_6 + V_5 ) ;\r\n}\r\nstatic inline T_1 F_8 ( T_1 V_5 )\r\n{\r\nreturn F_9 ( V_2 . V_3 + V_6 + V_5 ) ;\r\n}\r\nstatic inline int F_10 ( void )\r\n{\r\nT_1 V_7 = 0 ;\r\nT_1 V_8 = 0 ;\r\nV_7 = F_4 () ;\r\nwhile ( V_7 & 1 ) {\r\nF_11 ( 1 ) ;\r\nV_7 = F_4 () ;\r\nV_8 ++ ;\r\nif ( V_8 > 100000 ) {\r\nF_12 ( & V_2 . V_9 -> V_10 , L_1 ) ;\r\nreturn - V_11 ;\r\n}\r\n}\r\nif ( ( V_7 >> 1 ) & 1 )\r\nreturn - V_12 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_13 ( T_3 * V_13 , T_2 * V_4 , T_1 V_14 , T_1 V_15 , T_1 V_16 )\r\n{\r\nint V_17 ;\r\nT_1 V_5 = 0 ;\r\nint V_18 ;\r\nT_2 V_19 [ V_20 ] = { } ;\r\nT_1 * V_21 = ( T_1 * ) & V_19 ;\r\nF_14 ( & V_22 ) ;\r\nmemset ( V_19 , 0 , sizeof( V_19 ) ) ;\r\nif ( V_2 . V_9 == NULL ) {\r\nF_15 ( & V_22 ) ;\r\nreturn - V_23 ;\r\n}\r\nfor ( V_17 = 0 ; V_17 < V_14 ; V_17 ++ , V_5 += 2 ) {\r\nV_19 [ V_5 ] = V_13 [ V_17 ] ;\r\nV_19 [ V_5 + 1 ] = V_13 [ V_17 ] >> 8 ;\r\n}\r\nif ( V_16 == V_24 ) {\r\nfor ( V_17 = 0 , V_5 = 0 ; V_17 < V_14 ; V_17 ++ , V_5 += 4 )\r\nF_3 ( V_21 [ V_17 ] , V_5 ) ;\r\nF_1 ( ( V_14 * 2 ) << 16 | V_16 << 12 | 0 << 8 | V_15 ) ;\r\n} else if ( V_16 == V_25 ) {\r\nfor ( V_17 = 0 ; V_17 < V_14 ; V_17 ++ , V_5 += 1 )\r\nV_19 [ V_5 ] = V_4 [ V_17 ] ;\r\nfor ( V_17 = 0 , V_5 = 0 ; V_17 < V_14 ; V_17 ++ , V_5 += 4 )\r\nF_3 ( V_21 [ V_17 ] , V_5 ) ;\r\nF_1 ( ( V_14 * 3 ) << 16 | V_16 << 12 | 0 << 8 | V_15 ) ;\r\n} else if ( V_16 == V_26 ) {\r\nV_19 [ V_5 ] = V_4 [ 0 ] ;\r\nV_19 [ V_5 + 1 ] = V_4 [ 1 ] ;\r\nF_3 ( V_21 [ 0 ] , 0 ) ;\r\nF_1 ( 4 << 16 | V_16 << 12 | 0 << 8 | V_15 ) ;\r\n}\r\nV_18 = F_10 () ;\r\nif ( V_16 == V_24 ) {\r\nF_16 ( V_19 , V_2 . V_3 + 0x90 , 16 ) ;\r\nfor ( V_17 = 0 ; V_17 < V_14 ; V_17 ++ )\r\nV_4 [ V_17 ] = F_6 ( V_17 ) ;\r\n}\r\nF_15 ( & V_22 ) ;\r\nreturn V_18 ;\r\n}\r\nint F_17 ( T_3 V_13 , T_2 * V_4 )\r\n{\r\nreturn F_13 ( & V_13 , V_4 , 1 , V_27 , V_24 ) ;\r\n}\r\nint F_18 ( T_3 V_13 , T_3 * V_4 )\r\n{\r\nT_3 V_28 [ 2 ] = { V_13 , V_13 + 1 } ;\r\nreturn F_13 ( V_28 , ( T_2 * ) V_4 , 2 , V_27 , V_24 ) ;\r\n}\r\nint F_19 ( T_3 V_13 , T_1 * V_4 )\r\n{\r\nT_3 V_28 [ 4 ] = { V_13 , V_13 + 1 , V_13 + 2 , V_13 + 3 } ;\r\nreturn F_13 ( V_28 , ( T_2 * ) V_4 , 4 , V_27 , V_24 ) ;\r\n}\r\nint F_20 ( T_3 V_13 , T_2 V_4 )\r\n{\r\nreturn F_13 ( & V_13 , & V_4 , 1 , V_27 , V_25 ) ;\r\n}\r\nint F_21 ( T_3 V_13 , T_3 V_4 )\r\n{\r\nT_3 V_28 [ 2 ] = { V_13 , V_13 + 1 } ;\r\nreturn F_13 ( V_28 , ( T_2 * ) & V_4 , 2 , V_27 , V_25 ) ;\r\n}\r\nint F_22 ( T_3 V_13 , T_1 V_4 )\r\n{\r\nT_3 V_28 [ 4 ] = { V_13 , V_13 + 1 , V_13 + 2 , V_13 + 3 } ;\r\nreturn F_13 ( V_28 , ( T_2 * ) & V_4 , 4 , V_27 , V_25 ) ;\r\n}\r\nint F_23 ( T_3 * V_13 , T_2 * V_4 , int V_29 )\r\n{\r\nreturn F_13 ( V_13 , V_4 , V_29 , V_27 , V_24 ) ;\r\n}\r\nint F_24 ( T_3 * V_13 , T_2 * V_4 , int V_29 )\r\n{\r\nreturn F_13 ( V_13 , V_4 , V_29 , V_27 , V_25 ) ;\r\n}\r\nint F_25 ( T_3 V_13 , T_2 V_30 , T_2 V_31 )\r\n{\r\nT_2 V_4 [ 2 ] = { V_30 , V_31 } ;\r\nreturn F_13 ( & V_13 , V_4 , 1 , V_27 , V_26 ) ;\r\n}\r\nint F_26 ( int V_1 , int V_32 )\r\n{\r\nint V_18 ;\r\nF_14 ( & V_22 ) ;\r\nif ( V_2 . V_9 == NULL ) {\r\nF_15 ( & V_22 ) ;\r\nreturn - V_23 ;\r\n}\r\nF_1 ( V_32 << 12 | V_1 ) ;\r\nV_18 = F_10 () ;\r\nF_15 ( & V_22 ) ;\r\nreturn V_18 ;\r\n}\r\nint F_27 ( int V_1 , int V_32 , T_1 * V_33 , int V_34 ,\r\nT_1 * V_35 , int V_36 )\r\n{\r\nint V_37 , V_18 ;\r\nF_14 ( & V_22 ) ;\r\nif ( V_2 . V_9 == NULL ) {\r\nF_15 ( & V_22 ) ;\r\nreturn - V_23 ;\r\n}\r\nfor ( V_37 = 0 ; V_37 < V_34 ; V_37 ++ )\r\nF_3 ( * V_33 ++ , 4 * V_37 ) ;\r\nF_1 ( ( V_34 << 16 ) | ( V_32 << 12 ) | V_1 ) ;\r\nV_18 = F_10 () ;\r\nfor ( V_37 = 0 ; V_37 < V_36 ; V_37 ++ )\r\n* V_35 ++ = F_8 ( 4 * V_37 ) ;\r\nF_15 ( & V_22 ) ;\r\nreturn V_18 ;\r\n}\r\nint F_28 ( T_1 V_13 , T_1 * V_4 )\r\n{\r\nT_1 V_1 = 0 ;\r\nF_14 ( & V_22 ) ;\r\nif ( V_2 . V_9 == NULL ) {\r\nF_15 ( & V_22 ) ;\r\nreturn - V_23 ;\r\n}\r\nV_1 = ( V_13 >> 24 ) & 0xFF ;\r\nif ( V_1 == V_38 ) {\r\nF_2 ( V_13 , V_2 . V_39 + V_40 ) ;\r\nF_29 ( 1 ) ;\r\n* V_4 = F_9 ( V_2 . V_39 + V_41 ) ;\r\n} else if ( V_1 == V_42 ) {\r\nF_2 ( * V_4 , V_2 . V_39 + V_41 ) ;\r\nF_29 ( 1 ) ;\r\nF_2 ( V_13 , V_2 . V_39 + V_40 ) ;\r\n} else {\r\nF_12 ( & V_2 . V_9 -> V_10 ,\r\nL_2 , V_1 ) ;\r\nF_15 ( & V_22 ) ;\r\nreturn - V_12 ;\r\n}\r\nF_15 ( & V_22 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_4 F_30 ( int V_43 , void * V_44 )\r\n{\r\nreturn V_45 ;\r\n}\r\nstatic int F_31 ( struct V_46 * V_10 , const struct V_47 * V_16 )\r\n{\r\nint V_18 ;\r\nT_5 V_48 ;\r\nif ( V_2 . V_9 )\r\nreturn - V_49 ;\r\nV_2 . V_9 = F_32 ( V_10 ) ;\r\nV_18 = F_33 ( V_10 ) ;\r\nif ( V_18 )\r\nreturn V_18 ;\r\nV_18 = F_34 ( V_10 , L_3 ) ;\r\nif ( V_18 )\r\nreturn V_18 ;\r\nV_48 = F_35 ( V_10 , 0 ) ;\r\nif ( ! V_48 )\r\nreturn - V_50 ;\r\nif ( F_36 ( V_10 -> V_43 , F_30 , 0 , L_3 , & V_2 ) )\r\nreturn - V_49 ;\r\nV_2 . V_3 = F_37 ( V_51 , V_52 ) ;\r\nif ( ! V_2 . V_3 )\r\nreturn - V_50 ;\r\nV_2 . V_39 = F_37 ( V_53 , V_54 ) ;\r\nif ( ! V_2 . V_39 ) {\r\nF_38 ( V_2 . V_3 ) ;\r\nreturn - V_50 ;\r\n}\r\nF_39 () ;\r\nreturn 0 ;\r\n}\r\nstatic void F_40 ( struct V_46 * V_9 )\r\n{\r\nF_41 ( V_9 -> V_43 , & V_2 ) ;\r\nF_42 ( V_9 ) ;\r\nF_43 ( V_2 . V_9 ) ;\r\nF_38 ( V_2 . V_3 ) ;\r\nF_38 ( V_2 . V_39 ) ;\r\nV_2 . V_9 = NULL ;\r\nF_44 () ;\r\n}\r\nstatic int T_6 F_45 ( void )\r\n{\r\nV_55 = F_46 () ;\r\nif ( V_55 == 0 )\r\nreturn - V_23 ;\r\nreturn F_47 ( & V_56 ) ;\r\n}\r\nstatic void T_7 F_48 ( void )\r\n{\r\nF_49 ( & V_56 ) ;\r\n}
