<stg><name>matrix_mul_Pipeline_writeC_inner</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %zext_ln77_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:2 %N_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %N

]]></Node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln75_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln75

]]></Node>
<StgValue><ssdm name="sext_ln75_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln75_cast = sext i62 %sext_ln75_read

]]></Node>
<StgValue><ssdm name="sext_ln75_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 4096, void @empty_8, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i31 0, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc111

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc111:0 %j_1 = load i31 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc111:3 %icmp_ln75 = icmp_eq  i31 %j_1, i31 %N_read

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc111:5 %add_ln75 = add i31 %j_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc111:6 %br_ln75 = br i1 %icmp_ln75, void %for.inc111.split, void %for.inc114.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="31">
<![CDATA[
for.inc111.split:0 %trunc_ln77 = trunc i31 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc111.split:1 %add_ln77 = add i16 %zext_ln77_read, i16 %trunc_ln77

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="16">
<![CDATA[
for.inc111.split:2 %zext_ln77_1 = zext i16 %add_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc111.split:3 %local_C_addr = getelementptr i32 %local_C, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="local_C_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="16">
<![CDATA[
for.inc111.split:6 %local_C_load = load i16 %local_C_addr

]]></Node>
<StgValue><ssdm name="local_C_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc111.split:9 %store_ln75 = store i31 %add_ln75, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc111:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc111:2 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln75_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc111:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="16">
<![CDATA[
for.inc111.split:6 %local_C_load = load i16 %local_C_addr

]]></Node>
<StgValue><ssdm name="local_C_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
for.inc114.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc111.split:4 %specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln76"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc111.split:5 %specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln75"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
for.inc111.split:7 %bitcast_ln77 = bitcast i32 %local_C_load

]]></Node>
<StgValue><ssdm name="bitcast_ln77"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc111.split:8 %write_ln77 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem2_addr, i32 %bitcast_ln77, i4 15

]]></Node>
<StgValue><ssdm name="write_ln77"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc111.split:10 %br_ln75 = br void %for.inc111

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="gmem2" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem2"/></StgValue>
</port>
<port id="47" name="sext_ln75" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln75"/></StgValue>
</port>
<port id="48" name="N" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="N"/></StgValue>
</port>
<port id="49" name="zext_ln77" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln77"/></StgValue>
</port>
<port id="50" name="local_C" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="52" from="StgValue_51" to="j" fromId="51" toId="6">
</dataflow>
<dataflow id="54" from="_ssdm_op_Read.ap_auto.i16" to="zext_ln77_read" fromId="53" toId="7">
</dataflow>
<dataflow id="55" from="zext_ln77" to="zext_ln77_read" fromId="49" toId="7">
</dataflow>
<dataflow id="57" from="_ssdm_op_Read.ap_auto.i31" to="N_read" fromId="56" toId="8">
</dataflow>
<dataflow id="58" from="N" to="N_read" fromId="48" toId="8">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln75_read" fromId="59" toId="9">
</dataflow>
<dataflow id="61" from="sext_ln75" to="sext_ln75_read" fromId="47" toId="9">
</dataflow>
<dataflow id="62" from="sext_ln75_read" to="sext_ln75_cast" fromId="9" toId="10">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="65" from="gmem2" to="specinterface_ln0" fromId="46" toId="11">
</dataflow>
<dataflow id="67" from="empty_3" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="70" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="72" from="empty_4" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="11">
</dataflow>
<dataflow id="77" from="empty_8" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="79" from="empty_6" to="specinterface_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="80" from="empty_4" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="85" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="86" from="empty_4" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="87" from="empty_4" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="93" from="j" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="94" from="j" to="j_1" fromId="6" toId="14">
</dataflow>
<dataflow id="95" from="j_1" to="icmp_ln75" fromId="14" toId="15">
</dataflow>
<dataflow id="96" from="N_read" to="icmp_ln75" fromId="8" toId="15">
</dataflow>
<dataflow id="97" from="j_1" to="add_ln75" fromId="14" toId="16">
</dataflow>
<dataflow id="99" from="StgValue_98" to="add_ln75" fromId="98" toId="16">
</dataflow>
<dataflow id="100" from="icmp_ln75" to="br_ln75" fromId="15" toId="17">
</dataflow>
<dataflow id="101" from="j_1" to="trunc_ln77" fromId="14" toId="18">
</dataflow>
<dataflow id="102" from="zext_ln77_read" to="add_ln77" fromId="7" toId="19">
</dataflow>
<dataflow id="103" from="trunc_ln77" to="add_ln77" fromId="18" toId="19">
</dataflow>
<dataflow id="104" from="add_ln77" to="zext_ln77_1" fromId="19" toId="20">
</dataflow>
<dataflow id="105" from="local_C" to="local_C_addr" fromId="50" toId="21">
</dataflow>
<dataflow id="107" from="StgValue_106" to="local_C_addr" fromId="106" toId="21">
</dataflow>
<dataflow id="108" from="zext_ln77_1" to="local_C_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="109" from="local_C_addr" to="local_C_load" fromId="21" toId="22">
</dataflow>
<dataflow id="110" from="add_ln75" to="store_ln75" fromId="16" toId="23">
</dataflow>
<dataflow id="111" from="j" to="store_ln75" fromId="6" toId="23">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="112" toId="24">
</dataflow>
<dataflow id="114" from="gmem2" to="specbitsmap_ln0" fromId="46" toId="24">
</dataflow>
<dataflow id="115" from="gmem2" to="gmem2_addr" fromId="46" toId="25">
</dataflow>
<dataflow id="116" from="sext_ln75_cast" to="gmem2_addr" fromId="10" toId="25">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="117" toId="26">
</dataflow>
<dataflow id="120" from="StgValue_119" to="empty" fromId="119" toId="26">
</dataflow>
<dataflow id="122" from="StgValue_121" to="empty" fromId="121" toId="26">
</dataflow>
<dataflow id="123" from="StgValue_106" to="empty" fromId="106" toId="26">
</dataflow>
<dataflow id="124" from="local_C_addr" to="local_C_load" fromId="21" toId="27">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecPipeline" to="specpipeline_ln76" fromId="125" toId="28">
</dataflow>
<dataflow id="127" from="StgValue_51" to="specpipeline_ln76" fromId="51" toId="28">
</dataflow>
<dataflow id="128" from="StgValue_68" to="specpipeline_ln76" fromId="68" toId="28">
</dataflow>
<dataflow id="129" from="StgValue_68" to="specpipeline_ln76" fromId="68" toId="28">
</dataflow>
<dataflow id="130" from="StgValue_68" to="specpipeline_ln76" fromId="68" toId="28">
</dataflow>
<dataflow id="131" from="empty_4" to="specpipeline_ln76" fromId="71" toId="28">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopName" to="specloopname_ln75" fromId="132" toId="29">
</dataflow>
<dataflow id="135" from="empty_16" to="specloopname_ln75" fromId="134" toId="29">
</dataflow>
<dataflow id="136" from="local_C_load" to="bitcast_ln77" fromId="27" toId="30">
</dataflow>
<dataflow id="138" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln77" fromId="137" toId="31">
</dataflow>
<dataflow id="139" from="gmem2_addr" to="write_ln77" fromId="25" toId="31">
</dataflow>
<dataflow id="140" from="bitcast_ln77" to="write_ln77" fromId="30" toId="31">
</dataflow>
<dataflow id="142" from="StgValue_141" to="write_ln77" fromId="141" toId="31">
</dataflow>
<dataflow id="143" from="icmp_ln75" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="144" from="icmp_ln75" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
