;redcode
;assert 1
	SPL -9, @-22
	MOV 100, @802
	MOV @210, 36
	MOV -507, <-20
	ADD -1, <-22
	ADD -1, <-22
	MOV -11, <-25
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV @210, 36
	MOV @210, 36
	MOV @210, 36
	MOV @610, 97
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	ADD @121, 102
	SLT -781, 0
	SUB @50, @2
	SUB 12, @10
	SUB #72, @200
	MOV 100, @802
	SUB 12, @10
	MOV -507, <-20
	ADD 270, <60
	MOV -507, <-20
	MOV -507, <-20
	SUB 100, -100
	SUB @127, -106
	MOV -507, <-20
	SUB 100, -100
	SUB @127, -106
	ADD 10, -6
	ADD 10, -6
	SUB #12, @0
	MOV @210, 36
	MOV @210, 36
	SUB 100, -100
	MOV @610, 97
	MOV @610, 97
	SUB 100, -100
	SPL -9, @-22
	ADD -1, <-22
	SUB 12, @10
	MOV @210, 36
	SLT 290, 11
	ADD -1, <-22
	MOV 100, @802
	MOV 100, @802
	MOV @210, 36
