

================================================================
== Vitis HLS Report for 'quant_ap_uint_256_ap_int_32_ap_int_8_32u_s'
================================================================
* Date:           Mon Jun  3 15:12:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.365 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                              |                                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                   Instance                                   |                               Module                               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1_fu_96  |quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     403|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    67|    1088|    9185|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     101|    -|
|Register         |        -|     -|     177|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    67|    1265|    9689|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     3|      ~0|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |                                   Instance                                   |                               Module                               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |mul_32s_32s_32_1_1_U78                                                        |mul_32s_32s_32_1_1                                                  |        0|   3|     0|    20|    0|
    |grp_quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1_fu_96  |quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1  |        0|  64|  1088|  9165|    0|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                         |                                                                    |        0|  67|  1088|  9185|    0|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |quant_shift_op_fu_152_p2     |         +|   0|  0|   39|          32|           5|
    |sub16_fu_170_p2              |         +|   0|  0|   40|          33|           2|
    |sub_fu_131_p2                |         -|   0|  0|   39|           1|          32|
    |cmp12_fu_145_p2              |      icmp|   0|  0|   20|          32|           1|
    |cmp6_fu_126_p2               |      icmp|   0|  0|   20|          32|           1|
    |ap_block_state1              |        or|   0|  0|    2|           1|           1|
    |left_shift_fu_136_p3         |    select|   0|  0|   32|           1|           1|
    |total_right_shift_fu_157_p3  |    select|   0|  0|   32|           1|          32|
    |shl17_fu_180_p2              |       shl|   0|  0|  179|           1|          64|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Total                        |          |   0|  0|  403|         134|         139|
    +-----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  20|          4|    1|          4|
    |ap_done            |   9|          2|    1|          2|
    |data_out1_read     |   9|          2|    1|          2|
    |fm_COLS_blk_n      |   9|          2|    1|          2|
    |fm_COLS_c_blk_n    |   9|          2|    1|          2|
    |fm_ROWS_blk_n      |   9|          2|    1|          2|
    |fm_ROWS_c_blk_n    |   9|          2|    1|          2|
    |quant_mul_blk_n    |   9|          2|    1|          2|
    |quant_out2_write   |   9|          2|    1|          2|
    |quant_shift_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 101|         22|   10|         22|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                           | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                  |   3|   0|    3|          0|
    |ap_done_reg                                                                                |   1|   0|    1|          0|
    |cmp12_reg_213                                                                              |   1|   0|    1|          0|
    |div_cast_reg_203                                                                           |  27|   0|   27|          0|
    |empty_reg_223                                                                              |  32|   0|   32|          0|
    |grp_quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |left_shift_reg_208                                                                         |  32|   0|   32|          0|
    |quant_mul_read_reg_191                                                                     |  16|   0|   16|          0|
    |quant_shift_read_reg_196                                                                   |  32|   0|   32|          0|
    |total_right_shift_reg_218                                                                  |  32|   0|   32|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                      | 177|   0|  177|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+-------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |                  Source Object                  |    C Type    |
+----------------------------+-----+------+------------+-------------------------------------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>|  return value|
|ap_continue                 |   in|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>|  return value|
|data_out1_dout              |   in|  1024|     ap_fifo|                                        data_out1|       pointer|
|data_out1_num_data_valid    |   in|     7|     ap_fifo|                                        data_out1|       pointer|
|data_out1_fifo_cap          |   in|     7|     ap_fifo|                                        data_out1|       pointer|
|data_out1_empty_n           |   in|     1|     ap_fifo|                                        data_out1|       pointer|
|data_out1_read              |  out|     1|     ap_fifo|                                        data_out1|       pointer|
|fm_ROWS_dout                |   in|    32|     ap_fifo|                                          fm_ROWS|       pointer|
|fm_ROWS_num_data_valid      |   in|     3|     ap_fifo|                                          fm_ROWS|       pointer|
|fm_ROWS_fifo_cap            |   in|     3|     ap_fifo|                                          fm_ROWS|       pointer|
|fm_ROWS_empty_n             |   in|     1|     ap_fifo|                                          fm_ROWS|       pointer|
|fm_ROWS_read                |  out|     1|     ap_fifo|                                          fm_ROWS|       pointer|
|fm_COLS_dout                |   in|    32|     ap_fifo|                                          fm_COLS|       pointer|
|fm_COLS_num_data_valid      |   in|     2|     ap_fifo|                                          fm_COLS|       pointer|
|fm_COLS_fifo_cap            |   in|     2|     ap_fifo|                                          fm_COLS|       pointer|
|fm_COLS_empty_n             |   in|     1|     ap_fifo|                                          fm_COLS|       pointer|
|fm_COLS_read                |  out|     1|     ap_fifo|                                          fm_COLS|       pointer|
|quant_out2_din              |  out|   256|     ap_fifo|                                       quant_out2|       pointer|
|quant_out2_num_data_valid   |   in|     2|     ap_fifo|                                       quant_out2|       pointer|
|quant_out2_fifo_cap         |   in|     2|     ap_fifo|                                       quant_out2|       pointer|
|quant_out2_full_n           |   in|     1|     ap_fifo|                                       quant_out2|       pointer|
|quant_out2_write            |  out|     1|     ap_fifo|                                       quant_out2|       pointer|
|quant_shift_dout            |   in|    32|     ap_fifo|                                      quant_shift|       pointer|
|quant_shift_num_data_valid  |   in|     3|     ap_fifo|                                      quant_shift|       pointer|
|quant_shift_fifo_cap        |   in|     3|     ap_fifo|                                      quant_shift|       pointer|
|quant_shift_empty_n         |   in|     1|     ap_fifo|                                      quant_shift|       pointer|
|quant_shift_read            |  out|     1|     ap_fifo|                                      quant_shift|       pointer|
|quant_mul_dout              |   in|    16|     ap_fifo|                                        quant_mul|       pointer|
|quant_mul_num_data_valid    |   in|     3|     ap_fifo|                                        quant_mul|       pointer|
|quant_mul_fifo_cap          |   in|     3|     ap_fifo|                                        quant_mul|       pointer|
|quant_mul_empty_n           |   in|     1|     ap_fifo|                                        quant_mul|       pointer|
|quant_mul_read              |  out|     1|     ap_fifo|                                        quant_mul|       pointer|
|fm_ROWS_c_din               |  out|    32|     ap_fifo|                                        fm_ROWS_c|       pointer|
|fm_ROWS_c_num_data_valid    |   in|     2|     ap_fifo|                                        fm_ROWS_c|       pointer|
|fm_ROWS_c_fifo_cap          |   in|     2|     ap_fifo|                                        fm_ROWS_c|       pointer|
|fm_ROWS_c_full_n            |   in|     1|     ap_fifo|                                        fm_ROWS_c|       pointer|
|fm_ROWS_c_write             |  out|     1|     ap_fifo|                                        fm_ROWS_c|       pointer|
|fm_COLS_c_din               |  out|    32|     ap_fifo|                                        fm_COLS_c|       pointer|
|fm_COLS_c_num_data_valid    |   in|     2|     ap_fifo|                                        fm_COLS_c|       pointer|
|fm_COLS_c_fifo_cap          |   in|     2|     ap_fifo|                                        fm_COLS_c|       pointer|
|fm_COLS_c_full_n            |   in|     1|     ap_fifo|                                        fm_COLS_c|       pointer|
|fm_COLS_c_write             |  out|     1|     ap_fifo|                                        fm_COLS_c|       pointer|
+----------------------------+-----+------+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.25>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%quant_mul_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %quant_mul"   --->   Operation 4 'read' 'quant_mul_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%quant_shift_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %quant_shift"   --->   Operation 5 'read' 'quant_shift_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%fm_COLS_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %fm_COLS"   --->   Operation 6 'read' 'fm_COLS_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %fm_COLS_c, i32 %fm_COLS_read"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%fm_ROWS_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %fm_ROWS"   --->   Operation 8 'read' 'fm_ROWS_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %fm_ROWS_c, i32 %fm_ROWS_read"   --->   Operation 9 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (3.42ns)   --->   "%mul = mul i32 %fm_COLS_read, i32 %fm_ROWS_read"   --->   Operation 10 'mul' 'mul' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%div_cast = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %mul, i32 5, i32 31"   --->   Operation 11 'partselect' 'div_cast' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.39>
ST_2 : Operation 12 [1/1] (0.99ns)   --->   "%cmp6 = icmp_sgt  i32 %quant_shift_read, i32 0"   --->   Operation 12 'icmp' 'cmp6' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.01ns)   --->   "%sub = sub i32 0, i32 %quant_shift_read"   --->   Operation 13 'sub' 'sub' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.44ns)   --->   "%left_shift = select i1 %cmp6, i32 0, i32 %sub"   --->   Operation 14 'select' 'left_shift' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.99ns)   --->   "%cmp12 = icmp_sgt  i32 %left_shift, i32 0"   --->   Operation 15 'icmp' 'cmp12' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.01ns)   --->   "%quant_shift_op = add i32 %quant_shift_read, i32 31"   --->   Operation 16 'add' 'quant_shift_op' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.44ns)   --->   "%total_right_shift = select i1 %cmp6, i32 %quant_shift_op, i32 31"   --->   Operation 17 'select' 'total_right_shift' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%total_right_shift_cast = sext i32 %total_right_shift"   --->   Operation 18 'sext' 'total_right_shift_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.01ns)   --->   "%sub16 = add i33 %total_right_shift_cast, i33 8589934591"   --->   Operation 19 'add' 'sub16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sub16_cast = sext i33 %sub16"   --->   Operation 20 'sext' 'sub16_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.46ns)   --->   "%shl17 = shl i64 1, i64 %sub16_cast"   --->   Operation 21 'shl' 'shl17' <Predicate = true> <Delay = 1.46> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = trunc i64 %shl17"   --->   Operation 22 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_64 = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.45ns)   --->   "%call_ln0 = call void @quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_100_1, i27 %div_cast, i1024 %data_out1, i32 %left_shift, i1 %cmp12, i16 %quant_mul_read, i32 %empty, i32 %total_right_shift, i256 %quant_out2"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %quant_mul, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %quant_shift, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_ROWS, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_ROWS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %quant_out2, void @empty_17, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %data_out1, void @empty_17, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_100_1, i27 %div_cast, i1024 %data_out1, i32 %left_shift, i1 %cmp12, i16 %quant_mul_read, i32 %empty, i32 %total_right_shift, i256 %quant_out2"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:123]   --->   Operation 34 'ret' 'ret_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fm_ROWS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fm_COLS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ quant_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ quant_shift]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ quant_mul]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fm_ROWS_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fm_COLS_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
quant_mul_read         (read         ) [ 0011]
quant_shift_read       (read         ) [ 0010]
fm_COLS_read           (read         ) [ 0000]
write_ln0              (write        ) [ 0000]
fm_ROWS_read           (read         ) [ 0000]
write_ln0              (write        ) [ 0000]
mul                    (mul          ) [ 0000]
div_cast               (partselect   ) [ 0011]
cmp6                   (icmp         ) [ 0000]
sub                    (sub          ) [ 0000]
left_shift             (select       ) [ 0001]
cmp12                  (icmp         ) [ 0001]
quant_shift_op         (add          ) [ 0000]
total_right_shift      (select       ) [ 0001]
total_right_shift_cast (sext         ) [ 0000]
sub16                  (add          ) [ 0000]
sub16_cast             (sext         ) [ 0000]
shl17                  (shl          ) [ 0000]
empty                  (trunc        ) [ 0001]
empty_64               (wait         ) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
call_ln0               (call         ) [ 0000]
ret_ln123              (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_out1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fm_ROWS">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_ROWS"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fm_COLS">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_COLS"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="quant_out2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant_out2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="quant_shift">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant_shift"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="quant_mul">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant_mul"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fm_ROWS_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_ROWS_c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fm_COLS_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_COLS_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_100_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="quant_mul_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="quant_mul_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="quant_shift_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="quant_shift_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="fm_COLS_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_COLS_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="fm_ROWS_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_ROWS_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="27" slack="1"/>
<pin id="99" dir="0" index="2" bw="1024" slack="0"/>
<pin id="100" dir="0" index="3" bw="32" slack="0"/>
<pin id="101" dir="0" index="4" bw="1" slack="0"/>
<pin id="102" dir="0" index="5" bw="16" slack="1"/>
<pin id="103" dir="0" index="6" bw="32" slack="0"/>
<pin id="104" dir="0" index="7" bw="32" slack="0"/>
<pin id="105" dir="0" index="8" bw="256" slack="0"/>
<pin id="106" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mul_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="div_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="27" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="0" index="3" bw="6" slack="0"/>
<pin id="121" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cmp6_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp6/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sub_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="left_shift_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="left_shift/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="cmp12_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp12/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="quant_shift_op_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="6" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="quant_shift_op/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="total_right_shift_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="0"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="total_right_shift/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="total_right_shift_cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="total_right_shift_cast/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sub16_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub16/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sub16_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="33" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub16_cast/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="shl17_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="33" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl17/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="empty_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="quant_mul_read_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="1"/>
<pin id="193" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="quant_mul_read "/>
</bind>
</comp>

<comp id="196" class="1005" name="quant_shift_read_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="quant_shift_read "/>
</bind>
</comp>

<comp id="203" class="1005" name="div_cast_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="27" slack="1"/>
<pin id="205" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="div_cast "/>
</bind>
</comp>

<comp id="208" class="1005" name="left_shift_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left_shift "/>
</bind>
</comp>

<comp id="213" class="1005" name="cmp12_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp12 "/>
</bind>
</comp>

<comp id="218" class="1005" name="total_right_shift_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="total_right_shift "/>
</bind>
</comp>

<comp id="223" class="1005" name="empty_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="68" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="96" pin=8"/></net>

<net id="114"><net_src comp="68" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="82" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="110" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="126" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="131" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="144"><net_src comp="136" pin="3"/><net_sink comp="96" pin=3"/></net>

<net id="149"><net_src comp="136" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="145" pin="2"/><net_sink comp="96" pin=4"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="126" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="152" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="157" pin="3"/><net_sink comp="96" pin=7"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="96" pin=6"/></net>

<net id="194"><net_src comp="56" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="96" pin=5"/></net>

<net id="199"><net_src comp="62" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="206"><net_src comp="116" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="211"><net_src comp="136" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="216"><net_src comp="145" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="221"><net_src comp="157" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="96" pin=7"/></net>

<net id="226"><net_src comp="186" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="96" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: quant_out2 | {2 3 }
	Port: fm_ROWS_c | {1 }
	Port: fm_COLS_c | {1 }
 - Input state : 
	Port: quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u> : data_out1 | {2 3 }
	Port: quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u> : fm_ROWS | {1 }
	Port: quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u> : fm_COLS | {1 }
	Port: quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u> : quant_shift | {1 }
	Port: quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u> : quant_mul | {1 }
  - Chain level:
	State 1
		div_cast : 1
	State 2
		left_shift : 1
		cmp12 : 2
		total_right_shift : 1
		total_right_shift_cast : 2
		sub16 : 3
		sub16_cast : 4
		shl17 : 5
		empty : 6
		call_ln0 : 7
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                Functional Unit                               |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1_fu_96 |    64   |   1181  |   9107  |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|    shl   |                                 shl17_fu_180                                 |    0    |    0    |   106   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|    add   |                             quant_shift_op_fu_152                            |    0    |    0    |    39   |
|          |                                 sub16_fu_170                                 |    0    |    0    |    39   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|  select  |                               left_shift_fu_136                              |    0    |    0    |    32   |
|          |                           total_right_shift_fu_157                           |    0    |    0    |    32   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                                  cmp6_fu_126                                 |    0    |    0    |    20   |
|          |                                 cmp12_fu_145                                 |    0    |    0    |    20   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|    sub   |                                  sub_fu_131                                  |    0    |    0    |    39   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|    mul   |                                  mul_fu_110                                  |    3    |    0    |    20   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|          |                           quant_mul_read_read_fu_56                          |    0    |    0    |    0    |
|   read   |                          quant_shift_read_read_fu_62                         |    0    |    0    |    0    |
|          |                            fm_COLS_read_read_fu_68                           |    0    |    0    |    0    |
|          |                            fm_ROWS_read_read_fu_82                           |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                             write_ln0_write_fu_74                            |    0    |    0    |    0    |
|          |                             write_ln0_write_fu_88                            |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                div_cast_fu_116                               |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|   sext   |                         total_right_shift_cast_fu_166                        |    0    |    0    |    0    |
|          |                               sub16_cast_fu_176                              |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                                 empty_fu_186                                 |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                              |    67   |   1181  |   9454  |
|----------|------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      cmp12_reg_213      |    1   |
|     div_cast_reg_203    |   27   |
|      empty_reg_223      |   32   |
|    left_shift_reg_208   |   32   |
|  quant_mul_read_reg_191 |   16   |
| quant_shift_read_reg_196|   32   |
|total_right_shift_reg_218|   32   |
+-------------------------+--------+
|          Total          |   172  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Comp                                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1_fu_96 |  p3  |   2  |  32  |   64   ||    9    |
| grp_quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1_fu_96 |  p4  |   2  |   1  |    2   ||    9    |
| grp_quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1_fu_96 |  p6  |   2  |  32  |   64   ||    9    |
| grp_quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1_fu_96 |  p7  |   2  |  32  |   64   ||    9    |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Total                                    |      |      |      |   194  ||  1.708  ||    36   |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   67   |    -   |  1181  |  9454  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   172  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   67   |    1   |  1353  |  9490  |
+-----------+--------+--------+--------+--------+
