Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto d11fd9260a384bc3a26442db9652b4b0 --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="art...
Compiling module xil_defaultlib.BRAM2_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.BRAM2 [bram2_default]
Compiling architecture structure of entity xil_defaultlib.BRAM2_wrapper [bram2_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_File [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter [shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_mem_path [proc_mem_path_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_proc_path [mem_proc_path_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath
Built simulation snapshot datapath_behav
