#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 11 11:41:15 2024
# Process ID: 20652
# Current directory: C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8492 C:\Users\Legion\Desktop\loongarch\mycpu_env\module_verify\cache_verify\run_vivado\project\loongson.xpr
# Log file: C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/vivado.log
# Journal file: C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project'
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/ysyx_23060024_ICACHE.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 889.480 ; gain = 248.242
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/ysyx_23060024_ICACHE.v] -no_script -reset -force -quiet
remove_files  C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/ysyx_23060024_ICACHE.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim'
"xelab -wto 951ece56312641ae942e0377eceec932 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 951ece56312641ae942e0377eceec932 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'ADDRA' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:390]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 1 for port 'DINA' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:379]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'ADDRA' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:380]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.uncache
Compiling module xil_defaultlib.RAM_256X32
Compiling module xil_defaultlib.RAM_256X21
Compiling module xil_defaultlib.Regfile_256X1
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.cache_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 11 11:43:23 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 913.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 957.039 ; gain = 52.875
run 6 us
cacheres wrong at index 00
=========================================================
Test end!
----FAIL!!!
$finish called at time : 3475 ns : File "C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/testbench/testbench.v" Line 50
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/cache_top/cache/ret_last}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/cache_top/cache/uncache/axi_arvalid}} {{/tb_top/cache_top/cache/uncache/axi_raddr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 6 us
cacheres wrong at index 00
=========================================================
Test end!
----FAIL!!!
$finish called at time : 3475 ns : File "C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/testbench/testbench.v" Line 50
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/cache_top/cache/uncache/rd_rdy}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 6 us
cacheres wrong at index 00
=========================================================
Test end!
----FAIL!!!
$finish called at time : 3475 ns : File "C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/testbench/testbench.v" Line 50
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/cache_top/cache/uncache/ret_valid}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/xilinx_ip/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/RAM_256X21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_256X21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/RAM_256X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_256X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/Regfile_256X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_256X1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
WARNING: [VRFC 10-3248] data object 'cache_index' is already declared [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:90]
WARNING: [VRFC 10-3703] second declaration of 'cache_index' ignored [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:90]
INFO: [VRFC 10-2458] undeclared symbol cache_hezard, assumed default net type wire [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:182]
INFO: [VRFC 10-2458] undeclared symbol dirty_signal, assumed default net type wire [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:205]
INFO: [VRFC 10-2458] undeclared symbol dirty_wdata, assumed default net type wire [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:256]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_top
INFO: [VRFC 10-2458] undeclared symbol clk_g, assumed default net type wire [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache_top.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/uncache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uncache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/testbench/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim'
"xelab -wto 951ece56312641ae942e0377eceec932 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 951ece56312641ae942e0377eceec932 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'ADDRA' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:390]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 1 for port 'DINA' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:379]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'ADDRA' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:380]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.uncache
Compiling module xil_defaultlib.RAM_256X32
Compiling module xil_defaultlib.RAM_256X21
Compiling module xil_defaultlib.Regfile_256X1
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.cache_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 979.336 ; gain = 0.000
run 6 us
index 00 finished
index 00 finished
index 01 finished
index 01 finished
run all
index 02 finished
index 02 finished
index 03 finished
index 03 finished
index 04 finished
index 04 finished
index 05 finished
index 05 finished
index 06 finished
index 06 finished
index 07 finished
index 07 finished
index 08 finished
index 08 finished
index 09 finished
index 09 finished
index 0a finished
index 0a finished
index 0b finished
index 0b finished
index 0c finished
index 0c finished
index 0d finished
index 0d finished
index 0e finished
index 0e finished
index 0f finished
index 0f finished
index 10 finished
index 10 finished
index 11 finished
index 11 finished
index 12 finished
index 12 finished
index 13 finished
index 13 finished
index 14 finished
index 14 finished
index 15 finished
index 15 finished
index 16 finished
index 16 finished
index 17 finished
index 17 finished
index 18 finished
index 18 finished
index 19 finished
index 19 finished
index 1a finished
index 1a finished
index 1b finished
index 1b finished
index 1c finished
index 1c finished
index 1d finished
index 1d finished
index 1e finished
index 1e finished
index 1f finished
index 1f finished
index 20 finished
index 20 finished
index 21 finished
index 21 finished
index 22 finished
index 22 finished
index 23 finished
index 23 finished
index 24 finished
index 24 finished
index 25 finished
index 25 finished
index 26 finished
index 26 finished
index 27 finished
index 27 finished
index 28 finished
index 28 finished
index 29 finished
index 29 finished
index 2a finished
index 2a finished
index 2b finished
index 2b finished
index 2c finished
index 2c finished
index 2d finished
index 2d finished
index 2e finished
index 2e finished
index 2f finished
index 2f finished
index 30 finished
index 30 finished
index 31 finished
index 31 finished
index 32 finished
index 32 finished
index 33 finished
index 33 finished
index 34 finished
index 34 finished
index 35 finished
index 35 finished
index 36 finished
index 36 finished
index 37 finished
index 37 finished
index 38 finished
index 38 finished
index 39 finished
index 39 finished
index 3a finished
index 3a finished
index 3b finished
index 3b finished
index 3c finished
index 3c finished
index 3d finished
index 3d finished
index 3e finished
index 3e finished
index 3f finished
index 3f finished
index 40 finished
index 40 finished
index 41 finished
index 41 finished
index 42 finished
index 42 finished
index 43 finished
index 43 finished
index 44 finished
index 44 finished
index 45 finished
index 45 finished
index 46 finished
index 46 finished
index 47 finished
index 47 finished
index 48 finished
index 48 finished
index 49 finished
index 49 finished
index 4a finished
index 4a finished
index 4b finished
index 4b finished
index 4c finished
index 4c finished
index 4d finished
index 4d finished
index 4e finished
index 4e finished
index 4f finished
index 4f finished
index 50 finished
index 50 finished
index 51 finished
index 51 finished
index 52 finished
index 52 finished
index 53 finished
index 53 finished
index 54 finished
index 54 finished
index 55 finished
index 55 finished
index 56 finished
index 56 finished
index 57 finished
index 57 finished
index 58 finished
index 58 finished
index 59 finished
index 59 finished
index 5a finished
index 5a finished
index 5b finished
index 5b finished
index 5c finished
index 5c finished
index 5d finished
index 5d finished
index 5e finished
index 5e finished
index 5f finished
index 5f finished
index 60 finished
index 60 finished
index 61 finished
index 61 finished
index 62 finished
index 62 finished
index 63 finished
index 63 finished
index 64 finished
index 64 finished
index 65 finished
index 65 finished
index 66 finished
index 66 finished
index 67 finished
index 67 finished
index 68 finished
index 68 finished
index 69 finished
index 69 finished
index 6a finished
index 6a finished
index 6b finished
index 6b finished
index 6c finished
index 6c finished
index 6d finished
index 6d finished
index 6e finished
index 6e finished
index 6f finished
index 6f finished
index 70 finished
index 70 finished
index 71 finished
index 71 finished
index 72 finished
index 72 finished
index 73 finished
index 73 finished
index 74 finished
index 74 finished
index 75 finished
index 75 finished
index 76 finished
index 76 finished
index 77 finished
index 77 finished
index 78 finished
index 78 finished
index 79 finished
index 79 finished
index 7a finished
index 7a finished
index 7b finished
index 7b finished
index 7c finished
index 7c finished
index 7d finished
index 7d finished
index 7e finished
index 7e finished
index 7f finished
index 7f finished
index 80 finished
index 80 finished
index 81 finished
index 81 finished
index 82 finished
index 82 finished
index 83 finished
index 83 finished
index 84 finished
index 84 finished
index 85 finished
index 85 finished
index 86 finished
index 86 finished
index 87 finished
index 87 finished
index 88 finished
index 88 finished
index 89 finished
index 89 finished
index 8a finished
index 8a finished
index 8b finished
index 8b finished
index 8c finished
index 8c finished
index 8d finished
index 8d finished
index 8e finished
index 8e finished
index 8f finished
index 8f finished
index 90 finished
index 90 finished
index 91 finished
index 91 finished
index 92 finished
index 92 finished
index 93 finished
index 93 finished
index 94 finished
index 94 finished
index 95 finished
index 95 finished
index 96 finished
index 96 finished
index 97 finished
index 97 finished
index 98 finished
index 98 finished
index 99 finished
index 99 finished
index 9a finished
index 9a finished
index 9b finished
index 9b finished
index 9c finished
index 9c finished
index 9d finished
index 9d finished
index 9e finished
index 9e finished
index 9f finished
index 9f finished
index a0 finished
index a0 finished
index a1 finished
index a1 finished
index a2 finished
index a2 finished
index a3 finished
index a3 finished
index a4 finished
index a4 finished
index a5 finished
index a5 finished
index a6 finished
index a6 finished
index a7 finished
index a7 finished
index a8 finished
index a8 finished
index a9 finished
index a9 finished
index aa finished
index aa finished
index ab finished
index ab finished
index ac finished
index ac finished
index ad finished
index ad finished
index ae finished
index ae finished
index af finished
index af finished
index b0 finished
index b0 finished
index b1 finished
index b1 finished
index b2 finished
index b2 finished
index b3 finished
index b3 finished
index b4 finished
index b4 finished
index b5 finished
index b5 finished
index b6 finished
index b6 finished
index b7 finished
index b7 finished
index b8 finished
index b8 finished
index b9 finished
index b9 finished
index ba finished
index ba finished
index bb finished
index bb finished
index bc finished
index bc finished
index bd finished
index bd finished
index be finished
index be finished
index bf finished
index bf finished
index c0 finished
index c0 finished
index c1 finished
index c1 finished
index c2 finished
index c2 finished
index c3 finished
index c3 finished
index c4 finished
index c4 finished
index c5 finished
index c5 finished
index c6 finished
index c6 finished
index c7 finished
index c7 finished
index c8 finished
index c8 finished
index c9 finished
index c9 finished
index ca finished
index ca finished
index cb finished
index cb finished
index cc finished
index cc finished
index cd finished
index cd finished
index ce finished
index ce finished
index cf finished
index cf finished
index d0 finished
index d0 finished
index d1 finished
index d1 finished
index d2 finished
index d2 finished
index d3 finished
index d3 finished
index d4 finished
index d4 finished
index d5 finished
index d5 finished
index d6 finished
index d6 finished
index d7 finished
index d7 finished
index d8 finished
index d8 finished
index d9 finished
index d9 finished
index da finished
index da finished
index db finished
index db finished
index dc finished
index dc finished
index dd finished
index dd finished
index de finished
index de finished
index df finished
index df finished
index e0 finished
index e0 finished
index e1 finished
index e1 finished
index e2 finished
index e2 finished
index e3 finished
index e3 finished
index e4 finished
index e4 finished
index e5 finished
index e5 finished
index e6 finished
index e6 finished
index e7 finished
index e7 finished
index e8 finished
index e8 finished
index e9 finished
index e9 finished
index ea finished
index ea finished
index eb finished
index eb finished
index ec finished
index ec finished
index ed finished
index ed finished
index ee finished
index ee finished
index ef finished
index ef finished
index f0 finished
index f0 finished
index f1 finished
index f1 finished
index f2 finished
index f2 finished
index f3 finished
index f3 finished
index f4 finished
index f4 finished
index f5 finished
index f5 finished
index f6 finished
index f6 finished
index f7 finished
index f7 finished
index f8 finished
index f8 finished
index f9 finished
index f9 finished
index fa finished
index fa finished
index fb finished
index fb finished
index fc finished
index fc finished
index fd finished
index fd finished
index fe finished
index fe finished
index ff finished
=========================================================
Test end!
----PASS!!!
$finish called at time : 585755 ns : File "C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/testbench/testbench.v" Line 35
save_wave_config {C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 13:51:41 2024...
