{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749558883873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749558883873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 21:34:43 2025 " "Processing started: Tue Jun 10 21:34:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749558883873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1749558883873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1749558883873 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1749558883978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1749558884133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1749558884133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749558884151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749558884152 ""}
{ "Info" "ISTA_SDC_FOUND" "max10.sdc " "Reading SDC File: 'max10.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1749558884234 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1749558884236 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1749558884236 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1749558884238 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) SPI_CLK (Rise) setup and hold " "From SPI_CLK (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558884242 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) SPI_CLK (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558884242 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From SPI_CLK (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558884242 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558884242 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1749558884242 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1749558884243 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1749558884257 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1749558884262 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1749558884263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.526 " "Worst-case setup slack is -5.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.526             -43.627 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -5.526             -43.627 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.340             -46.699 SPI_CLK  " "   -4.340             -46.699 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749558884264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.362               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.284               0.000 SPI_CLK  " "    2.284               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749558884267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749558884269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749558884271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.855 " "Worst-case minimum pulse width slack is 2.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.855               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.855               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.277               0.000 SPI_CLK  " "    4.277               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.877               0.000 CLK50M  " "    9.877               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749558884272 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1749558884290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1749558884314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1749558884581 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) SPI_CLK (Rise) setup and hold " "From SPI_CLK (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558884621 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) SPI_CLK (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558884621 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From SPI_CLK (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558884621 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558884621 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1749558884621 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1749558884625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.148 " "Worst-case setup slack is -5.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.148             -40.610 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -5.148             -40.610 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.250             -45.634 SPI_CLK  " "   -4.250             -45.634 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749558884627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.324               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.022               0.000 SPI_CLK  " "    2.022               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749558884629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749558884631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749558884633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.865 " "Worst-case minimum pulse width slack is 2.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.865               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.865               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.202               0.000 SPI_CLK  " "    4.202               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.881               0.000 CLK50M  " "    9.881               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749558884635 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1749558884643 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) SPI_CLK (Rise) setup and hold " "From SPI_CLK (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558884754 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) SPI_CLK (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to SPI_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558884754 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SPI_CLK (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From SPI_CLK (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558884754 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) setup and hold " "From u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) to u0\|altpll_0\|sd1\|pll7\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749558884754 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1749558884754 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1749558884755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.934 " "Worst-case setup slack is -1.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.934             -15.157 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -1.934             -15.157 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.782             -20.095 SPI_CLK  " "   -1.782             -20.095 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749558884757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.152               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 SPI_CLK  " "    0.974               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749558884759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749558884762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749558884764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.907 " "Worst-case minimum pulse width slack is 2.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.907               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.907               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.783               0.000 SPI_CLK  " "    3.783               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.504               0.000 CLK50M  " "    9.504               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749558884765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749558884765 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1749558885260 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1749558885260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749558885301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 10 21:34:45 2025 " "Processing ended: Tue Jun 10 21:34:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749558885301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749558885301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749558885301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1749558885301 ""}
