$date
	Mon May 13 18:07:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module gcd_coprocessor_testbench $end
$var wire 1 ! result_val $end
$var wire 16 " result_bits [15:0] $end
$var wire 1 # operands_rdy $end
$var reg 1 $ clk $end
$var reg 64 % cycle_count [63:0] $end
$var reg 1 & done $end
$var reg 16 ' operands_bits_A [15:0] $end
$var reg 16 ( operands_bits_B [15:0] $end
$var reg 1 ) operands_val $end
$var reg 1 * reset $end
$var reg 1 + result_rdy $end
$var reg 4 , test_idx [3:0] $end
$var integer 32 - i [31:0] $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 16 . operands_bits_A [15:0] $end
$var wire 16 / operands_bits_B [15:0] $end
$var wire 1 # operands_rdy $end
$var wire 1 ) operands_val $end
$var wire 1 0 operands_val_o $end
$var wire 1 * reset $end
$var wire 1 + result_rdy $end
$var wire 1 1 result_rdy_o $end
$var wire 1 2 result_val_i $end
$var wire 1 ! result_val $end
$var wire 16 3 result_bits_data_in [15:0] $end
$var wire 16 4 result_bits [15:0] $end
$var wire 1 5 operands_rdy_o $end
$var wire 16 6 operands_bits_B_in [15:0] $end
$var wire 16 7 operands_bits_A_in [15:0] $end
$var wire 1 8 enq_rdy_B $end
$var wire 1 9 enq_rdy_A $end
$var wire 1 : deq_val_o $end
$var wire 1 ; deq_val_B $end
$var wire 1 < deq_val_A $end
$var wire 1 = B_zero $end
$var wire 1 > B_mux_sel $end
$var wire 1 ? B_en $end
$var wire 2 @ A_mux_sel [1:0] $end
$var wire 1 A A_lt_B $end
$var wire 1 B A_en $end
$scope module control_module $end
$var wire 1 $ clk $end
$var wire 1 0 operands_val $end
$var wire 1 * reset $end
$var wire 1 1 result_rdy $end
$var wire 1 = B_zero $end
$var wire 1 A A_lt_B $end
$var reg 1 B A_en $end
$var reg 2 C A_mux_sel [1:0] $end
$var reg 1 ? B_en $end
$var reg 1 > B_mux_sel $end
$var reg 2 D nextstate [1:0] $end
$var reg 1 5 operands_rdy $end
$var reg 1 2 result_val $end
$var reg 2 E state [1:0] $end
$upscope $end
$scope module datapath_module $end
$var wire 1 B A_en $end
$var wire 2 F A_mux_sel [1:0] $end
$var wire 1 ? B_en $end
$var wire 1 > B_mux_sel $end
$var wire 1 $ clk $end
$var wire 1 * reset $end
$var wire 16 G result_bits_data [15:0] $end
$var wire 16 H sub_out [15:0] $end
$var wire 16 I operands_bits_B [15:0] $end
$var wire 16 J operands_bits_A [15:0] $end
$var wire 1 = B_zero $end
$var wire 16 K B_next [15:0] $end
$var wire 16 L A_next [15:0] $end
$var wire 1 A A_lt_B $end
$var reg 16 M A_reg [15:0] $end
$var reg 16 N B_reg [15:0] $end
$upscope $end
$scope module fifoA_module $end
$var wire 1 $ clk $end
$var wire 1 O deq_fire $end
$var wire 1 5 deq_rdy $end
$var wire 16 P enq_data [15:0] $end
$var wire 1 Q enq_fire $end
$var wire 1 ) enq_val $end
$var wire 1 * reset $end
$var reg 16 R deq_data [15:0] $end
$var reg 1 < deq_val $end
$var reg 1 9 enq_rdy $end
$var reg 1 S full $end
$var reg 4 T rptr [3:0] $end
$var reg 4 U wptr [3:0] $end
$upscope $end
$scope module fifoB_module $end
$var wire 1 $ clk $end
$var wire 1 V deq_fire $end
$var wire 1 5 deq_rdy $end
$var wire 16 W enq_data [15:0] $end
$var wire 1 X enq_fire $end
$var wire 1 ) enq_val $end
$var wire 1 * reset $end
$var reg 16 Y deq_data [15:0] $end
$var reg 1 ; deq_val $end
$var reg 1 8 enq_rdy $end
$var reg 1 Z full $end
$var reg 4 [ rptr [3:0] $end
$var reg 4 \ wptr [3:0] $end
$upscope $end
$scope module fifo_result $end
$var wire 1 $ clk $end
$var wire 1 ] deq_fire $end
$var wire 1 1 deq_rdy $end
$var wire 16 ^ enq_data [15:0] $end
$var wire 1 _ enq_fire $end
$var wire 1 2 enq_val $end
$var wire 1 * reset $end
$var reg 16 ` deq_data [15:0] $end
$var reg 1 : deq_val $end
$var reg 1 ! enq_rdy $end
$var reg 1 a full $end
$var reg 4 b rptr [3:0] $end
$var reg 4 c wptr [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx c
bx b
xa
b0 `
0_
bx ^
0]
bx \
bx [
xZ
b0 Y
0X
b0 W
0V
bx U
bx T
xS
b0 R
0Q
b0 P
0O
bx N
bx M
b0 L
b0 K
b0 J
b0 I
bx H
bx G
b0 F
bx E
bx D
b0 C
0B
xA
b0 @
0?
0>
x=
0<
0;
0:
x9
x8
b0 7
b0 6
05
b0 4
bx 3
02
11
x0
b0 /
b0 .
b0 -
b0 ,
1+
0*
0)
b0 (
b0 '
0&
b0 %
0$
0#
b0 "
x!
$end
#200
b1 %
1$
#400
1=
0A
b0 H
b0 N
b0 3
b0 G
b0 ^
b0 M
1*
0$
#600
1?
1B
15
b0 D
10
b10 E
19
0S
b0 T
b0 U
18
0Z
b0 [
b0 \
1!
0a
b0 b
b0 c
b10 %
1$
#800
0$
#1000
b11 %
1$
#1200
0$
#1400
b100 %
1$
#1600
0$
#1800
b101 %
1$
#2000
0$
#2200
b110 %
1$
#2400
0*
0$
#2600
b11 D
05
0?
0B
b0 E
b1 ,
b111 %
1$
#2800
0$
#3000
1_
b10 D
12
b11 E
b1000 %
b10 ,
1$
#3200
0$
#3400
0_
1?
1B
b0 D
15
02
b10 E
b1 c
b11 ,
b1001 %
1$
#3600
0$
#3800
b11 D
05
0?
0B
b0 E
b1010 %
b100 ,
1$
