0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1638036633,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,blk_mem_gen_0,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1633119743,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/commandFIFO/sim/commandFIFO.v,,clk_wiz_0,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1637543177,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/commandFIFO/sim/commandFIFO.v,1637713515,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/VGA_Controller.v,,commandFIFO,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/frameBufferTB.v,1637713516,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_topLevel.v,,frameBufferTB,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_FIFO.v,1636914932,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_TEST.v,,tb_FIFO,,,,,,,,
,,,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_blank_screen.v,,tb_Interface,,,,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_TEST.v,1637541819,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_Interface.v,,tb_TEST,,,,,,,,
,,,,,,tb_blank_screen,,,,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_commandProcessor.v,1636665875,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_drawLine.v,,tb_commandProcessor,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_drawLine.v,1637444617,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_FIFO.v,,tb_drawLine,,,,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_hcount.v,1632846413,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_vcount.v,,tb_hcount,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_topLevel.v,1637771985,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_commandProcessor.v,,tb_topLevel,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_vcount.v,1632846413,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/frameBufferTB.v,,tb_vcount,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_vgaController.v,1632846413,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_hcount.v,,tb_vgaController,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/InterfaceModule.v,1637772411,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/blank_screen.v,,InterfaceModule,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/TEST.v,1637688444,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_vgaController.v,,TEST,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/TopLevel.v,1643407880,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/rgb_lookup.v,,TopLevel,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/VGA_Controller.v,1637713544,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/frameBuffer.v,,vga_controller,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
,,,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_vgaController.v,,blank_screen,,,,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/commandProcessor.v,1638036633,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/drawLine.v,,commandProcessor,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/drawLine.v,1638036633,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/outputMux.v,,drawLine,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/frameBuffer.v,1637713516,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/h_counter.v,,frameBuffer,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/h_counter.v,1643401811,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/v_counter.v,,h_counter,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/outputMux.v,1637713516,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/InterfaceModule.v,,outputMux,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/rgb_lookup.v,1637713517,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/commandProcessor.v,,rgb_lookup,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/v_counter.v,1643401811,verilog,,C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/TopLevel.v,,v_counter,,,../../../../Senior-Project.gen/sources_1/ip/clk_wiz_0,,,,,
