<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Sense clock period"><meta name="keywords" content="rust, rustlang, rust-lang, sense_period"><title>psoc6_01_pac::csd0::sense_period - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module sense_period</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li></ul></div><div id="sidebar-vars" data-name="sense_period" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img src="../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../index.html">psoc6_01_pac</a>::<wbr><a href="../index.html">csd0</a>::<wbr><a class="mod" href="#">sense_period</a><button id="copy-path" onclick="copy_path(this)" title="copy path"><img src="../../../clipboard.svg" width="19" height="18" alt="Copy item import" title="Copy item import to clipboard"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/psoc6_01_pac/csd0/sense_period.rs.html#1-493" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Sense clock period</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.LFSR_BITS_R.html" title="psoc6_01_pac::csd0::sense_period::LFSR_BITS_R struct">LFSR_BITS_R</a></td><td class="docblock-short"><p>Field <code>LFSR_BITS</code> reader - Selects the number of LSB bits to use from the LSFR to provide the clock dithering variation on the base period. Caveat make sure that SENSE_DIV &gt; the maximum absolute range (e.g. for 4B SENSE_DIV &gt; 8), otherwise results are undefined.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LFSR_BITS_W.html" title="psoc6_01_pac::csd0::sense_period::LFSR_BITS_W struct">LFSR_BITS_W</a></td><td class="docblock-short"><p>Field <code>LFSR_BITS</code> writer - Selects the number of LSB bits to use from the LSFR to provide the clock dithering variation on the base period. Caveat make sure that SENSE_DIV &gt; the maximum absolute range (e.g. for 4B SENSE_DIV &gt; 8), otherwise results are undefined.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LFSR_CLEAR_R.html" title="psoc6_01_pac::csd0::sense_period::LFSR_CLEAR_R struct">LFSR_CLEAR_R</a></td><td class="docblock-short"><p>Field <code>LFSR_CLEAR</code> reader - When set, forces the LFSR to it’s initial state (all ones). This bit is automatically cleared by hardware after the LFSR is cleared, which is at the next clk_csd positive edge. This bit should be set whenever this register is written and the LFSR is used. Note that the LFSR will also get reset to all ones during the AutoZero_1/2 states.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LFSR_CLEAR_W.html" title="psoc6_01_pac::csd0::sense_period::LFSR_CLEAR_W struct">LFSR_CLEAR_W</a></td><td class="docblock-short"><p>Field <code>LFSR_CLEAR</code> writer - When set, forces the LFSR to it’s initial state (all ones). This bit is automatically cleared by hardware after the LFSR is cleared, which is at the next clk_csd positive edge. This bit should be set whenever this register is written and the LFSR is used. Note that the LFSR will also get reset to all ones during the AutoZero_1/2 states.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LFSR_SCALE_R.html" title="psoc6_01_pac::csd0::sense_period::LFSR_SCALE_R struct">LFSR_SCALE_R</a></td><td class="docblock-short"><p>Field <code>LFSR_SCALE</code> reader - Shift the LFSR output left by LSFR_SCALE bits before adding to SENSE_DIV. This dithering is disabled when SEL_LSFR_MSB is set. The clock divider to be used = (SENSE_DIV+1) + (SEL_LSFR_MSB ? 0 : (LFSR_OUT&lt;&lt;LFSR_SCALE)). Note that the clock divider including the dithering term must fit in 12 bits, otherwise the result is undefined.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LFSR_SCALE_W.html" title="psoc6_01_pac::csd0::sense_period::LFSR_SCALE_W struct">LFSR_SCALE_W</a></td><td class="docblock-short"><p>Field <code>LFSR_SCALE</code> writer - Shift the LFSR output left by LSFR_SCALE bits before adding to SENSE_DIV. This dithering is disabled when SEL_LSFR_MSB is set. The clock divider to be used = (SENSE_DIV+1) + (SEL_LSFR_MSB ? 0 : (LFSR_OUT&lt;&lt;LFSR_SCALE)). Note that the clock divider including the dithering term must fit in 12 bits, otherwise the result is undefined.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LFSR_SIZE_R.html" title="psoc6_01_pac::csd0::sense_period::LFSR_SIZE_R struct">LFSR_SIZE_R</a></td><td class="docblock-short"><p>Field <code>LFSR_SIZE</code> reader - Selects the length of the LFSR which determines the LFSR repeat period. LFSR_BITS LSB of the LFSR are used for the clock dithering variation on the base period (was PRS in CSDv1). Whenever the LFSR is used (non zero value in this field) the LFSR_CLEAR bit should also be set.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LFSR_SIZE_W.html" title="psoc6_01_pac::csd0::sense_period::LFSR_SIZE_W struct">LFSR_SIZE_W</a></td><td class="docblock-short"><p>Field <code>LFSR_SIZE</code> writer - Selects the length of the LFSR which determines the LFSR repeat period. LFSR_BITS LSB of the LFSR are used for the clock dithering variation on the base period (was PRS in CSDv1). Whenever the LFSR is used (non zero value in this field) the LFSR_CLEAR bit should also be set.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.R.html" title="psoc6_01_pac::csd0::sense_period::R struct">R</a></td><td class="docblock-short"><p>Register <code>SENSE_PERIOD</code> reader</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SEL_LFSR_MSB_R.html" title="psoc6_01_pac::csd0::sense_period::SEL_LFSR_MSB_R struct">SEL_LFSR_MSB_R</a></td><td class="docblock-short"><p>Field <code>SEL_LFSR_MSB</code> reader - Use the MSB of configured LSFR size as csd_sense signal. Intended to be used only with bit 8 or 12-bit LFSR size for CSDv1 backward compatibility (PRS). When this bit is set then clock divider dithering is disabled and SENSE_WIDTH is disabled.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SEL_LFSR_MSB_W.html" title="psoc6_01_pac::csd0::sense_period::SEL_LFSR_MSB_W struct">SEL_LFSR_MSB_W</a></td><td class="docblock-short"><p>Field <code>SEL_LFSR_MSB</code> writer - Use the MSB of configured LSFR size as csd_sense signal. Intended to be used only with bit 8 or 12-bit LFSR size for CSDv1 backward compatibility (PRS). When this bit is set then clock divider dithering is disabled and SENSE_WIDTH is disabled.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SENSE_DIV_R.html" title="psoc6_01_pac::csd0::sense_period::SENSE_DIV_R struct">SENSE_DIV_R</a></td><td class="docblock-short"><p>Field <code>SENSE_DIV</code> reader - The length-1 of the Sense modulation ‘clock’ period in clk_csd cycles. For regular CSD one sense clock cycle = one conversion (=phi1+phi2) . Note this is the base divider, clock dithering may change the actual period length. Note that SENSE_DIV must be at least 1 and additionally also allow for one clk_hf of non overlap (if OVERLAP_HI1/2 is set) on both phases, i.e. if clk_csd=clk_hf then SENSE_DIV must be &gt;=3. In addition the FILTER_DELAY needs to be added to the minimum allowed SENSE_DIV value.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SENSE_DIV_W.html" title="psoc6_01_pac::csd0::sense_period::SENSE_DIV_W struct">SENSE_DIV_W</a></td><td class="docblock-short"><p>Field <code>SENSE_DIV</code> writer - The length-1 of the Sense modulation ‘clock’ period in clk_csd cycles. For regular CSD one sense clock cycle = one conversion (=phi1+phi2) . Note this is the base divider, clock dithering may change the actual period length. Note that SENSE_DIV must be at least 1 and additionally also allow for one clk_hf of non overlap (if OVERLAP_HI1/2 is set) on both phases, i.e. if clk_csd=clk_hf then SENSE_DIV must be &gt;=3. In addition the FILTER_DELAY needs to be added to the minimum allowed SENSE_DIV value.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SENSE_PERIOD_SPEC.html" title="psoc6_01_pac::csd0::sense_period::SENSE_PERIOD_SPEC struct">SENSE_PERIOD_SPEC</a></td><td class="docblock-short"><p>Sense clock period</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.W.html" title="psoc6_01_pac::csd0::sense_period::W struct">W</a></td><td class="docblock-short"><p>Register <code>SENSE_PERIOD</code> writer</p>
</td></tr></table><h2 id="enums" class="section-header"><a href="#enums">Enums</a></h2>
<table><tr class="module-item"><td><a class="enum" href="enum.LFSR_BITS_A.html" title="psoc6_01_pac::csd0::sense_period::LFSR_BITS_A enum">LFSR_BITS_A</a></td><td class="docblock-short"><p>Selects the number of LSB bits to use from the LSFR to provide the clock dithering variation on the base period. Caveat make sure that SENSE_DIV &gt; the maximum absolute range (e.g. for 4B SENSE_DIV &gt; 8), otherwise results are undefined.</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.LFSR_SIZE_A.html" title="psoc6_01_pac::csd0::sense_period::LFSR_SIZE_A enum">LFSR_SIZE_A</a></td><td class="docblock-short"><p>Selects the length of the LFSR which determines the LFSR repeat period. LFSR_BITS LSB of the LFSR are used for the clock dithering variation on the base period (was PRS in CSDv1). Whenever the LFSR is used (non zero value in this field) the LFSR_CLEAR bit should also be set.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../../search-index.js" data-search-js="../../../search.js"></div><script src="../../../main.js"></script></body></html>