# Reading E:/quartus/modelsim_ase/tcl/vsim/pref.tcl
<<<<<<< HEAD
# do uart_run_msim_rtl_verilog.do
=======
# do uart_implementation_run_msim_rtl_verilog.do
>>>>>>> c80c4e667bcc6fadedc08f1a8459bad7a3f5932f
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
<<<<<<< HEAD
# vlog -vlog01compat -work work +incdir+E:/Semm_5/cwwork/csd/processor\ design\ main/downsampling_processor_fpga/Verilog_Design/UART\ cw {E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:02 on Mar 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw" E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v 
# -- Compiling module Data_retrieve
# 
# Top level modules:
# 	Data_retrieve
# End time: 17:58:02 on Mar 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semm_5/cwwork/csd/processor\ design\ main/downsampling_processor_fpga/Verilog_Design/UART\ cw {E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_Writer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:02 on Mar 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw" E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_Writer.v 
# -- Compiling module Data_Writer
# 
# Top level modules:
# 	Data_Writer
# End time: 17:58:02 on Mar 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semm_5/cwwork/csd/processor\ design\ main/downsampling_processor_fpga/Verilog_Design/UART\ cw {E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/dram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:02 on Mar 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw" E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/dram.v 
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 17:58:02 on Mar 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semm_5/cwwork/csd/processor\ design\ main/downsampling_processor_fpga/Verilog_Design/UART\ cw {E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:02 on Mar 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw" E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_control.v 
# -- Compiling module uart_control
# 
# Top level modules:
# 	uart_control
# End time: 17:58:02 on Mar 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semm_5/cwwork/csd/processor\ design\ main/downsampling_processor_fpga/Verilog_Design/UART\ cw {E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:02 on Mar 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw" E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 17:58:02 on Mar 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semm_5/cwwork/csd/processor\ design\ main/downsampling_processor_fpga/Verilog_Design/UART\ cw {E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:03 on Mar 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw" E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:58:03 on Mar 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semm_5/cwwork/csd/processor\ design\ main/downsampling_processor_fpga/Verilog_Design/UART\ cw {E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:03 on Mar 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw" E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 17:58:03 on Mar 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semm_5/cwwork/csd/processor\ design\ main/downsampling_processor_fpga/Verilog_Design/UART\ cw/db {E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:03 on Mar 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/db" E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 17:58:03 on Mar 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.uart_control
# vsim work.uart_control 
# Start time: 17:58:17 on Mar 22,2018
# Loading work.uart_control
# Loading work.Data_Writer
# Loading work.uart_rx
# Loading work.dram
# ** Error: (vsim-3033) E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/dram.v(62): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /uart_control/data_ram File: E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/dram.v
#         Searched libraries:
#             E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/simulation/modelsim/rtl_work
# Loading work.Data_retrieve
# Loading work.uart_tx
# Loading work.pll
# ** Error: (vsim-3033) E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/pll.v(62): Instantiation of 'altpll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /uart_control/mypll File: E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/pll.v
#         Searched libraries:
#             E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/simulation/modelsim/rtl_work
# Error loading design
# End time: 17:58:17 on Mar 22,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
=======
# vlog -vlog01compat -work work +incdir+E:/Semester-4\ ENTC/CWwork/elec\ iii/UART\ cw {E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:38 on Jan 17,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semester-4 ENTC/CWwork/elec iii/UART cw" E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart.v 
# -- Compiling module uart_rx
# -- Compiling module uart_tx
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
# End time: 22:54:39 on Jan 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semester-4\ ENTC/CWwork/elec\ iii/UART\ cw {E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:39 on Jan 17,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semester-4 ENTC/CWwork/elec iii/UART cw" E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v 
# -- Compiling module uart_implementation
# 
# Top level modules:
# 	uart_implementation
# End time: 22:54:39 on Jan 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.uart_implementation
# vsim work.uart_implementation 
# Start time: 22:54:57 on Jan 17,2018
# Loading work.uart_implementation
# Loading work.uart_rx
# Loading work.uart_tx
run -all
# Test Passed - Correct Byte Received
run
run
run -all
add wave -position end  sim:/uart_implementation/c_CLOCK_PERIOD_NS
add wave -position end  sim:/uart_implementation/c_CLKS_PER_BIT
add wave -position end  sim:/uart_implementation/c_BIT_PERIOD
add wave -position end  sim:/uart_implementation/LEDR
add wave -position end  sim:/uart_implementation/LEDG
add wave -position end  sim:/uart_implementation/SW
add wave -position end  sim:/uart_implementation/key1
add wave -position end  sim:/uart_implementation/key2
add wave -position end  sim:/uart_implementation/r_Clock
add wave -position end  sim:/uart_implementation/r_Tx_DV
add wave -position end  sim:/uart_implementation/w_Tx_Done
add wave -position end  sim:/uart_implementation/r_Tx_Byte
add wave -position end  sim:/uart_implementation/r_Rx_Serial
add wave -position end  sim:/uart_implementation/w_Rx_Byte
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# End time: 22:59:13 on Jan 17,2018, Elapsed time: 0:04:16
# Errors: 0, Warnings: 0
>>>>>>> c80c4e667bcc6fadedc08f1a8459bad7a3f5932f
