
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Fri Mar 14 22:17:28 2025
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16.lef}
<CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./subckt/sram_w16_WC.lib"
<CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./subckt/sram_w16_BC.lib"
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ./subckt/sram_w16.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Fri Mar 14 22:17:44 2025
viaInitial ends at Fri Mar 14 22:17:44 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_WC.lib' ...
Read 1 cells in library 'sram_w16' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_BC.lib' ...
Read 1 cells in library 'sram_w16' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.32min, fe_mem=472.4M) ***
*** Begin netlist parsing (mem=472.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 812 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.v'
**WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.v', check line 59636 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (D) pin number (128).  The extra upper nets will be ignored.
**WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.v', check line 59636 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (Q) pin number (128).  The extra upper nets will be ignored.

*** Memory Usage v#1 (Current mem = 495.980M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=496.0M) ***
Set top cell to fullchip.
Hooked 1624 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1851 modules.
** info: there are 36565 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 572.492M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:13.9, real=0:00:20.0, peak res=323.6M, current mem=694.4M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[23]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[22]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[21]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[20]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[19]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[18]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[17]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[16]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[15]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[14]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[13]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[12]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[11]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[10]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[9]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[8]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[7]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[6]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[5]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[4]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

Message <TCLCMD-979> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ./constraints/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 Warnings and 20 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=338.8M, current mem=711.6M)
Current (total cpu=0:00:14.0, real=0:00:20.0, peak res=338.8M, current mem=711.6M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          136  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-209            2  In Verilog file '%s', check line %d near...
WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1902 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -s 900 1200 10 10 10 10
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1075.12 CPU=0:00:06.0 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 1075.1M) ***
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:00:25.5 mem=1075.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.868 | -36.868 | -0.719  |
|           TNS (ns):|-10516.5 |-10434.2 |-519.963 |
|    Violating Paths:|  4071   |  4071   |  2686   |
|          All Paths:|  7702   |  7529   |  5061   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 11.54 sec
Total Real time: 11.0 sec
Total Memory Usage: 1020.417969 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
36568 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
36568 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1020.4M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 5 -start_from left -start 20 -stop 1180

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 10 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1020.4M) ***
<CMD> setObjFPlanBox Instance core_instance/kmem_instance 51.218 881.5915 201.218 1161.5915
<CMD> setObjFPlanBox Instance core_instance/qmem_instance 51.22 546.1355 201.22 826.1355
<CMD> setObjFPlanBox Instance core_instance/psum_mem_instance 113.4255 48.741 783.4255 198.741
<CMD> addHaloToBlock {3 3 3 3} core_instance/qmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/kmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/psum_mem_instance
<CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M3 bottom M3 left M2 right M2}

Ring generation is complete; vias are now being generated.
The power planner created 24 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1020.4M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/psum_mem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Fri Mar 14 22:18:10 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1904.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 72 used
Read in 74 components
  71 core components: 71 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 358 logical pins
Read in 4 blockages
Read in 358 nets
Read in 2 special nets, 2 routed
Read in 148 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 6
  Number of Stripe ports routed: 0
  Number of Core ports routed: 2092
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 1046
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1925.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 114 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Mar 14 22:18:10 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Mar 14 22:18:10 2025

sroute post-processing starts at Fri Mar 14 22:18:10 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Mar 14 22:18:10 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 18.25 megs
sroute: Total Peak Memory used = 1038.67 megs
<CMD> zoomSelected
<CMD> fit
<CMD> floorPlan -site core -s 900 1200 10 10 10 10
<CMD> timeDesign -preplace -prefix preplace
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1142.34 CPU=0:00:05.8 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.3  real=0:00:06.0  mem= 1142.3M) ***
*** Done Building Timing Graph (cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:01:06 mem=1142.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.868 | -36.868 | -0.719  |
|           TNS (ns):|-10516.5 |-10434.2 |-519.963 |
|    Violating Paths:|  4071   |  4071   |  2686   |
|          All Paths:|  7702   |  7529   |  5061   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 10.51 sec
Total Real time: 11.0 sec
Total Memory Usage: 1041.667969 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1041.7M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 10 -start_from left -start 20 -stop 1180

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 21.00) (919.00, 21.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (6.00, 29.00) (914.00, 29.00) because same wire already exists.
Stripe generation is complete; vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1.00, 276.23) (10.00, 276.57)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 276.23) (910.00, 276.57)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (910.00, 276.23) (919.00, 276.57)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1.00, 531.84) (10.00, 532.16)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 531.84) (910.00, 532.16)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (910.00, 531.84) (919.00, 532.16)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1.00, 787.43) (10.00, 787.77)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 787.43) (910.00, 787.77)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (910.00, 787.43) (919.00, 787.77)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1.00, 1043.04) (10.00, 1043.36)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 1043.04) (48.20, 1043.36)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (276.20, 1043.04) (910.00, 1043.36)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (910.00, 1043.04) (919.00, 1043.36)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (6.00, 155.63) (10.00, 155.96)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 155.63) (13.25, 155.96)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (906.75, 155.63) (910.00, 155.96)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (910.00, 155.63) (914.00, 155.96)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (11.25, 155.77) (110.40, 155.96)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (110.40, 155.77) (112.43, 155.96)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (336.23, 155.77) (338.40, 155.96)
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
The power planner created 54 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1041.7M) ***
<CMD> setObjFPlanBox Instance core_instance/kmem_instance 51.218 881.5915 201.218 1161.5915
<CMD> setObjFPlanBox Instance core_instance/qmem_instance 51.22 546.1355 201.22 826.1355
<CMD> setObjFPlanBox Instance core_instance/psum_mem_instance 113.4255 48.741 783.4255 198.741
<CMD> addHaloToBlock {3 3 3 3} core_instance/qmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/kmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/psum_mem_instance
<CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M3 bottom M3 left M2 right M2}

Ring generation is complete; vias are now being generated.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1041.7M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/psum_mem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Fri Mar 14 22:20:42 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1925.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 72 used
Read in 74 components
  71 core components: 71 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 358 logical pins
Read in 4 blockages
Read in 358 nets
Read in 2 special nets, 2 routed
Read in 148 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1934.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 148 via definition ...
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 5.81 megs
sroute: Total Peak Memory used = 1047.48 megs
<CMD> zoomIn
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 3 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1068.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1068.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 3 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
Successfully spread [43] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1068.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 3 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [27] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1068.5M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    288 |      70 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    288 |      70 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1068.5M).
<CMD> fit
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [clk] is [FIXED] at location ( 420.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[23]] is [FIXED] at location ( 465.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[22]] is [FIXED] at location ( 462.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[21]] is [FIXED] at location ( 459.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[20]] is [FIXED] at location ( 456.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[19]] is [FIXED] at location ( 453.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[18]] is [FIXED] at location ( 450.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[17]] is [FIXED] at location ( 447.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[16]] is [FIXED] at location ( 444.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[15]] is [FIXED] at location ( 441.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[14]] is [FIXED] at location ( 438.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[13]] is [FIXED] at location ( 435.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[12]] is [FIXED] at location ( 432.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[11]] is [FIXED] at location ( 429.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[10]] is [FIXED] at location ( 426.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[9]] is [FIXED] at location ( 423.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[8]] is [FIXED] at location ( 420.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[7]] is [FIXED] at location ( 417.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[6]] is [FIXED] at location ( 414.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[5]] is [FIXED] at location ( 411.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[4]] is [FIXED] at location ( 408.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[3]] is [FIXED] at location ( 405.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[2]] is [FIXED] at location ( 402.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[1]] is [FIXED] at location ( 399.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[0]] is [FIXED] at location ( 396.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 498.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 495.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 492.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 489.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 486.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 483.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 480.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 477.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 474.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 471.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 468.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 465.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 462.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 459.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 456.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 453.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 450.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 447.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 444.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 441.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 438.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 435.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 432.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 429.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [fifo_ext_rd] is [FIXED] at location ( 423.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[18]] is [FIXED] at location ( 522.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[17]] is [FIXED] at location ( 519.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[16]] is [FIXED] at location ( 516.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[15]] is [FIXED] at location ( 513.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[14]] is [FIXED] at location ( 510.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[13]] is [FIXED] at location ( 507.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[12]] is [FIXED] at location ( 504.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[11]] is [FIXED] at location ( 501.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[10]] is [FIXED] at location ( 498.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[9]] is [FIXED] at location ( 495.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[8]] is [FIXED] at location ( 492.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[7]] is [FIXED] at location ( 489.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[6]] is [FIXED] at location ( 486.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[5]] is [FIXED] at location ( 483.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[4]] is [FIXED] at location ( 480.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[3]] is [FIXED] at location ( 477.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[2]] is [FIXED] at location ( 474.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[1]] is [FIXED] at location ( 471.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[0]] is [FIXED] at location ( 468.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [reset] is [FIXED] at location ( 426.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 288
	Illegally Assigned Pins            : 70
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
70 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1068.5M).
<CMD> floorPlan -site core -s 900 1200 10 10 10 10
<CMD> timeDesign -preplace -prefix preplace
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1171.71 CPU=0:00:05.8 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.3  real=0:00:06.0  mem= 1171.7M) ***
*** Done Building Timing Graph (cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:03:44 mem=1171.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.868 | -36.868 | -0.719  |
|           TNS (ns):|-10516.5 |-10434.2 |-519.963 |
|    Violating Paths:|  4071   |  4071   |  2686   |
|          All Paths:|  7702   |  7529   |  5061   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 10.63 sec
Total Real time: 11.0 sec
Total Memory Usage: 1067.613281 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1067.6M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 10 -start_from left -start 20 -stop 1180

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 21.00) (919.00, 21.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 148.77) (110.93, 148.77) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (337.73, 148.77) (919.00, 148.77) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 276.55) (919.00, 276.55) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 404.33) (919.00, 404.33) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 532.10) (919.00, 532.10) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 659.88) (48.72, 659.88) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (275.52, 659.88) (919.00, 659.88) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 787.65) (919.00, 787.65) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 915.42) (48.72, 915.42) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (275.52, 915.42) (919.00, 915.42) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 1043.20) (48.72, 1043.20) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (275.52, 1043.20) (919.00, 1043.20) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 1170.97) (919.00, 1170.97) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 155.27) (12.25, 157.77) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 283.05) (12.25, 285.55) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 410.83) (12.25, 413.33) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 538.60) (12.25, 541.10) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 666.38) (12.25, 668.88) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 794.15) (12.25, 796.65) because same wire already exists.
**WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete; vias are now being generated.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1067.6M) ***
<CMD> setObjFPlanBox Instance core_instance/kmem_instance 51.218 881.5915 201.218 1161.5915
<CMD> setObjFPlanBox Instance core_instance/qmem_instance 51.22 546.1355 201.22 826.1355
<CMD> setObjFPlanBox Instance core_instance/psum_mem_instance 113.4255 48.741 783.4255 198.741
<CMD> addHaloToBlock {3 3 3 3} core_instance/qmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/kmem_instance
<CMD> addHaloToBlock {3 3 3 3} core_instance/psum_mem_instance
<CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M1 bottom M1 left M2 right M2}

Ring generation is complete; vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (111.43, 46.74) (337.23, 47.74)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (111.43, 271.34) (337.23, 272.34)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (49.22, 544.14) (275.02, 545.14)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (49.22, 768.73) (275.02, 769.73)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (49.22, 879.59) (275.02, 880.59)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (49.22, 1104.19) (275.02, 1105.19)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (109.93, 45.24) (338.73, 46.24)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (109.93, 272.84) (338.73, 273.84)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (47.72, 542.64) (276.52, 543.64)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (47.72, 878.09) (276.52, 879.09)
The power planner created 10 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1067.6M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/psum_mem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Fri Mar 14 22:32:38 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1951.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 72 used
Read in 74 components
  71 core components: 71 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 358 physical pins
  358 physical pins: 0 unplaced, 0 placed, 358 fixed
Read in 4 blockages
Read in 358 nets
Read in 2 special nets, 2 routed
Read in 506 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (47.200, 879.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (276.600, 879.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (47.200, 879.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (276.600, 879.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (47.200, 879.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (47.200, 879.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (276.600, 879.235), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (276.600, 879.235), it will not be connected.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1962.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 157 via definition ...
 Updating DB with 358 io pins ...
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 8.28 megs
sroute: Total Peak Memory used = 1075.89 megs
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 3 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 3 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
Successfully spread [43] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 3 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [27] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    288 |      70 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    288 |      70 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [clk] is [FIXED] at location ( 420.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[23]] is [FIXED] at location ( 465.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[22]] is [FIXED] at location ( 462.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[21]] is [FIXED] at location ( 459.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[20]] is [FIXED] at location ( 456.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[19]] is [FIXED] at location ( 453.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[18]] is [FIXED] at location ( 450.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[17]] is [FIXED] at location ( 447.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[16]] is [FIXED] at location ( 444.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[15]] is [FIXED] at location ( 441.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[14]] is [FIXED] at location ( 438.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[13]] is [FIXED] at location ( 435.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[12]] is [FIXED] at location ( 432.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[11]] is [FIXED] at location ( 429.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[10]] is [FIXED] at location ( 426.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[9]] is [FIXED] at location ( 423.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[8]] is [FIXED] at location ( 420.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[7]] is [FIXED] at location ( 417.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[6]] is [FIXED] at location ( 414.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[5]] is [FIXED] at location ( 411.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[4]] is [FIXED] at location ( 408.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[3]] is [FIXED] at location ( 405.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[2]] is [FIXED] at location ( 402.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[1]] is [FIXED] at location ( 399.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[0]] is [FIXED] at location ( 396.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 498.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 495.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 492.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 489.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 486.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 483.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 480.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 477.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 474.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 471.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 468.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 465.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 462.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 459.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 456.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 453.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 450.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 447.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 444.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 441.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 438.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 435.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 432.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 429.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [fifo_ext_rd] is [FIXED] at location ( 423.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[18]] is [FIXED] at location ( 522.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[17]] is [FIXED] at location ( 519.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[16]] is [FIXED] at location ( 516.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[15]] is [FIXED] at location ( 513.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[14]] is [FIXED] at location ( 510.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[13]] is [FIXED] at location ( 507.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[12]] is [FIXED] at location ( 504.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[11]] is [FIXED] at location ( 501.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[10]] is [FIXED] at location ( 498.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[9]] is [FIXED] at location ( 495.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[8]] is [FIXED] at location ( 492.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[7]] is [FIXED] at location ( 489.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[6]] is [FIXED] at location ( 486.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[5]] is [FIXED] at location ( 483.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[4]] is [FIXED] at location ( 480.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[3]] is [FIXED] at location ( 477.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[2]] is [FIXED] at location ( 474.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[1]] is [FIXED] at location ( 471.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[0]] is [FIXED] at location ( 468.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [reset] is [FIXED] at location ( 426.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 288
	Illegally Assigned Pins            : 70
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
70 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 2 -spreadType center -spacing 3 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 3 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
Successfully spread [43] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 3 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [27] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [mem_in[127]] is [FIXED] at location (   0.000,  419.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[126]] is [FIXED] at location (   0.000,  422.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[125]] is [FIXED] at location (   0.000,  425.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[124]] is [FIXED] at location (   0.000,  428.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[123]] is [FIXED] at location (   0.000,  431.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[122]] is [FIXED] at location (   0.000,  434.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[121]] is [FIXED] at location (   0.000,  437.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[120]] is [FIXED] at location (   0.000,  440.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[119]] is [FIXED] at location (   0.000,  443.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[118]] is [FIXED] at location (   0.000,  446.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[117]] is [FIXED] at location (   0.000,  449.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[116]] is [FIXED] at location (   0.000,  452.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[115]] is [FIXED] at location (   0.000,  455.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[114]] is [FIXED] at location (   0.000,  458.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[113]] is [FIXED] at location (   0.000,  461.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[112]] is [FIXED] at location (   0.000,  464.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[111]] is [FIXED] at location (   0.000,  467.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[110]] is [FIXED] at location (   0.000,  470.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[109]] is [FIXED] at location (   0.000,  473.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[108]] is [FIXED] at location (   0.000,  476.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[107]] is [FIXED] at location (   0.000,  479.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[106]] is [FIXED] at location (   0.000,  482.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[105]] is [FIXED] at location (   0.000,  485.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[104]] is [FIXED] at location (   0.000,  488.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[103]] is [FIXED] at location (   0.000,  491.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[102]] is [FIXED] at location (   0.000,  494.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[101]] is [FIXED] at location (   0.000,  497.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[100]] is [FIXED] at location (   0.000,  500.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[99]] is [FIXED] at location (   0.000,  503.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[98]] is [FIXED] at location (   0.000,  506.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[97]] is [FIXED] at location (   0.000,  509.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[96]] is [FIXED] at location (   0.000,  512.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[95]] is [FIXED] at location (   0.000,  515.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[94]] is [FIXED] at location (   0.000,  518.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[93]] is [FIXED] at location (   0.000,  521.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[92]] is [FIXED] at location (   0.000,  524.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[91]] is [FIXED] at location (   0.000,  527.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[90]] is [FIXED] at location (   0.000,  530.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[89]] is [FIXED] at location (   0.000,  533.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[88]] is [FIXED] at location (   0.000,  536.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[87]] is [FIXED] at location (   0.000,  539.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[86]] is [FIXED] at location (   0.000,  542.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[85]] is [FIXED] at location (   0.000,  545.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[84]] is [FIXED] at location (   0.000,  548.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[83]] is [FIXED] at location (   0.000,  551.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[82]] is [FIXED] at location (   0.000,  554.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[81]] is [FIXED] at location (   0.000,  557.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[80]] is [FIXED] at location (   0.000,  560.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[79]] is [FIXED] at location (   0.000,  563.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[78]] is [FIXED] at location (   0.000,  566.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[77]] is [FIXED] at location (   0.000,  569.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[76]] is [FIXED] at location (   0.000,  572.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[75]] is [FIXED] at location (   0.000,  575.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[74]] is [FIXED] at location (   0.000,  578.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[73]] is [FIXED] at location (   0.000,  581.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[72]] is [FIXED] at location (   0.000,  584.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[71]] is [FIXED] at location (   0.000,  587.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[70]] is [FIXED] at location (   0.000,  590.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[69]] is [FIXED] at location (   0.000,  593.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[68]] is [FIXED] at location (   0.000,  596.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[67]] is [FIXED] at location (   0.000,  599.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[66]] is [FIXED] at location (   0.000,  602.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[65]] is [FIXED] at location (   0.000,  605.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[64]] is [FIXED] at location (   0.000,  608.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[63]] is [FIXED] at location (   0.000,  611.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[62]] is [FIXED] at location (   0.000,  614.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[61]] is [FIXED] at location (   0.000,  617.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[60]] is [FIXED] at location (   0.000,  620.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[59]] is [FIXED] at location (   0.000,  623.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[58]] is [FIXED] at location (   0.000,  626.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[57]] is [FIXED] at location (   0.000,  629.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[56]] is [FIXED] at location (   0.000,  632.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[55]] is [FIXED] at location (   0.000,  635.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[54]] is [FIXED] at location (   0.000,  638.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[53]] is [FIXED] at location (   0.000,  641.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[52]] is [FIXED] at location (   0.000,  644.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[51]] is [FIXED] at location (   0.000,  647.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[50]] is [FIXED] at location (   0.000,  650.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[49]] is [FIXED] at location (   0.000,  653.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[48]] is [FIXED] at location (   0.000,  656.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[47]] is [FIXED] at location (   0.000,  659.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[46]] is [FIXED] at location (   0.000,  662.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[45]] is [FIXED] at location (   0.000,  665.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[44]] is [FIXED] at location (   0.000,  668.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[43]] is [FIXED] at location (   0.000,  671.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[42]] is [FIXED] at location (   0.000,  674.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[41]] is [FIXED] at location (   0.000,  677.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[40]] is [FIXED] at location (   0.000,  680.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[39]] is [FIXED] at location (   0.000,  683.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[38]] is [FIXED] at location (   0.000,  686.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[37]] is [FIXED] at location (   0.000,  689.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[36]] is [FIXED] at location (   0.000,  692.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[35]] is [FIXED] at location (   0.000,  695.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[34]] is [FIXED] at location (   0.000,  698.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[33]] is [FIXED] at location (   0.000,  701.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[32]] is [FIXED] at location (   0.000,  704.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[31]] is [FIXED] at location (   0.000,  707.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[30]] is [FIXED] at location (   0.000,  710.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[29]] is [FIXED] at location (   0.000,  713.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[28]] is [FIXED] at location (   0.000,  716.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[27]] is [FIXED] at location (   0.000,  719.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[26]] is [FIXED] at location (   0.000,  722.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[25]] is [FIXED] at location (   0.000,  725.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[24]] is [FIXED] at location (   0.000,  728.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[23]] is [FIXED] at location (   0.000,  731.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[22]] is [FIXED] at location (   0.000,  734.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[21]] is [FIXED] at location (   0.000,  737.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[20]] is [FIXED] at location (   0.000,  740.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[19]] is [FIXED] at location (   0.000,  743.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[18]] is [FIXED] at location (   0.000,  746.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[17]] is [FIXED] at location (   0.000,  749.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[16]] is [FIXED] at location (   0.000,  752.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[15]] is [FIXED] at location (   0.000,  755.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[14]] is [FIXED] at location (   0.000,  758.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[13]] is [FIXED] at location (   0.000,  761.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[12]] is [FIXED] at location (   0.000,  764.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[11]] is [FIXED] at location (   0.000,  767.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[10]] is [FIXED] at location (   0.000,  770.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[9]] is [FIXED] at location (   0.000,  773.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[8]] is [FIXED] at location (   0.000,  776.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[7]] is [FIXED] at location (   0.000,  779.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[6]] is [FIXED] at location (   0.000,  782.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[5]] is [FIXED] at location (   0.000,  785.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[4]] is [FIXED] at location (   0.000,  788.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[3]] is [FIXED] at location (   0.000,  791.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[2]] is [FIXED] at location (   0.000,  794.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[1]] is [FIXED] at location (   0.000,  797.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[0]] is [FIXED] at location (   0.000,  800.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 920.000,  371.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 920.000,  374.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 920.000,  377.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 920.000,  380.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 920.000,  383.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 920.000,  386.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 920.000,  389.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 920.000,  392.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 920.000,  395.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 920.000,  398.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 920.000,  401.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 920.000,  404.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 920.000,  407.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 920.000,  410.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 920.000,  413.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 920.000,  416.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 920.000,  419.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 920.000,  422.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 920.000,  425.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 920.000,  428.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 920.000,  431.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 920.000,  434.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 920.000,  437.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 920.000,  440.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 920.000,  443.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 920.000,  446.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 920.000,  449.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 920.000,  452.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 920.000,  455.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 920.000,  458.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 920.000,  461.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 920.000,  464.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 920.000,  467.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 920.000,  470.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 920.000,  473.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 920.000,  476.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 920.000,  479.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 920.000,  482.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 920.000,  485.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 920.000,  488.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 920.000,  491.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 920.000,  494.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 920.000,  497.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 920.000,  500.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 920.000,  503.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 920.000,  506.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 920.000,  509.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 920.000,  512.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 920.000,  515.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 920.000,  518.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 920.000,  521.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 920.000,  524.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 920.000,  527.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 920.000,  530.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 920.000,  533.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 920.000,  536.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 920.000,  539.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 920.000,  542.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 920.000,  545.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 920.000,  548.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 920.000,  551.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 920.000,  554.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 920.000,  557.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 920.000,  560.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 920.000,  563.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 920.000,  566.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 920.000,  569.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 920.000,  572.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 920.000,  575.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 920.000,  578.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 920.000,  581.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 920.000,  584.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 920.000,  587.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 920.000,  590.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 920.000,  593.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 920.000,  596.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 920.000,  599.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 920.000,  602.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 920.000,  605.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 920.000,  608.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 920.000,  611.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 920.000,  614.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 920.000,  617.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 920.000,  620.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 920.000,  623.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 920.000,  626.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 920.000,  629.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 920.000,  632.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 920.000,  635.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 920.000,  638.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 920.000,  641.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 920.000,  644.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 920.000,  647.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 920.000,  650.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 920.000,  653.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 920.000,  656.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 920.000,  659.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 920.000,  662.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 920.000,  665.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 920.000,  668.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 920.000,  671.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 920.000,  674.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 920.000,  677.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 920.000,  680.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 920.000,  683.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 920.000,  686.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 920.000,  689.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 920.000,  692.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 920.000,  695.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 920.000,  698.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 920.000,  701.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 920.000,  704.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 920.000,  707.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 920.000,  710.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 920.000,  713.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 920.000,  716.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 920.000,  719.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 920.000,  722.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 920.000,  725.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 920.000,  728.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 920.000,  731.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 920.000,  734.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 920.000,  737.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 920.000,  740.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 920.000,  743.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 920.000,  746.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 920.000,  749.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 920.000,  752.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 920.000,  755.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 920.000,  758.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 920.000,  761.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 920.000,  764.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 920.000,  767.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 920.000,  770.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 920.000,  773.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 920.000,  776.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 920.000,  779.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 920.000,  782.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 920.000,  785.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 920.000,  788.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 920.000,  791.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 920.000,  794.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 920.000,  797.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 920.000,  800.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 920.000,  803.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 920.000,  806.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 920.000,  809.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 920.000,  812.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 920.000,  815.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 920.000,  818.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 920.000,  821.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 920.000,  824.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 920.000,  827.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 920.000,  830.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 920.000,  833.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 920.000,  836.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 920.000,  839.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 920.000,  842.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 920.000,  845.800 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 920.000,  848.800 2 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 70
	Illegally Assigned Pins            : 288
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
288 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 1 -spreadType center -spacing 3 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 3 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
Successfully spread [43] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 1 -spreadType center -spacing 3 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [27] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |      0 |     358 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |      0 |     358 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 2 -spreadType center -spacing 4 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 4 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
Successfully spread [43] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 4 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [27] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 0 -unit MICRON -spreadDirection counterclockwise -side Left -layer 2 -spreadType center -spacing 4 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 0 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 4 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
Successfully spread [43] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 0 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 4 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [27] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [mem_in[127]] is [FIXED] at location (   0.000,  356.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[126]] is [FIXED] at location (   0.000,  360.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[125]] is [FIXED] at location (   0.000,  364.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[124]] is [FIXED] at location (   0.000,  368.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[123]] is [FIXED] at location (   0.000,  372.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[122]] is [FIXED] at location (   0.000,  376.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[121]] is [FIXED] at location (   0.000,  380.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[120]] is [FIXED] at location (   0.000,  384.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[119]] is [FIXED] at location (   0.000,  388.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[118]] is [FIXED] at location (   0.000,  392.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[117]] is [FIXED] at location (   0.000,  396.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[116]] is [FIXED] at location (   0.000,  400.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[115]] is [FIXED] at location (   0.000,  404.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[114]] is [FIXED] at location (   0.000,  408.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[113]] is [FIXED] at location (   0.000,  412.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[112]] is [FIXED] at location (   0.000,  416.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[111]] is [FIXED] at location (   0.000,  420.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[110]] is [FIXED] at location (   0.000,  424.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[109]] is [FIXED] at location (   0.000,  428.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[108]] is [FIXED] at location (   0.000,  432.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[107]] is [FIXED] at location (   0.000,  436.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[106]] is [FIXED] at location (   0.000,  440.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[105]] is [FIXED] at location (   0.000,  444.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[104]] is [FIXED] at location (   0.000,  448.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[103]] is [FIXED] at location (   0.000,  452.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[102]] is [FIXED] at location (   0.000,  456.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[101]] is [FIXED] at location (   0.000,  460.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[100]] is [FIXED] at location (   0.000,  464.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[99]] is [FIXED] at location (   0.000,  468.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[98]] is [FIXED] at location (   0.000,  472.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[97]] is [FIXED] at location (   0.000,  476.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[96]] is [FIXED] at location (   0.000,  480.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[95]] is [FIXED] at location (   0.000,  484.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[94]] is [FIXED] at location (   0.000,  488.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[93]] is [FIXED] at location (   0.000,  492.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[92]] is [FIXED] at location (   0.000,  496.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[91]] is [FIXED] at location (   0.000,  500.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[90]] is [FIXED] at location (   0.000,  504.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[89]] is [FIXED] at location (   0.000,  508.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[88]] is [FIXED] at location (   0.000,  512.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[87]] is [FIXED] at location (   0.000,  516.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[86]] is [FIXED] at location (   0.000,  520.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[85]] is [FIXED] at location (   0.000,  524.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[84]] is [FIXED] at location (   0.000,  528.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[83]] is [FIXED] at location (   0.000,  532.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[82]] is [FIXED] at location (   0.000,  536.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[81]] is [FIXED] at location (   0.000,  540.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[80]] is [FIXED] at location (   0.000,  544.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[79]] is [FIXED] at location (   0.000,  548.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[78]] is [FIXED] at location (   0.000,  552.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[77]] is [FIXED] at location (   0.000,  556.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[76]] is [FIXED] at location (   0.000,  560.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[75]] is [FIXED] at location (   0.000,  564.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[74]] is [FIXED] at location (   0.000,  568.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[73]] is [FIXED] at location (   0.000,  572.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[72]] is [FIXED] at location (   0.000,  576.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[71]] is [FIXED] at location (   0.000,  580.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[70]] is [FIXED] at location (   0.000,  584.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[69]] is [FIXED] at location (   0.000,  588.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[68]] is [FIXED] at location (   0.000,  592.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[67]] is [FIXED] at location (   0.000,  596.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[66]] is [FIXED] at location (   0.000,  600.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[65]] is [FIXED] at location (   0.000,  604.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[64]] is [FIXED] at location (   0.000,  608.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[63]] is [FIXED] at location (   0.000,  612.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[62]] is [FIXED] at location (   0.000,  616.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[61]] is [FIXED] at location (   0.000,  620.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[60]] is [FIXED] at location (   0.000,  624.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[59]] is [FIXED] at location (   0.000,  628.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[58]] is [FIXED] at location (   0.000,  632.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[57]] is [FIXED] at location (   0.000,  636.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[56]] is [FIXED] at location (   0.000,  640.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[55]] is [FIXED] at location (   0.000,  644.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[54]] is [FIXED] at location (   0.000,  648.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[53]] is [FIXED] at location (   0.000,  652.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[52]] is [FIXED] at location (   0.000,  656.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[51]] is [FIXED] at location (   0.000,  660.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[50]] is [FIXED] at location (   0.000,  664.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[49]] is [FIXED] at location (   0.000,  668.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[48]] is [FIXED] at location (   0.000,  672.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[47]] is [FIXED] at location (   0.000,  676.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[46]] is [FIXED] at location (   0.000,  680.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[45]] is [FIXED] at location (   0.000,  684.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[44]] is [FIXED] at location (   0.000,  688.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[43]] is [FIXED] at location (   0.000,  692.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[42]] is [FIXED] at location (   0.000,  696.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[41]] is [FIXED] at location (   0.000,  700.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[40]] is [FIXED] at location (   0.000,  704.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[39]] is [FIXED] at location (   0.000,  708.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[38]] is [FIXED] at location (   0.000,  712.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[37]] is [FIXED] at location (   0.000,  716.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[36]] is [FIXED] at location (   0.000,  720.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[35]] is [FIXED] at location (   0.000,  724.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[34]] is [FIXED] at location (   0.000,  728.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[33]] is [FIXED] at location (   0.000,  732.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[32]] is [FIXED] at location (   0.000,  736.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[31]] is [FIXED] at location (   0.000,  740.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[30]] is [FIXED] at location (   0.000,  744.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[29]] is [FIXED] at location (   0.000,  748.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[28]] is [FIXED] at location (   0.000,  752.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[27]] is [FIXED] at location (   0.000,  756.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[26]] is [FIXED] at location (   0.000,  760.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[25]] is [FIXED] at location (   0.000,  764.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[24]] is [FIXED] at location (   0.000,  768.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[23]] is [FIXED] at location (   0.000,  772.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[22]] is [FIXED] at location (   0.000,  776.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[21]] is [FIXED] at location (   0.000,  780.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[20]] is [FIXED] at location (   0.000,  784.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[19]] is [FIXED] at location (   0.000,  788.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[18]] is [FIXED] at location (   0.000,  792.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[17]] is [FIXED] at location (   0.000,  796.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[16]] is [FIXED] at location (   0.000,  800.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[15]] is [FIXED] at location (   0.000,  804.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[14]] is [FIXED] at location (   0.000,  808.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[13]] is [FIXED] at location (   0.000,  812.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[12]] is [FIXED] at location (   0.000,  816.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[11]] is [FIXED] at location (   0.000,  820.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[10]] is [FIXED] at location (   0.000,  824.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[9]] is [FIXED] at location (   0.000,  828.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[8]] is [FIXED] at location (   0.000,  832.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[7]] is [FIXED] at location (   0.000,  836.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[6]] is [FIXED] at location (   0.000,  840.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[5]] is [FIXED] at location (   0.000,  844.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[4]] is [FIXED] at location (   0.000,  848.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[3]] is [FIXED] at location (   0.000,  852.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[2]] is [FIXED] at location (   0.000,  856.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[1]] is [FIXED] at location (   0.000,  860.200 2 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[0]] is [FIXED] at location (   0.000,  864.200 2 ) is NOT ON ALLOWED PIN LAYER.
Moving Pin [out[159]] to LEGAL location ( 920.000  292.200 3 )
Moving Pin [out[158]] to LEGAL location ( 920.000  296.200 3 )
Moving Pin [out[157]] to LEGAL location ( 920.000  300.200 3 )
Moving Pin [out[156]] to LEGAL location ( 920.000  304.200 3 )
Moving Pin [out[155]] to LEGAL location ( 920.000  308.200 3 )
Moving Pin [out[154]] to LEGAL location ( 920.000  312.200 3 )
Moving Pin [out[153]] to LEGAL location ( 920.000  316.200 3 )
Moving Pin [out[152]] to LEGAL location ( 920.000  320.200 3 )
Moving Pin [out[151]] to LEGAL location ( 920.000  324.200 3 )
Moving Pin [out[150]] to LEGAL location ( 920.000  328.200 3 )
Moving Pin [out[149]] to LEGAL location ( 920.000  332.200 3 )
Moving Pin [out[148]] to LEGAL location ( 920.000  336.200 3 )
Moving Pin [out[147]] to LEGAL location ( 920.000  340.200 3 )
Moving Pin [out[146]] to LEGAL location ( 920.000  344.200 3 )
Moving Pin [out[145]] to LEGAL location ( 920.000  348.200 3 )
Moving Pin [out[144]] to LEGAL location ( 920.000  352.200 3 )
Moving Pin [out[143]] to LEGAL location ( 920.000  356.200 3 )
Moving Pin [out[142]] to LEGAL location ( 920.000  360.200 3 )
Moving Pin [out[141]] to LEGAL location ( 920.000  364.200 3 )
Moving Pin [out[140]] to LEGAL location ( 920.000  368.200 3 )
Moving Pin [out[139]] to LEGAL location ( 920.000  372.200 3 )
Moving Pin [out[138]] to LEGAL location ( 920.000  376.200 3 )
Moving Pin [out[137]] to LEGAL location ( 920.000  380.200 3 )
Moving Pin [out[136]] to LEGAL location ( 920.000  384.200 3 )
Moving Pin [out[135]] to LEGAL location ( 920.000  388.200 3 )
Moving Pin [out[134]] to LEGAL location ( 920.000  392.200 3 )
Moving Pin [out[133]] to LEGAL location ( 920.000  396.200 3 )
Moving Pin [out[132]] to LEGAL location ( 920.000  400.200 3 )
Moving Pin [out[131]] to LEGAL location ( 920.000  404.200 3 )
Moving Pin [out[130]] to LEGAL location ( 920.000  408.200 3 )
Moving Pin [out[129]] to LEGAL location ( 920.000  412.200 3 )
Moving Pin [out[128]] to LEGAL location ( 920.000  416.200 3 )
Moving Pin [out[127]] to LEGAL location ( 920.000  420.200 3 )
Moving Pin [out[126]] to LEGAL location ( 920.000  424.200 3 )
Moving Pin [out[125]] to LEGAL location ( 920.000  428.200 3 )
Moving Pin [out[124]] to LEGAL location ( 920.000  432.200 3 )
Moving Pin [out[123]] to LEGAL location ( 920.000  436.200 3 )
Moving Pin [out[122]] to LEGAL location ( 920.000  440.200 3 )
Moving Pin [out[121]] to LEGAL location ( 920.000  444.200 3 )
Moving Pin [out[120]] to LEGAL location ( 920.000  448.200 3 )
Moving Pin [out[119]] to LEGAL location ( 920.000  452.200 3 )
Moving Pin [out[118]] to LEGAL location ( 920.000  456.200 3 )
Moving Pin [out[117]] to LEGAL location ( 920.000  460.200 3 )
Moving Pin [out[116]] to LEGAL location ( 920.000  464.200 3 )
Moving Pin [out[115]] to LEGAL location ( 920.000  468.200 3 )
Moving Pin [out[114]] to LEGAL location ( 920.000  472.200 3 )
Moving Pin [out[113]] to LEGAL location ( 920.000  476.200 3 )
Moving Pin [out[112]] to LEGAL location ( 920.000  480.200 3 )
Moving Pin [out[111]] to LEGAL location ( 920.000  484.200 3 )
Moving Pin [out[110]] to LEGAL location ( 920.000  488.200 3 )
Moving Pin [out[109]] to LEGAL location ( 920.000  492.200 3 )
Moving Pin [out[108]] to LEGAL location ( 920.000  496.200 3 )
Moving Pin [out[107]] to LEGAL location ( 920.000  500.200 3 )
Moving Pin [out[106]] to LEGAL location ( 920.000  504.200 3 )
Moving Pin [out[105]] to LEGAL location ( 920.000  508.200 3 )
Moving Pin [out[104]] to LEGAL location ( 920.000  512.200 3 )
Moving Pin [out[103]] to LEGAL location ( 920.000  516.200 3 )
Moving Pin [out[102]] to LEGAL location ( 920.000  520.200 3 )
Moving Pin [out[101]] to LEGAL location ( 920.000  524.200 3 )
Moving Pin [out[100]] to LEGAL location ( 920.000  528.200 3 )
Moving Pin [out[99]] to LEGAL location ( 920.000  532.200 3 )
Moving Pin [out[98]] to LEGAL location ( 920.000  536.200 3 )
Moving Pin [out[97]] to LEGAL location ( 920.000  540.200 3 )
Moving Pin [out[96]] to LEGAL location ( 920.000  544.200 3 )
Moving Pin [out[95]] to LEGAL location ( 920.000  548.200 3 )
Moving Pin [out[94]] to LEGAL location ( 920.000  552.200 3 )
Moving Pin [out[93]] to LEGAL location ( 920.000  556.200 3 )
Moving Pin [out[92]] to LEGAL location ( 920.000  560.200 3 )
Moving Pin [out[91]] to LEGAL location ( 920.000  564.200 3 )
Moving Pin [out[90]] to LEGAL location ( 920.000  568.200 3 )
Moving Pin [out[89]] to LEGAL location ( 920.000  572.200 3 )
Moving Pin [out[88]] to LEGAL location ( 920.000  576.200 3 )
Moving Pin [out[87]] to LEGAL location ( 920.000  580.200 3 )
Moving Pin [out[86]] to LEGAL location ( 920.000  584.200 3 )
Moving Pin [out[85]] to LEGAL location ( 920.000  588.200 3 )
Moving Pin [out[84]] to LEGAL location ( 920.000  592.200 3 )
Moving Pin [out[83]] to LEGAL location ( 920.000  596.200 3 )
Moving Pin [out[82]] to LEGAL location ( 920.000  600.200 3 )
Moving Pin [out[81]] to LEGAL location ( 920.000  604.200 3 )
Moving Pin [out[80]] to LEGAL location ( 920.000  608.200 3 )
Moving Pin [out[79]] to LEGAL location ( 920.000  612.200 3 )
Moving Pin [out[78]] to LEGAL location ( 920.000  616.200 3 )
Moving Pin [out[77]] to LEGAL location ( 920.000  620.200 3 )
Moving Pin [out[76]] to LEGAL location ( 920.000  624.200 3 )
Moving Pin [out[75]] to LEGAL location ( 920.000  628.200 3 )
Moving Pin [out[74]] to LEGAL location ( 920.000  632.200 3 )
Moving Pin [out[73]] to LEGAL location ( 920.000  636.200 3 )
Moving Pin [out[72]] to LEGAL location ( 920.000  640.200 3 )
Moving Pin [out[71]] to LEGAL location ( 920.000  644.200 3 )
Moving Pin [out[70]] to LEGAL location ( 920.000  648.200 3 )
Moving Pin [out[69]] to LEGAL location ( 920.000  652.200 3 )
Moving Pin [out[68]] to LEGAL location ( 920.000  656.200 3 )
Moving Pin [out[67]] to LEGAL location ( 920.000  660.200 3 )
Moving Pin [out[66]] to LEGAL location ( 920.000  664.200 3 )
Moving Pin [out[65]] to LEGAL location ( 920.000  668.200 3 )
Moving Pin [out[64]] to LEGAL location ( 920.000  672.200 3 )
Moving Pin [out[63]] to LEGAL location ( 920.000  676.200 3 )
Moving Pin [out[62]] to LEGAL location ( 920.000  680.200 3 )
Moving Pin [out[61]] to LEGAL location ( 920.000  684.200 3 )
Moving Pin [out[60]] to LEGAL location ( 920.000  688.200 3 )
Moving Pin [out[59]] to LEGAL location ( 920.000  692.200 3 )
Moving Pin [out[58]] to LEGAL location ( 920.000  696.200 3 )
Moving Pin [out[57]] to LEGAL location ( 920.000  700.200 3 )
Moving Pin [out[56]] to LEGAL location ( 920.000  704.200 3 )
Moving Pin [out[55]] to LEGAL location ( 920.000  708.200 3 )
Moving Pin [out[54]] to LEGAL location ( 920.000  712.200 3 )
Moving Pin [out[53]] to LEGAL location ( 920.000  716.200 3 )
Moving Pin [out[52]] to LEGAL location ( 920.000  720.200 3 )
Moving Pin [out[51]] to LEGAL location ( 920.000  724.200 3 )
Moving Pin [out[50]] to LEGAL location ( 920.000  728.200 3 )
Moving Pin [out[49]] to LEGAL location ( 920.000  732.200 3 )
Moving Pin [out[48]] to LEGAL location ( 920.000  736.200 3 )
Moving Pin [out[47]] to LEGAL location ( 920.000  740.200 3 )
Moving Pin [out[46]] to LEGAL location ( 920.000  744.200 3 )
Moving Pin [out[45]] to LEGAL location ( 920.000  748.200 3 )
Moving Pin [out[44]] to LEGAL location ( 920.000  752.200 3 )
Moving Pin [out[43]] to LEGAL location ( 920.000  756.200 3 )
Moving Pin [out[42]] to LEGAL location ( 920.000  760.200 3 )
Moving Pin [out[41]] to LEGAL location ( 920.000  764.200 3 )
Moving Pin [out[40]] to LEGAL location ( 920.000  768.200 3 )
Moving Pin [out[39]] to LEGAL location ( 920.000  772.200 3 )
Moving Pin [out[38]] to LEGAL location ( 920.000  776.200 3 )
Moving Pin [out[37]] to LEGAL location ( 920.000  780.200 3 )
Moving Pin [out[36]] to LEGAL location ( 920.000  784.200 3 )
Moving Pin [out[35]] to LEGAL location ( 920.000  788.200 3 )
Moving Pin [out[34]] to LEGAL location ( 920.000  792.200 3 )
Moving Pin [out[33]] to LEGAL location ( 920.000  796.200 3 )
Moving Pin [out[32]] to LEGAL location ( 920.000  800.200 3 )
Moving Pin [out[31]] to LEGAL location ( 920.000  804.200 3 )
Moving Pin [out[30]] to LEGAL location ( 920.000  808.200 3 )
Moving Pin [out[29]] to LEGAL location ( 920.000  812.200 3 )
Moving Pin [out[28]] to LEGAL location ( 920.000  816.200 3 )
Moving Pin [out[27]] to LEGAL location ( 920.000  820.200 3 )
Moving Pin [out[26]] to LEGAL location ( 920.000  824.200 3 )
Moving Pin [out[25]] to LEGAL location ( 920.000  828.200 3 )
Moving Pin [out[24]] to LEGAL location ( 920.000  832.200 3 )
Moving Pin [out[23]] to LEGAL location ( 920.000  836.200 3 )
Moving Pin [out[22]] to LEGAL location ( 920.000  840.200 3 )
Moving Pin [out[21]] to LEGAL location ( 920.000  844.200 3 )
Moving Pin [out[20]] to LEGAL location ( 920.000  848.200 3 )
Moving Pin [out[19]] to LEGAL location ( 920.000  852.200 3 )
Moving Pin [out[18]] to LEGAL location ( 920.000  856.200 3 )
Moving Pin [out[17]] to LEGAL location ( 920.000  860.200 3 )
Moving Pin [out[16]] to LEGAL location ( 920.000  864.200 3 )
Moving Pin [out[15]] to LEGAL location ( 920.000  868.200 3 )
Moving Pin [out[14]] to LEGAL location ( 920.000  872.200 3 )
Moving Pin [out[13]] to LEGAL location ( 920.000  876.200 3 )
Moving Pin [out[12]] to LEGAL location ( 920.000  880.200 3 )
Moving Pin [out[11]] to LEGAL location ( 920.000  884.200 3 )
Moving Pin [out[10]] to LEGAL location ( 920.000  888.200 3 )
Moving Pin [out[9]] to LEGAL location ( 920.000  892.200 3 )
Moving Pin [out[8]] to LEGAL location ( 920.000  896.200 3 )
Moving Pin [out[7]] to LEGAL location ( 920.000  900.200 3 )
Moving Pin [out[6]] to LEGAL location ( 920.000  904.200 3 )
Moving Pin [out[5]] to LEGAL location ( 920.000  908.200 3 )
Moving Pin [out[4]] to LEGAL location ( 920.000  912.200 3 )
Moving Pin [out[3]] to LEGAL location ( 920.000  916.200 3 )
Moving Pin [out[2]] to LEGAL location ( 920.000  920.200 3 )
Moving Pin [out[1]] to LEGAL location ( 920.000  924.200 3 )
Moving Pin [out[0]] to LEGAL location ( 920.000  928.200 3 )
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 230
	Illegally Assigned Pins            : 128
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
160 pin(s) of the Partition fullchip were legalized.
128 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 0 -unit MICRON -spreadDirection counterclockwise -side Left -layer 1 -spreadType center -spacing 4 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 0 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 4 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
Successfully spread [43] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 0 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 1 -spreadType center -spacing 4 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [27] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |      0 |     358 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |      0 |     358 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [clk] is [FIXED] at location ( 407.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[23]] is [FIXED] at location ( 467.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[22]] is [FIXED] at location ( 463.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[21]] is [FIXED] at location ( 459.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[20]] is [FIXED] at location ( 455.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[19]] is [FIXED] at location ( 451.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[18]] is [FIXED] at location ( 447.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[17]] is [FIXED] at location ( 443.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[16]] is [FIXED] at location ( 439.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[15]] is [FIXED] at location ( 435.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[14]] is [FIXED] at location ( 431.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[13]] is [FIXED] at location ( 427.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[12]] is [FIXED] at location ( 423.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[11]] is [FIXED] at location ( 419.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[10]] is [FIXED] at location ( 415.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[9]] is [FIXED] at location ( 411.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[8]] is [FIXED] at location ( 407.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[7]] is [FIXED] at location ( 403.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[6]] is [FIXED] at location ( 399.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[5]] is [FIXED] at location ( 395.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[4]] is [FIXED] at location ( 391.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[3]] is [FIXED] at location ( 387.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[2]] is [FIXED] at location ( 383.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[1]] is [FIXED] at location ( 379.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_in[0]] is [FIXED] at location ( 375.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 511.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 507.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 503.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 499.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 495.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 491.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 487.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 483.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 479.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 475.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 471.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 467.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 463.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 459.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 455.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 451.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 447.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 443.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 439.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 435.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 431.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 427.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 423.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 419.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [fifo_ext_rd] is [FIXED] at location ( 411.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[127]] is [FIXED] at location (   0.000,  356.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[126]] is [FIXED] at location (   0.000,  360.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[125]] is [FIXED] at location (   0.000,  364.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[124]] is [FIXED] at location (   0.000,  368.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[123]] is [FIXED] at location (   0.000,  372.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[122]] is [FIXED] at location (   0.000,  376.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[121]] is [FIXED] at location (   0.000,  380.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[120]] is [FIXED] at location (   0.000,  384.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[119]] is [FIXED] at location (   0.000,  388.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[118]] is [FIXED] at location (   0.000,  392.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[117]] is [FIXED] at location (   0.000,  396.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[116]] is [FIXED] at location (   0.000,  400.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[115]] is [FIXED] at location (   0.000,  404.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[114]] is [FIXED] at location (   0.000,  408.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[113]] is [FIXED] at location (   0.000,  412.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[112]] is [FIXED] at location (   0.000,  416.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[111]] is [FIXED] at location (   0.000,  420.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[110]] is [FIXED] at location (   0.000,  424.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[109]] is [FIXED] at location (   0.000,  428.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[108]] is [FIXED] at location (   0.000,  432.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[107]] is [FIXED] at location (   0.000,  436.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[106]] is [FIXED] at location (   0.000,  440.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[105]] is [FIXED] at location (   0.000,  444.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[104]] is [FIXED] at location (   0.000,  448.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[103]] is [FIXED] at location (   0.000,  452.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[102]] is [FIXED] at location (   0.000,  456.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[101]] is [FIXED] at location (   0.000,  460.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[100]] is [FIXED] at location (   0.000,  464.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[99]] is [FIXED] at location (   0.000,  468.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[98]] is [FIXED] at location (   0.000,  472.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[97]] is [FIXED] at location (   0.000,  476.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[96]] is [FIXED] at location (   0.000,  480.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[95]] is [FIXED] at location (   0.000,  484.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[94]] is [FIXED] at location (   0.000,  488.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[93]] is [FIXED] at location (   0.000,  492.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[92]] is [FIXED] at location (   0.000,  496.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[91]] is [FIXED] at location (   0.000,  500.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[90]] is [FIXED] at location (   0.000,  504.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[89]] is [FIXED] at location (   0.000,  508.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[88]] is [FIXED] at location (   0.000,  512.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[87]] is [FIXED] at location (   0.000,  516.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[86]] is [FIXED] at location (   0.000,  520.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[85]] is [FIXED] at location (   0.000,  524.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[84]] is [FIXED] at location (   0.000,  528.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[83]] is [FIXED] at location (   0.000,  532.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[82]] is [FIXED] at location (   0.000,  536.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[81]] is [FIXED] at location (   0.000,  540.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[80]] is [FIXED] at location (   0.000,  544.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[79]] is [FIXED] at location (   0.000,  548.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[78]] is [FIXED] at location (   0.000,  552.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[77]] is [FIXED] at location (   0.000,  556.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[76]] is [FIXED] at location (   0.000,  560.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[75]] is [FIXED] at location (   0.000,  564.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[74]] is [FIXED] at location (   0.000,  568.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[73]] is [FIXED] at location (   0.000,  572.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[72]] is [FIXED] at location (   0.000,  576.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[71]] is [FIXED] at location (   0.000,  580.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[70]] is [FIXED] at location (   0.000,  584.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[69]] is [FIXED] at location (   0.000,  588.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[68]] is [FIXED] at location (   0.000,  592.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[67]] is [FIXED] at location (   0.000,  596.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[66]] is [FIXED] at location (   0.000,  600.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[65]] is [FIXED] at location (   0.000,  604.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[64]] is [FIXED] at location (   0.000,  608.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[63]] is [FIXED] at location (   0.000,  612.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[62]] is [FIXED] at location (   0.000,  616.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[61]] is [FIXED] at location (   0.000,  620.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[60]] is [FIXED] at location (   0.000,  624.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[59]] is [FIXED] at location (   0.000,  628.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[58]] is [FIXED] at location (   0.000,  632.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[57]] is [FIXED] at location (   0.000,  636.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[56]] is [FIXED] at location (   0.000,  640.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[55]] is [FIXED] at location (   0.000,  644.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[54]] is [FIXED] at location (   0.000,  648.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[53]] is [FIXED] at location (   0.000,  652.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[52]] is [FIXED] at location (   0.000,  656.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[51]] is [FIXED] at location (   0.000,  660.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[50]] is [FIXED] at location (   0.000,  664.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[49]] is [FIXED] at location (   0.000,  668.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[48]] is [FIXED] at location (   0.000,  672.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[47]] is [FIXED] at location (   0.000,  676.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[46]] is [FIXED] at location (   0.000,  680.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[45]] is [FIXED] at location (   0.000,  684.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[44]] is [FIXED] at location (   0.000,  688.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[43]] is [FIXED] at location (   0.000,  692.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[42]] is [FIXED] at location (   0.000,  696.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[41]] is [FIXED] at location (   0.000,  700.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[40]] is [FIXED] at location (   0.000,  704.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[39]] is [FIXED] at location (   0.000,  708.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[38]] is [FIXED] at location (   0.000,  712.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[37]] is [FIXED] at location (   0.000,  716.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[36]] is [FIXED] at location (   0.000,  720.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[35]] is [FIXED] at location (   0.000,  724.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[34]] is [FIXED] at location (   0.000,  728.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[33]] is [FIXED] at location (   0.000,  732.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[32]] is [FIXED] at location (   0.000,  736.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[31]] is [FIXED] at location (   0.000,  740.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[30]] is [FIXED] at location (   0.000,  744.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[29]] is [FIXED] at location (   0.000,  748.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[28]] is [FIXED] at location (   0.000,  752.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[27]] is [FIXED] at location (   0.000,  756.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[26]] is [FIXED] at location (   0.000,  760.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[25]] is [FIXED] at location (   0.000,  764.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[24]] is [FIXED] at location (   0.000,  768.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[23]] is [FIXED] at location (   0.000,  772.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[22]] is [FIXED] at location (   0.000,  776.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[21]] is [FIXED] at location (   0.000,  780.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[20]] is [FIXED] at location (   0.000,  784.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[19]] is [FIXED] at location (   0.000,  788.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[18]] is [FIXED] at location (   0.000,  792.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[17]] is [FIXED] at location (   0.000,  796.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[16]] is [FIXED] at location (   0.000,  800.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[15]] is [FIXED] at location (   0.000,  804.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[14]] is [FIXED] at location (   0.000,  808.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[13]] is [FIXED] at location (   0.000,  812.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[12]] is [FIXED] at location (   0.000,  816.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[11]] is [FIXED] at location (   0.000,  820.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[10]] is [FIXED] at location (   0.000,  824.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[9]] is [FIXED] at location (   0.000,  828.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[8]] is [FIXED] at location (   0.000,  832.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[7]] is [FIXED] at location (   0.000,  836.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[6]] is [FIXED] at location (   0.000,  840.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[5]] is [FIXED] at location (   0.000,  844.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[4]] is [FIXED] at location (   0.000,  848.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[3]] is [FIXED] at location (   0.000,  852.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[2]] is [FIXED] at location (   0.000,  856.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[1]] is [FIXED] at location (   0.000,  860.200 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[0]] is [FIXED] at location (   0.000,  864.200 1 ) is NOT ON ALLOWED PIN LAYER.
Moving Pin [out[159]] to LEGAL location ( 920.000  292.200 3 )
Moving Pin [out[158]] to LEGAL location ( 920.000  296.200 3 )
Moving Pin [out[157]] to LEGAL location ( 920.000  300.200 3 )
Moving Pin [out[156]] to LEGAL location ( 920.000  304.200 3 )
Moving Pin [out[155]] to LEGAL location ( 920.000  308.200 3 )
Moving Pin [out[154]] to LEGAL location ( 920.000  312.200 3 )
Moving Pin [out[153]] to LEGAL location ( 920.000  316.200 3 )
Moving Pin [out[152]] to LEGAL location ( 920.000  320.200 3 )
Moving Pin [out[151]] to LEGAL location ( 920.000  324.200 3 )
Moving Pin [out[150]] to LEGAL location ( 920.000  328.200 3 )
Moving Pin [out[149]] to LEGAL location ( 920.000  332.200 3 )
Moving Pin [out[148]] to LEGAL location ( 920.000  336.200 3 )
Moving Pin [out[147]] to LEGAL location ( 920.000  340.200 3 )
Moving Pin [out[146]] to LEGAL location ( 920.000  344.200 3 )
Moving Pin [out[145]] to LEGAL location ( 920.000  348.200 3 )
Moving Pin [out[144]] to LEGAL location ( 920.000  352.200 3 )
Moving Pin [out[143]] to LEGAL location ( 920.000  356.200 3 )
Moving Pin [out[142]] to LEGAL location ( 920.000  360.200 3 )
Moving Pin [out[141]] to LEGAL location ( 920.000  364.200 3 )
Moving Pin [out[140]] to LEGAL location ( 920.000  368.200 3 )
Moving Pin [out[139]] to LEGAL location ( 920.000  372.200 3 )
Moving Pin [out[138]] to LEGAL location ( 920.000  376.200 3 )
Moving Pin [out[137]] to LEGAL location ( 920.000  380.200 3 )
Moving Pin [out[136]] to LEGAL location ( 920.000  384.200 3 )
Moving Pin [out[135]] to LEGAL location ( 920.000  388.200 3 )
Moving Pin [out[134]] to LEGAL location ( 920.000  392.200 3 )
Moving Pin [out[133]] to LEGAL location ( 920.000  396.200 3 )
Moving Pin [out[132]] to LEGAL location ( 920.000  400.200 3 )
Moving Pin [out[131]] to LEGAL location ( 920.000  404.200 3 )
Moving Pin [out[130]] to LEGAL location ( 920.000  408.200 3 )
Moving Pin [out[129]] to LEGAL location ( 920.000  412.200 3 )
Moving Pin [out[128]] to LEGAL location ( 920.000  416.200 3 )
Moving Pin [out[127]] to LEGAL location ( 920.000  420.200 3 )
Moving Pin [out[126]] to LEGAL location ( 920.000  424.200 3 )
Moving Pin [out[125]] to LEGAL location ( 920.000  428.200 3 )
Moving Pin [out[124]] to LEGAL location ( 920.000  432.200 3 )
Moving Pin [out[123]] to LEGAL location ( 920.000  436.200 3 )
Moving Pin [out[122]] to LEGAL location ( 920.000  440.200 3 )
Moving Pin [out[121]] to LEGAL location ( 920.000  444.200 3 )
Moving Pin [out[120]] to LEGAL location ( 920.000  448.200 3 )
Moving Pin [out[119]] to LEGAL location ( 920.000  452.200 3 )
Moving Pin [out[118]] to LEGAL location ( 920.000  456.200 3 )
Moving Pin [out[117]] to LEGAL location ( 920.000  460.200 3 )
Moving Pin [out[116]] to LEGAL location ( 920.000  464.200 3 )
Moving Pin [out[115]] to LEGAL location ( 920.000  468.200 3 )
Moving Pin [out[114]] to LEGAL location ( 920.000  472.200 3 )
Moving Pin [out[113]] to LEGAL location ( 920.000  476.200 3 )
Moving Pin [out[112]] to LEGAL location ( 920.000  480.200 3 )
Moving Pin [out[111]] to LEGAL location ( 920.000  484.200 3 )
Moving Pin [out[110]] to LEGAL location ( 920.000  488.200 3 )
Moving Pin [out[109]] to LEGAL location ( 920.000  492.200 3 )
Moving Pin [out[108]] to LEGAL location ( 920.000  496.200 3 )
Moving Pin [out[107]] to LEGAL location ( 920.000  500.200 3 )
Moving Pin [out[106]] to LEGAL location ( 920.000  504.200 3 )
Moving Pin [out[105]] to LEGAL location ( 920.000  508.200 3 )
Moving Pin [out[104]] to LEGAL location ( 920.000  512.200 3 )
Moving Pin [out[103]] to LEGAL location ( 920.000  516.200 3 )
Moving Pin [out[102]] to LEGAL location ( 920.000  520.200 3 )
Moving Pin [out[101]] to LEGAL location ( 920.000  524.200 3 )
Moving Pin [out[100]] to LEGAL location ( 920.000  528.200 3 )
Moving Pin [out[99]] to LEGAL location ( 920.000  532.200 3 )
Moving Pin [out[98]] to LEGAL location ( 920.000  536.200 3 )
Moving Pin [out[97]] to LEGAL location ( 920.000  540.200 3 )
Moving Pin [out[96]] to LEGAL location ( 920.000  544.200 3 )
Moving Pin [out[95]] to LEGAL location ( 920.000  548.200 3 )
Moving Pin [out[94]] to LEGAL location ( 920.000  552.200 3 )
Moving Pin [out[93]] to LEGAL location ( 920.000  556.200 3 )
Moving Pin [out[92]] to LEGAL location ( 920.000  560.200 3 )
Moving Pin [out[91]] to LEGAL location ( 920.000  564.200 3 )
Moving Pin [out[90]] to LEGAL location ( 920.000  568.200 3 )
Moving Pin [out[89]] to LEGAL location ( 920.000  572.200 3 )
Moving Pin [out[88]] to LEGAL location ( 920.000  576.200 3 )
Moving Pin [out[87]] to LEGAL location ( 920.000  580.200 3 )
Moving Pin [out[86]] to LEGAL location ( 920.000  584.200 3 )
Moving Pin [out[85]] to LEGAL location ( 920.000  588.200 3 )
Moving Pin [out[84]] to LEGAL location ( 920.000  592.200 3 )
Moving Pin [out[83]] to LEGAL location ( 920.000  596.200 3 )
Moving Pin [out[82]] to LEGAL location ( 920.000  600.200 3 )
Moving Pin [out[81]] to LEGAL location ( 920.000  604.200 3 )
Moving Pin [out[80]] to LEGAL location ( 920.000  608.200 3 )
Moving Pin [out[79]] to LEGAL location ( 920.000  612.200 3 )
Moving Pin [out[78]] to LEGAL location ( 920.000  616.200 3 )
Moving Pin [out[77]] to LEGAL location ( 920.000  620.200 3 )
Moving Pin [out[76]] to LEGAL location ( 920.000  624.200 3 )
Moving Pin [out[75]] to LEGAL location ( 920.000  628.200 3 )
Moving Pin [out[74]] to LEGAL location ( 920.000  632.200 3 )
Moving Pin [out[73]] to LEGAL location ( 920.000  636.200 3 )
Moving Pin [out[72]] to LEGAL location ( 920.000  640.200 3 )
Moving Pin [out[71]] to LEGAL location ( 920.000  644.200 3 )
Moving Pin [out[70]] to LEGAL location ( 920.000  648.200 3 )
Moving Pin [out[69]] to LEGAL location ( 920.000  652.200 3 )
Moving Pin [out[68]] to LEGAL location ( 920.000  656.200 3 )
Moving Pin [out[67]] to LEGAL location ( 920.000  660.200 3 )
Moving Pin [out[66]] to LEGAL location ( 920.000  664.200 3 )
Moving Pin [out[65]] to LEGAL location ( 920.000  668.200 3 )
Moving Pin [out[64]] to LEGAL location ( 920.000  672.200 3 )
Moving Pin [out[63]] to LEGAL location ( 920.000  676.200 3 )
Moving Pin [out[62]] to LEGAL location ( 920.000  680.200 3 )
Moving Pin [out[61]] to LEGAL location ( 920.000  684.200 3 )
Moving Pin [out[60]] to LEGAL location ( 920.000  688.200 3 )
Moving Pin [out[59]] to LEGAL location ( 920.000  692.200 3 )
Moving Pin [out[58]] to LEGAL location ( 920.000  696.200 3 )
Moving Pin [out[57]] to LEGAL location ( 920.000  700.200 3 )
Moving Pin [out[56]] to LEGAL location ( 920.000  704.200 3 )
Moving Pin [out[55]] to LEGAL location ( 920.000  708.200 3 )
Moving Pin [out[54]] to LEGAL location ( 920.000  712.200 3 )
Moving Pin [out[53]] to LEGAL location ( 920.000  716.200 3 )
Moving Pin [out[52]] to LEGAL location ( 920.000  720.200 3 )
Moving Pin [out[51]] to LEGAL location ( 920.000  724.200 3 )
Moving Pin [out[50]] to LEGAL location ( 920.000  728.200 3 )
Moving Pin [out[49]] to LEGAL location ( 920.000  732.200 3 )
Moving Pin [out[48]] to LEGAL location ( 920.000  736.200 3 )
Moving Pin [out[47]] to LEGAL location ( 920.000  740.200 3 )
Moving Pin [out[46]] to LEGAL location ( 920.000  744.200 3 )
Moving Pin [out[45]] to LEGAL location ( 920.000  748.200 3 )
Moving Pin [out[44]] to LEGAL location ( 920.000  752.200 3 )
Moving Pin [out[43]] to LEGAL location ( 920.000  756.200 3 )
Moving Pin [out[42]] to LEGAL location ( 920.000  760.200 3 )
Moving Pin [out[41]] to LEGAL location ( 920.000  764.200 3 )
Moving Pin [out[40]] to LEGAL location ( 920.000  768.200 3 )
Moving Pin [out[39]] to LEGAL location ( 920.000  772.200 3 )
Moving Pin [out[38]] to LEGAL location ( 920.000  776.200 3 )
Moving Pin [out[37]] to LEGAL location ( 920.000  780.200 3 )
Moving Pin [out[36]] to LEGAL location ( 920.000  784.200 3 )
Moving Pin [out[35]] to LEGAL location ( 920.000  788.200 3 )
Moving Pin [out[34]] to LEGAL location ( 920.000  792.200 3 )
Moving Pin [out[33]] to LEGAL location ( 920.000  796.200 3 )
Moving Pin [out[32]] to LEGAL location ( 920.000  800.200 3 )
Moving Pin [out[31]] to LEGAL location ( 920.000  804.200 3 )
Moving Pin [out[30]] to LEGAL location ( 920.000  808.200 3 )
Moving Pin [out[29]] to LEGAL location ( 920.000  812.200 3 )
Moving Pin [out[28]] to LEGAL location ( 920.000  816.200 3 )
Moving Pin [out[27]] to LEGAL location ( 920.000  820.200 3 )
Moving Pin [out[26]] to LEGAL location ( 920.000  824.200 3 )
Moving Pin [out[25]] to LEGAL location ( 920.000  828.200 3 )
Moving Pin [out[24]] to LEGAL location ( 920.000  832.200 3 )
Moving Pin [out[23]] to LEGAL location ( 920.000  836.200 3 )
Moving Pin [out[22]] to LEGAL location ( 920.000  840.200 3 )
Moving Pin [out[21]] to LEGAL location ( 920.000  844.200 3 )
Moving Pin [out[20]] to LEGAL location ( 920.000  848.200 3 )
Moving Pin [out[19]] to LEGAL location ( 920.000  852.200 3 )
Moving Pin [out[18]] to LEGAL location ( 920.000  856.200 3 )
Moving Pin [out[17]] to LEGAL location ( 920.000  860.200 3 )
Moving Pin [out[16]] to LEGAL location ( 920.000  864.200 3 )
Moving Pin [out[15]] to LEGAL location ( 920.000  868.200 3 )
Moving Pin [out[14]] to LEGAL location ( 920.000  872.200 3 )
Moving Pin [out[13]] to LEGAL location ( 920.000  876.200 3 )
Moving Pin [out[12]] to LEGAL location ( 920.000  880.200 3 )
Moving Pin [out[11]] to LEGAL location ( 920.000  884.200 3 )
Moving Pin [out[10]] to LEGAL location ( 920.000  888.200 3 )
Moving Pin [out[9]] to LEGAL location ( 920.000  892.200 3 )
Moving Pin [out[8]] to LEGAL location ( 920.000  896.200 3 )
Moving Pin [out[7]] to LEGAL location ( 920.000  900.200 3 )
Moving Pin [out[6]] to LEGAL location ( 920.000  904.200 3 )
Moving Pin [out[5]] to LEGAL location ( 920.000  908.200 3 )
Moving Pin [out[4]] to LEGAL location ( 920.000  912.200 3 )
Moving Pin [out[3]] to LEGAL location ( 920.000  916.200 3 )
Moving Pin [out[2]] to LEGAL location ( 920.000  920.200 3 )
Moving Pin [out[1]] to LEGAL location ( 920.000  924.200 3 )
Moving Pin [out[0]] to LEGAL location ( 920.000  928.200 3 )
**WARN: (IMPPTN-562):	Pin [inst[18]] is [FIXED] at location ( 543.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[17]] is [FIXED] at location ( 539.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[16]] is [FIXED] at location ( 535.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[15]] is [FIXED] at location ( 531.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[14]] is [FIXED] at location ( 527.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[13]] is [FIXED] at location ( 523.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[12]] is [FIXED] at location ( 519.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[11]] is [FIXED] at location ( 515.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[10]] is [FIXED] at location ( 511.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[9]] is [FIXED] at location ( 507.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[8]] is [FIXED] at location ( 503.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[7]] is [FIXED] at location ( 499.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[6]] is [FIXED] at location ( 495.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[5]] is [FIXED] at location ( 491.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[4]] is [FIXED] at location ( 487.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[3]] is [FIXED] at location ( 483.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[2]] is [FIXED] at location ( 479.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[1]] is [FIXED] at location ( 475.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[0]] is [FIXED] at location ( 471.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [reset] is [FIXED] at location ( 415.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 160
	Illegally Assigned Pins            : 198
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
160 pin(s) of the Partition fullchip were legalized.
198 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 2 -spreadType center -spacing 4 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 4 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
Successfully spread [43] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 4 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [27] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 4 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 4 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
Successfully spread [43] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1076.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 4 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [27] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    288 |      70 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    288 |      70 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
Moving Pin [clk] to LEGAL location ( 407.900    0.000 2 )
Moving Pin [sum_in[23]] to LEGAL location ( 467.900 1220.000 2 )
Moving Pin [sum_in[22]] to LEGAL location ( 463.900 1220.000 2 )
Moving Pin [sum_in[21]] to LEGAL location ( 459.900 1220.000 2 )
Moving Pin [sum_in[20]] to LEGAL location ( 455.900 1220.000 2 )
Moving Pin [sum_in[19]] to LEGAL location ( 451.900 1220.000 2 )
Moving Pin [sum_in[18]] to LEGAL location ( 447.900 1220.000 2 )
Moving Pin [sum_in[17]] to LEGAL location ( 443.900 1220.000 2 )
Moving Pin [sum_in[16]] to LEGAL location ( 439.900 1220.000 2 )
Moving Pin [sum_in[15]] to LEGAL location ( 435.900 1220.000 2 )
Moving Pin [sum_in[14]] to LEGAL location ( 431.900 1220.000 2 )
Moving Pin [sum_in[13]] to LEGAL location ( 427.900 1220.000 2 )
Moving Pin [sum_in[12]] to LEGAL location ( 423.900 1220.000 2 )
Moving Pin [sum_in[11]] to LEGAL location ( 419.900 1220.000 2 )
Moving Pin [sum_in[10]] to LEGAL location ( 415.900 1220.000 2 )
Moving Pin [sum_in[9]] to LEGAL location ( 411.900 1220.000 2 )
Moving Pin [sum_in[8]] to LEGAL location ( 407.900 1220.000 2 )
Moving Pin [sum_in[7]] to LEGAL location ( 403.900 1220.000 2 )
Moving Pin [sum_in[6]] to LEGAL location ( 399.900 1220.000 2 )
Moving Pin [sum_in[5]] to LEGAL location ( 395.900 1220.000 2 )
Moving Pin [sum_in[4]] to LEGAL location ( 391.900 1220.000 2 )
Moving Pin [sum_in[3]] to LEGAL location ( 387.900 1220.000 2 )
Moving Pin [sum_in[2]] to LEGAL location ( 383.900 1220.000 2 )
Moving Pin [sum_in[1]] to LEGAL location ( 379.900 1220.000 2 )
Moving Pin [sum_in[0]] to LEGAL location ( 375.900 1220.000 2 )
Moving Pin [sum_out[23]] to LEGAL location ( 511.900    0.000 2 )
Moving Pin [sum_out[22]] to LEGAL location ( 507.900    0.000 2 )
Moving Pin [sum_out[21]] to LEGAL location ( 503.900    0.000 2 )
Moving Pin [sum_out[20]] to LEGAL location ( 499.900    0.000 2 )
Moving Pin [sum_out[19]] to LEGAL location ( 495.900    0.000 2 )
Moving Pin [sum_out[18]] to LEGAL location ( 491.900    0.000 2 )
Moving Pin [sum_out[17]] to LEGAL location ( 487.900    0.000 2 )
Moving Pin [sum_out[16]] to LEGAL location ( 483.900    0.000 2 )
Moving Pin [sum_out[15]] to LEGAL location ( 479.900    0.000 2 )
Moving Pin [sum_out[14]] to LEGAL location ( 475.900    0.000 2 )
Moving Pin [sum_out[13]] to LEGAL location ( 471.900    0.000 2 )
Moving Pin [sum_out[12]] to LEGAL location ( 467.900    0.000 2 )
Moving Pin [sum_out[11]] to LEGAL location ( 463.900    0.000 2 )
Moving Pin [sum_out[10]] to LEGAL location ( 459.900    0.000 2 )
Moving Pin [sum_out[9]] to LEGAL location ( 455.900    0.000 2 )
Moving Pin [sum_out[8]] to LEGAL location ( 451.900    0.000 2 )
Moving Pin [sum_out[7]] to LEGAL location ( 447.900    0.000 2 )
Moving Pin [sum_out[6]] to LEGAL location ( 443.900    0.000 2 )
Moving Pin [sum_out[5]] to LEGAL location ( 439.900    0.000 2 )
Moving Pin [sum_out[4]] to LEGAL location ( 435.900    0.000 2 )
Moving Pin [sum_out[3]] to LEGAL location ( 431.900    0.000 2 )
Moving Pin [sum_out[2]] to LEGAL location ( 427.900    0.000 2 )
Moving Pin [sum_out[1]] to LEGAL location ( 423.900    0.000 2 )
Moving Pin [sum_out[0]] to LEGAL location ( 419.900    0.000 2 )
Moving Pin [fifo_ext_rd] to LEGAL location ( 411.900    0.000 2 )
Moving Pin [inst[18]] to LEGAL location ( 543.900 1220.000 2 )
Moving Pin [inst[17]] to LEGAL location ( 539.900 1220.000 2 )
Moving Pin [inst[16]] to LEGAL location ( 535.900 1220.000 2 )
Moving Pin [inst[15]] to LEGAL location ( 531.900 1220.000 2 )
Moving Pin [inst[14]] to LEGAL location ( 527.900 1220.000 2 )
Moving Pin [inst[13]] to LEGAL location ( 523.900 1220.000 2 )
Moving Pin [inst[12]] to LEGAL location ( 519.900 1220.000 2 )
Moving Pin [inst[11]] to LEGAL location ( 515.900 1220.000 2 )
Moving Pin [inst[10]] to LEGAL location ( 511.900 1220.000 2 )
Moving Pin [inst[9]] to LEGAL location ( 507.900 1220.000 2 )
Moving Pin [inst[8]] to LEGAL location ( 503.900 1220.000 2 )
Moving Pin [inst[7]] to LEGAL location ( 499.900 1220.000 2 )
Moving Pin [inst[6]] to LEGAL location ( 495.900 1220.000 2 )
Moving Pin [inst[5]] to LEGAL location ( 491.900 1220.000 2 )
Moving Pin [inst[4]] to LEGAL location ( 487.900 1220.000 2 )
Moving Pin [inst[3]] to LEGAL location ( 483.900 1220.000 2 )
Moving Pin [inst[2]] to LEGAL location ( 479.900 1220.000 2 )
Moving Pin [inst[1]] to LEGAL location ( 475.900 1220.000 2 )
Moving Pin [inst[0]] to LEGAL location ( 471.900 1220.000 2 )
Moving Pin [reset] to LEGAL location ( 415.900    0.000 2 )
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 358
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
70 pin(s) of the Partition fullchip were legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 70 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1076.0M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan True -placeIOpins false
<CMD> setOptMode -effort medium -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct false -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort medium -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct false -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3097 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1217.42 CPU=0:00:06.3 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 1217.4M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:10.9) (Real : 0:00:10.0) (mem : 1217.4M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 73 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD2' removed
*       :      8 instances of type 'INVD1' removed
*       :     11 instances of type 'INVD0' removed
*       :      7 instances of type 'CKND2' removed
*       :     31 instances of type 'CKBD2' removed
*       :      1 instance  of type 'CKBD1' removed
*       :      9 instances of type 'BUFFD1' removed
*       :      5 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.8) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Some Marcos are marked as preplaced.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=36498 (0 fixed + 36498 movable) #block=3 (0 floating + 3 preplaced)
#ioInst=0 #net=42200 #term=152791 #term/net=3.62, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=277
stdCell: 36498 single + 0 double + 0 multi
Total standard cell length = 84.0500 (mm), area = 0.1513 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.166.
Density for the design = 0.166.
       = stdcell_area 420250 sites (151290 um^2) / alloc_area 2530417 sites (910950 um^2).
Pin Density = 0.05098.
            = total # of pins 152791 / total area 2997000.
=== lastAutoLevel = 11 
End delay calculation. (MEM=1236.5 CPU=0:00:05.9 REAL=0:00:05.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.664e+05 (2.02e+05 2.64e+05)
              Est.  stn bbox = 5.081e+05 (2.23e+05 2.85e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1300.5M
Iteration  2: Total net bbox = 4.664e+05 (2.02e+05 2.64e+05)
              Est.  stn bbox = 5.081e+05 (2.23e+05 2.85e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1300.5M
Iteration  3: Total net bbox = 5.026e+05 (1.80e+05 3.23e+05)
              Est.  stn bbox = 6.167e+05 (2.27e+05 3.90e+05)
              cpu = 0:00:03.2 real = 0:00:04.0 mem = 1300.5M
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
End delay calculation. (MEM=1432.2 CPU=0:00:06.0 REAL=0:00:06.0)
Iteration  4: Total net bbox = 4.558e+05 (1.82e+05 2.74e+05)
              Est.  stn bbox = 5.434e+05 (2.26e+05 3.18e+05)
              cpu = 0:00:43.7 real = 0:00:43.0 mem = 1624.5M
Iteration  5: Total net bbox = 4.558e+05 (1.82e+05 2.74e+05)
              Est.  stn bbox = 5.434e+05 (2.26e+05 3.18e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1624.5M
Iteration  6: Total net bbox = 8.913e+05 (4.33e+05 4.58e+05)
              Est.  stn bbox = 1.061e+06 (5.21e+05 5.39e+05)
              cpu = 0:00:42.1 real = 0:00:42.0 mem = 1626.2M
Iteration  7: Total net bbox = 1.140e+06 (5.77e+05 5.63e+05)
              Est.  stn bbox = 1.310e+06 (6.66e+05 6.44e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1626.2M
Iteration  8: Total net bbox = 1.140e+06 (5.77e+05 5.63e+05)
              Est.  stn bbox = 1.310e+06 (6.66e+05 6.44e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1626.2M
Iteration  9: Total net bbox = 1.244e+06 (6.01e+05 6.43e+05)
              Est.  stn bbox = 1.426e+06 (7.00e+05 7.26e+05)
              cpu = 0:01:16 real = 0:01:16 mem = 1626.2M
Iteration 10: Total net bbox = 1.244e+06 (6.01e+05 6.43e+05)
              Est.  stn bbox = 1.426e+06 (7.00e+05 7.26e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1626.2M
Iteration 11: Total net bbox = 1.230e+06 (5.94e+05 6.35e+05)
              Est.  stn bbox = 1.412e+06 (6.92e+05 7.20e+05)
              cpu = 0:00:53.3 real = 0:00:53.0 mem = 1626.2M
Iteration 12: Total net bbox = 1.230e+06 (5.94e+05 6.35e+05)
              Est.  stn bbox = 1.412e+06 (6.92e+05 7.20e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1626.2M
Iteration 13: Total net bbox = 1.262e+06 (6.09e+05 6.54e+05)
              Est.  stn bbox = 1.456e+06 (7.13e+05 7.44e+05)
              cpu = 0:01:09 real = 0:01:08 mem = 1686.8M
Iteration 14: Total net bbox = 1.262e+06 (6.09e+05 6.54e+05)
              Est.  stn bbox = 1.456e+06 (7.13e+05 7.44e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1686.8M
Iteration 15: Total net bbox = 1.281e+06 (6.13e+05 6.68e+05)
              Est.  stn bbox = 1.479e+06 (7.18e+05 7.61e+05)
              cpu = 0:00:51.1 real = 0:00:51.0 mem = 1686.8M
Iteration 16: Total net bbox = 1.281e+06 (6.13e+05 6.68e+05)
              Est.  stn bbox = 1.479e+06 (7.18e+05 7.61e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1686.8M
Iteration 17: Total net bbox = 1.262e+06 (6.00e+05 6.62e+05)
              Est.  stn bbox = 1.456e+06 (7.03e+05 7.53e+05)
              cpu = 0:00:59.1 real = 0:01:00.0 mem = 1702.8M
Iteration 18: Total net bbox = 1.262e+06 (6.00e+05 6.62e+05)
              Est.  stn bbox = 1.456e+06 (7.03e+05 7.53e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1702.8M
Finished Global Placement (cpu=0:06:39, real=0:06:41, mem=1702.8M)
Info: 129 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:17:09 mem=1277.4M) ***
Total net bbox length = 1.262e+06 (5.999e+05 6.620e+05) (ext = 1.881e+05)
Move report: Detail placement moves 36498 insts, mean move: 1.10 um, max move: 33.23 um
	Max move on inst (core_instance/sfp_instance/U472): (379.51, 419.32) --> (347.00, 418.60)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 1277.4MB
Summary Report:
Instances move: 36498 (out of 36498 movable)
Mean displacement: 1.10 um
Max displacement: 33.23 um (Instance: core_instance/sfp_instance/U472) (379.512, 419.32) -> (347, 418.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.225e+06 (5.608e+05 6.638e+05) (ext = 1.881e+05)
Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 1277.4MB
*** Finished refinePlace (0:17:17 mem=1277.4M) ***
*** Finished Initial Placement (cpu=0:06:56, real=0:06:58, mem=1277.4M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=42200  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 42200 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 42200 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.325502e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 151725
[NR-eagl] Layer2(M2)(V) length: 3.384620e+05um, number of vias: 216726
[NR-eagl] Layer3(M3)(H) length: 3.989707e+05um, number of vias: 14918
[NR-eagl] Layer4(M4)(V) length: 1.958511e+05um, number of vias: 5975
[NR-eagl] Layer5(M5)(H) length: 2.034843e+05um, number of vias: 2100
[NR-eagl] Layer6(M6)(V) length: 1.891599e+05um, number of vias: 128
[NR-eagl] Layer7(M7)(H) length: 1.200580e+04um, number of vias: 114
[NR-eagl] Layer8(M8)(V) length: 1.203108e+04um, number of vias: 0
[NR-eagl] Total length: 1.349965e+06um, number of vias: 391686
[NR-eagl] End Peak syMemory usage = 1297.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.33 seconds
**placeDesign ... cpu = 0: 7:11, real = 0: 7:12, mem = 1290.6M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1300.7M, totSessionCpu=0:17:22 **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1300.7M)
Extraction called for design 'fullchip' of instances=36501 and nets=42648 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1300.656M)
** Profile ** Start :  cpu=0:00:00.0, mem=1300.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=1300.7M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1410.32 CPU=0:00:07.1 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.9  real=0:00:09.0  mem= 1410.3M) ***
*** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:09.0 totSessionCpu=0:17:33 mem=1410.3M)
** Profile ** Overall slacks :  cpu=0:00:09.8, mem=1410.3M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1410.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -66.883 |
|           TNS (ns):|-22949.1 |
|    Violating Paths:|  6445   |
|          All Paths:|  7702   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1239 (1239)    |   -0.421   |   1342 (1342)    |
|   max_tran     |   1279 (19008)   |   -7.166   |   1279 (19008)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.406%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1410.3M
**optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 1353.1M, totSessionCpu=0:17:34 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1353.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1353.1M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 36501

Instance distribution across the VT partitions:

 LVT : inst = 26 (0.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 26 (0.1%)

 HVT : inst = 36471 (99.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 36471 (99.9%)

Reporting took 0 sec
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
Design State:
    #signal nets       :  42281
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1063.89MB/1063.89MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1064.01MB/1064.01MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1064.04MB/1064.04MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 23:09:44 (2025-Mar-15 06:09:44 GMT)
2025-Mar-14 23:09:44 (2025-Mar-15 06:09:44 GMT): 10%
2025-Mar-14 23:09:44 (2025-Mar-15 06:09:44 GMT): 20%
2025-Mar-14 23:09:44 (2025-Mar-15 06:09:44 GMT): 30%
2025-Mar-14 23:09:44 (2025-Mar-15 06:09:44 GMT): 40%
2025-Mar-14 23:09:44 (2025-Mar-15 06:09:44 GMT): 50%
2025-Mar-14 23:09:44 (2025-Mar-15 06:09:44 GMT): 60%
2025-Mar-14 23:09:45 (2025-Mar-15 06:09:45 GMT): 70%
2025-Mar-14 23:09:45 (2025-Mar-15 06:09:45 GMT): 80%
2025-Mar-14 23:09:45 (2025-Mar-15 06:09:45 GMT): 90%

Finished Levelizing
2025-Mar-14 23:09:45 (2025-Mar-15 06:09:45 GMT)

Starting Activity Propagation
2025-Mar-14 23:09:45 (2025-Mar-15 06:09:45 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-14 23:09:45 (2025-Mar-15 06:09:45 GMT): 10%
2025-Mar-14 23:09:45 (2025-Mar-15 06:09:45 GMT): 20%

Finished Activity Propagation
2025-Mar-14 23:09:46 (2025-Mar-15 06:09:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1066.79MB/1066.79MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 23:09:46 (2025-Mar-15 06:09:46 GMT)
 ... Calculating leakage power
2025-Mar-14 23:09:46 (2025-Mar-15 06:09:46 GMT): 10%
2025-Mar-14 23:09:46 (2025-Mar-15 06:09:46 GMT): 20%
2025-Mar-14 23:09:46 (2025-Mar-15 06:09:46 GMT): 30%
2025-Mar-14 23:09:47 (2025-Mar-15 06:09:47 GMT): 40%

Finished Calculating power
2025-Mar-14 23:09:47 (2025-Mar-15 06:09:47 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total)=1066.95MB/1066.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1066.95MB/1066.95MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:02, mem(process/total)=1066.98MB/1066.98MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 23:09:47 (2025-Mar-15 06:09:47 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance core_instance/qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.15160475
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2858       24.79
Macro                                  0           0
IO                               7.6e-07   6.592e-05
Combinational                     0.8644       74.98
Clock (Combinational)           0.001338      0.1161
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.152         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.152         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                             0.001338      0.1162
-----------------------------------------------------------------------------------------
Total                           0.001338      0.1162
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Total Cap: 	3.28807e-10 F
* 		Total instances in design: 36501
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.1516 mW
Cell usage statistics:  
Library tcbn65gpluswc , 36498 cells ( 100.000000%) , 1.1516 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1067.51MB/1067.51MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -66.983 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 1.150 mW
Resizable instances =  36368 (99.6%), leakage = 1.148 mW (99.9%)
Leakage power distribution among resizable instances:
 Total LVT =     25 ( 0.1%), lkg = 0.001 mW ( 0.1%)
   -ve slk =     25 ( 0.1%), lkg = 0.001 mW ( 0.1%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  36343 (99.6%), lkg = 1.148 mW (99.8%)
   -ve slk =  36111 (98.9%), lkg = 1.144 mW (99.5%)

OptMgr: Begin forced downsizing
OptMgr: 89 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -67.262 ns
OptMgr: 25 (28%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -67.262 ns

Design leakage power (state independent) = 1.149 mW
Resizable instances =  36368 (99.6%), leakage = 1.148 mW (99.9%)
Leakage power distribution among resizable instances:
 Total LVT =     21 ( 0.1%), lkg = 0.001 mW ( 0.0%)
   -ve slk =     21 ( 0.1%), lkg = 0.001 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  36347 (99.6%), lkg = 1.147 mW (99.8%)
   -ve slk =  36115 (98.9%), lkg = 1.144 mW (99.6%)


Summary: cell sizing

 64 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0         64         64

    1 instances changed cell type from      AOI21D1   to    AOI21D0
    3 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
    8 instances changed cell type from        INVD1   to      CKND0
   47 instances changed cell type from       NR2XD0   to      NR2D0
    5 instances changed cell type from       OA21D1   to     OA21D0
  checkSum: 64



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1084.04MB/1084.04MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1084.04MB/1084.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1084.04MB/1084.04MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 23:09:52 (2025-Mar-15 06:09:52 GMT)
2025-Mar-14 23:09:52 (2025-Mar-15 06:09:52 GMT): 10%
2025-Mar-14 23:09:52 (2025-Mar-15 06:09:52 GMT): 20%
2025-Mar-14 23:09:52 (2025-Mar-15 06:09:52 GMT): 30%
2025-Mar-14 23:09:52 (2025-Mar-15 06:09:52 GMT): 40%
2025-Mar-14 23:09:52 (2025-Mar-15 06:09:52 GMT): 50%
2025-Mar-14 23:09:52 (2025-Mar-15 06:09:52 GMT): 60%
2025-Mar-14 23:09:52 (2025-Mar-15 06:09:52 GMT): 70%
2025-Mar-14 23:09:52 (2025-Mar-15 06:09:52 GMT): 80%
2025-Mar-14 23:09:52 (2025-Mar-15 06:09:52 GMT): 90%

Finished Levelizing
2025-Mar-14 23:09:52 (2025-Mar-15 06:09:52 GMT)

Starting Activity Propagation
2025-Mar-14 23:09:52 (2025-Mar-15 06:09:52 GMT)
2025-Mar-14 23:09:53 (2025-Mar-15 06:09:53 GMT): 10%
2025-Mar-14 23:09:53 (2025-Mar-15 06:09:53 GMT): 20%

Finished Activity Propagation
2025-Mar-14 23:09:54 (2025-Mar-15 06:09:54 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1088.98MB/1088.98MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 23:09:54 (2025-Mar-15 06:09:54 GMT)
 ... Calculating leakage power
2025-Mar-14 23:09:54 (2025-Mar-15 06:09:54 GMT): 10%
2025-Mar-14 23:09:54 (2025-Mar-15 06:09:54 GMT): 20%
2025-Mar-14 23:09:55 (2025-Mar-15 06:09:55 GMT): 30%
2025-Mar-14 23:09:55 (2025-Mar-15 06:09:55 GMT): 40%

Finished Calculating power
2025-Mar-14 23:09:55 (2025-Mar-15 06:09:55 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1088.98MB/1088.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1088.98MB/1088.98MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:03, mem(process/total)=1088.98MB/1088.98MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 23:09:55 (2025-Mar-15 06:09:55 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance core_instance/qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance core_instance/psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.15129221
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2858        24.8
Macro                                  0           0
IO                               7.6e-07   6.594e-05
Combinational                     0.8641       74.97
Clock (Combinational)           0.001338      0.1161
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.151         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.151         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                             0.001338      0.1163
-----------------------------------------------------------------------------------------
Total                           0.001338      0.1163
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Total Cap: 	3.2877e-10 F
* 		Total instances in design: 36501
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.15129 mW
Cell usage statistics:  
Library tcbn65gpluswc , 36498 cells ( 100.000000%) , 1.15129 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1091.04MB/1091.04MB)

OptMgr: Leakage power optimization took: 11 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1538.2M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1538.2M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.1 (mem :1538.2M)

Removed instances... 
	-Remove inst core_instance/sfp_instance/U8923 (MUX3D0) 
	-Remove inst core_instance/sfp_instance/U8922 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8921 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8920 (MUX3D0) 
	-Remove inst core_instance/sfp_instance/U8919 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8918 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8917 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8916 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8915 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8914 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8913 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8912 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8911 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8910 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8909 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8908 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8907 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8906 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8905 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8904 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8903 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8902 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8901 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8900 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8899 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8898 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8897 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8896 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8895 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8894 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8893 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8892 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8891 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8890 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8889 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8888 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U8887 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8886 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8885 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8884 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8883 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8882 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8881 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8880 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8879 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8878 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8877 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8876 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8875 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8874 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8873 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8872 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8871 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8870 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8869 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8868 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8867 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8866 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8865 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8864 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8863 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8862 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8861 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8860 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8859 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8858 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8857 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8856 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8855 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8854 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8853 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8852 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8851 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8850 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8849 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8848 (AOI221D0) 
	-Remove inst core_instance/sfp_instance/U8847 (OAI22D0) 
	-Remove inst core_instance/sfp_instance/U8846 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8845 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8844 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8843 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8842 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8841 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8840 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8839 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8838 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8837 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8836 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8835 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8834 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8833 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8832 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8831 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8830 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8829 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8828 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8827 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8826 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8825 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8824 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8823 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8822 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8821 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8820 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8819 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8818 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8817 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8816 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8815 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8814 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8813 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8812 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8811 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8810 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8809 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8808 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8807 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8806 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8805 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8804 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8803 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8802 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8801 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8800 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8799 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8798 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8797 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8796 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8795 (OAI31D0) 
	-Remove inst core_instance/sfp_instance/U8794 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8793 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8792 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8791 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8790 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8789 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8788 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8787 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8786 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8785 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8784 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8783 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8782 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8781 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8780 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8779 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8778 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8777 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8776 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8775 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8774 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8773 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8772 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8771 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8770 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8769 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8768 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8767 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8766 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8765 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8764 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8763 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8762 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8761 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8760 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8759 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8758 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8757 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8756 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8755 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8754 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8753 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8752 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8751 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8750 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8749 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8748 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8747 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8746 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8745 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8744 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8743 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8742 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8741 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8740 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8739 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8738 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8737 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8736 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8735 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8734 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8733 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8732 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8731 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8730 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8729 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8728 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8727 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8726 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8725 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8724 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8723 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8722 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8721 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8720 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8719 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8718 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8717 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8716 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8715 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8714 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8713 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8712 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8711 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8710 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8709 (OA31D0) 
	-Remove inst core_instance/sfp_instance/U8708 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8707 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8706 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8705 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8704 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8703 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8702 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8701 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8700 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8699 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8698 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8697 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8696 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8695 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8694 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8693 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8692 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8691 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8690 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8689 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8688 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8687 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8686 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8685 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8684 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8683 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8682 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8681 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8680 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8679 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8678 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8677 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8676 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8675 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8674 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8673 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8672 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8671 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8670 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8669 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8668 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8667 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8666 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8665 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8664 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8663 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8662 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8661 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8660 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8659 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8658 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8657 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8656 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8655 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8654 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8653 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8652 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8651 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8650 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8649 (OAI31D0) 
	-Remove inst core_instance/sfp_instance/U8648 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8647 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8646 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8645 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8644 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8643 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8642 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8641 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8640 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8639 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8638 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8637 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8636 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8635 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8634 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8633 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8632 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8631 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8630 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8629 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8628 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8627 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8626 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8625 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8624 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8623 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8622 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8621 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8620 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8619 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8618 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8617 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8616 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8615 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8614 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8613 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8612 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8611 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8610 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8609 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8608 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8607 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8606 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8605 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8604 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8603 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8602 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8601 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8600 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8599 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8598 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8597 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8596 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8595 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8594 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8593 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8592 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8591 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8590 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8589 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8588 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8587 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8586 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8585 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8584 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8583 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8582 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8581 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8580 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8579 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8578 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8577 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8576 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8575 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8574 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8573 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8572 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8571 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8570 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8569 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8568 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8567 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8566 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8565 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8564 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8563 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8562 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8561 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8560 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8559 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8558 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8557 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8556 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8555 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8554 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8553 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8552 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8551 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8550 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8549 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8548 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8547 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8546 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8545 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8544 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8543 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8542 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8541 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8540 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8539 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8538 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8537 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8536 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8535 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8534 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8533 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8532 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8531 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8530 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8529 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8528 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8527 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8526 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8525 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8524 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8523 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8522 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8521 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8520 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U8519 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8518 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8517 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8516 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8515 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8514 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8513 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8512 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8511 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8510 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8509 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8508 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8507 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8506 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8505 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8504 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8503 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8502 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8501 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8500 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8499 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8498 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8497 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8496 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8495 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8494 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8493 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8492 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8491 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8490 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8489 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8488 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8487 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8486 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8485 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8484 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8483 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8482 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8481 (OA31D0) 
	-Remove inst core_instance/sfp_instance/U8480 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8479 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8478 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8477 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8476 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8475 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8474 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8473 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8472 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8471 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8470 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8469 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8468 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8467 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8466 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8465 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8464 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8463 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8462 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8461 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8460 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8459 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8458 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8457 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8456 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8455 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8454 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8453 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8452 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8451 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8450 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8449 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8448 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8447 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8446 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8445 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8444 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8443 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8442 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8441 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8440 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8439 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8438 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8437 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8436 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8435 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8434 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8433 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8432 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8431 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8430 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8429 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8428 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8427 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8426 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8425 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8424 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8423 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8422 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8421 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8420 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8419 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8418 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8417 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8416 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8415 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8414 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8413 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8412 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8411 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8410 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8409 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8408 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8407 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8406 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8405 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8404 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8403 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8402 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8401 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8400 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8399 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8398 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8397 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8396 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8395 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8394 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8393 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8392 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8391 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8390 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8389 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8388 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8387 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8386 (OA31D0) 
	-Remove inst core_instance/sfp_instance/U8385 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8384 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8383 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8382 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8381 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8380 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8379 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8378 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8377 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8376 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8375 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8374 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8373 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8372 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8371 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8370 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8369 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8368 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8367 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8366 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8365 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U8364 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8363 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8362 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8361 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8360 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8359 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8358 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8357 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8356 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8355 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8354 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8353 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8352 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8351 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8350 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8349 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8348 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8347 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8346 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8345 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8344 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8343 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8342 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8341 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8340 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8339 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8338 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8337 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8336 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8335 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8334 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8333 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8332 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8331 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8330 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8329 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8328 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8327 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8326 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8325 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8324 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8323 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8322 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8321 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8320 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8319 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8318 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8317 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8316 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8315 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8314 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8313 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8312 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8311 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8310 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8309 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8308 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8307 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8306 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8305 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8304 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8303 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8302 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8301 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8300 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8299 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8298 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8297 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8296 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8295 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8294 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8293 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8292 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8291 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8290 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8289 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8288 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8287 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8286 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8285 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8284 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8283 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8282 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8281 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8280 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8279 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8278 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8277 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8276 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8275 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U8274 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8273 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8272 (OAI31D0) 
	-Remove inst core_instance/sfp_instance/U8271 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8270 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8269 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8268 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8267 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8266 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8265 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8264 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8263 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8262 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8261 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8260 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8259 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8258 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8257 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8256 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8255 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8254 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8253 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8252 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8251 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8250 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8249 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8248 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8247 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8246 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8245 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8244 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8243 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8242 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8241 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8240 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8239 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8238 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8237 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8236 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8235 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8234 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8233 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8232 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8231 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8230 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8229 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8228 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8227 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8226 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8225 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8224 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8223 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8222 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8221 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8220 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8219 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8218 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8217 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8216 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8215 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8214 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8213 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8212 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8211 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8210 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8209 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8208 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8207 (IAO21D0) 
	-Remove inst core_instance/sfp_instance/U8206 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8205 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U8204 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8203 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8202 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8201 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8200 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8199 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8198 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8197 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8196 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8195 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8194 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8193 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8192 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8191 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8190 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8189 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8188 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8187 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8186 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8185 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8184 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8183 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8182 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8181 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8180 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8179 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8178 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8177 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8176 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8175 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8174 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8173 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8172 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8171 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8170 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8169 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8168 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8167 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8166 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8165 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8164 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8163 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8162 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8161 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8160 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8159 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8158 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8157 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8156 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8155 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8154 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8153 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8152 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8151 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8150 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8149 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8148 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8147 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8146 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8145 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8144 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8143 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8142 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8141 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8140 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8139 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8138 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U8137 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8136 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8135 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8134 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8133 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8132 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8131 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8130 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8129 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8128 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8127 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8126 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8125 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8124 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8123 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8122 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8121 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8120 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8119 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8118 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8117 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8116 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8115 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8114 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8113 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8112 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8111 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8110 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8109 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8108 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8107 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8106 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8105 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8104 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8103 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8102 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8101 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8100 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8099 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8098 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8097 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8096 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8095 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8094 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8093 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8092 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8091 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8090 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8089 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8088 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8087 (AOI22D0) 
	-Remove inst core_instance/sfp_instance/U8086 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8085 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8084 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8083 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8082 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8081 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8080 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8079 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8078 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8077 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8076 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8075 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8074 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8073 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8072 (OR2D0) 
	-Remove inst core_instance/sfp_instance/U8071 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8070 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8069 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8068 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8067 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8066 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8065 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8064 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8063 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8062 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8061 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8060 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8059 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8058 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U8057 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8056 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8055 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8054 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8053 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8052 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8051 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8050 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8049 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8048 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8047 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8046 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U8045 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8044 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8043 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8042 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8041 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U8040 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8039 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8038 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8037 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8036 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8035 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8034 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8033 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8032 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U8031 (NR3D0) 
	-Remove inst core_instance/sfp_instance/U8030 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8029 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8028 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8027 (AOI22D0) 
	-Remove inst core_instance/sfp_instance/U8026 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8025 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8024 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8023 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8022 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U8021 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8020 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8019 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8018 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8017 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8016 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8015 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8014 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8013 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8012 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8011 (XNR2D0) 
	-Remove inst core_instance/sfp_instance/U8010 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U8009 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8008 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U8007 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8006 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U8005 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8004 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U8003 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U8002 (INVD0) 
	-Remove inst core_instance/sfp_instance/U8001 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U8000 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7999 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7998 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7997 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7996 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7995 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7994 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7993 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7992 (INR2D0) 
	-Remove inst core_instance/sfp_instance/U7991 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7990 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7989 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7988 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7987 (AOI22D0) 
	-Remove inst core_instance/sfp_instance/U7986 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7985 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7984 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7983 (CKXOR2D0) 
	-Remove inst core_instance/sfp_instance/U7982 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7981 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7980 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7979 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7978 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7977 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7976 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7975 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7974 (INVD0) 
	-Remove inst core_instance/sfp_instance/U7973 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7972 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7971 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7970 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7969 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7968 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7967 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7966 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7965 (MAOI222D0) 
	-Remove inst core_instance/sfp_instance/U7964 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7963 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U7962 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7961 (IND2D0) 
	-Remove inst core_instance/sfp_instance/U7960 (OAI22D0) 
	-Remove inst core_instance/sfp_instance/U7959 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7958 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7957 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7956 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7955 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U7954 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7953 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7952 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7951 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7950 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7949 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7948 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7947 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7946 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7945 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7944 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7943 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7942 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7941 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7940 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7939 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7938 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7937 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7936 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7935 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7934 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7933 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7932 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7931 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7930 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7929 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7928 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7927 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7926 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7925 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7924 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7923 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7922 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U7921 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7920 (IOA21D0) 
	-Remove inst core_instance/sfp_instance/U7919 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U7918 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U7917 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U7916 (AO21D0) 
	-Remove inst core_instance/sfp_instance/U7915 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U7914 (MUX2ND0) 
	-Remove inst core_instance/sfp_instance/U439 (AOI211D0) 
	-Remove inst core_instance/sfp_instance/U436 (OAI211D0) 
	-Remove inst core_instance/sfp_instance/U417 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U416 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U414 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U413 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U412 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U395 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U394 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U359 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U358 (INVD0) 
	-Remove inst core_instance/sfp_instance/U321 (INVD0) 
	-Remove inst core_instance/sfp_instance/U320 (OAI21D0) 
	-Remove inst core_instance/sfp_instance/U319 (INVD0) 
	-Remove inst core_instance/sfp_instance/U280 (AOI21D0) 
	-Remove inst core_instance/sfp_instance/U259 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U258 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U257 (INVD0) 
	-Remove inst core_instance/sfp_instance/U256 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U237 (INVD0) 
	-Remove inst core_instance/sfp_instance/U236 (INVD0) 
	-Remove inst core_instance/sfp_instance/U221 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U196 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U195 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U194 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U177 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U163 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U146 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U145 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U128 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U127 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U112 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U111 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U110 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U97 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U96 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U79 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U78 (ND3D0) 
	-Remove inst core_instance/sfp_instance/U62 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U61 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U50 (INVD0) 
	-Remove inst core_instance/sfp_instance/U49 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U40 (NR2D0) 
	-Remove inst core_instance/sfp_instance/U39 (CKND2D0) 
	-Remove inst core_instance/sfp_instance/U34 (CKAN2D0) 
	-Remove inst core_instance/sfp_instance/U4 (AOI32D0) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_0_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_1_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_2_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_3_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_4_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_5_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_6_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_7_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_8_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_9_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_10_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_11_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_12_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_13_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_14_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_15_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_16_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_17_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_18_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_19_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_8_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_9_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_10_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_11_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_12_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_13_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_14_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_15_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_16_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_17_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_18_ (DFQD1) 
	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_19_ (DFQD1) 

Replaced instances... 

Removed 1088 instances
	CPU for removing db instances : 0:00:00.1 (mem :1538.2M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1538.2M)
CPU of: netlist preparation :0:00:00.2 (mem :1538.2M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: sum_out[23] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[22] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[21] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[20] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[19] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[18] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[17] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[16] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[15] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[14] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[13] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[12] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[4] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1538.2M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 14 out of 35410 instances
     #inst not ok to resize: 130
     #inst with no smaller cells: 35225
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -69.258  TNS Slack -24411.493 Density 16.12
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    16.12%|        -| -69.258|-24411.493|   0:00:00.0| 1621.0M|
|    16.12%|        0| -69.258|-24411.494|   0:00:02.0| 1621.0M|
|    16.12%|        0| -69.258|-24411.494|   0:00:01.0| 1621.0M|
|    16.12%|        0| -69.258|-24411.494|   0:00:01.0| 1621.0M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -69.258  TNS Slack -24411.493 Density 16.12
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.5) (real = 0:00:06.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1465.45M, totSessionCpu=0:17:58).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt high fanout net optimization
Info: 130 clock nets excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    16.12%|        -| -69.258|-24411.493|   0:00:00.0| 1599.0M|
|    16.12%|        -| -69.258|-24411.493|   0:00:00.0| 1599.0M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1599.0M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 130 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2065   | 21657   |  1902   |   1902  |     0   |     0   |     0   |     0   | -69.26 |          0|          0|          0|  16.12  |            |           |
|    60   |   845   |    38   |     38  |     0   |     0   |     0   |     0   | -49.50 |        544|          0|       1814|  16.32  |   0:00:27.0|    1643.3M|
|     3   |     6   |     2   |      2  |     0   |     0   |     0   |     0   | -49.25 |         17|          0|         42|  16.33  |   0:00:01.0|    1643.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:28.4 real=0:00:29.0 mem=1643.3M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:15, real = 0:01:14, mem = 1492.4M, totSessionCpu=0:18:37 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1511 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -49.253  TNS Slack -13829.511 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -49.253|-13829.511|    16.33%|   0:00:01.0| 1630.0M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -48.412|-12515.316|    16.57%|   0:00:42.0| 1786.8M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -44.877|-11626.402|    16.69%|   0:00:21.0| 1770.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -44.877|-11626.402|    16.69%|   0:00:04.0| 1770.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -36.630| -9546.065|    17.25%|   0:01:42.0| 1770.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -36.361| -9523.394|    17.41%|   0:00:37.0| 1764.9M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -35.825| -9353.417|    17.47%|   0:00:16.0| 1783.9M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -35.825| -9353.417|    17.47%|   0:00:04.0| 1783.9M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -34.314| -8915.900|    17.71%|   0:00:43.0| 1783.9M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -34.477| -8928.821|    17.76%|   0:00:30.0| 1822.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -34.052| -8873.392|    17.79%|   0:00:13.0| 1784.0M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -34.052| -8873.392|    17.79%|   0:00:04.0| 1784.0M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.995| -8704.415|    17.93%|   0:00:23.0| 1784.0M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -33.023| -8727.482|    17.94%|   0:00:22.0| 1841.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.903| -8664.007|    17.97%|   0:00:11.0| 1841.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.903| -8664.007|    17.97%|   0:00:04.0| 1841.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -33.061| -8646.472|    18.03%|   0:00:15.0| 1841.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.061| -8630.944|    18.03%|   0:00:13.0| 1841.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:06:44 real=0:06:45 mem=1841.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:06:44 real=0:06:45 mem=1841.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -33.061  TNS Slack -8630.944 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -33.061
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Info: 130 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -33.061  TNS Slack -8630.944 Density 18.03
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    18.03%|        -| -33.061|-8630.944|   0:00:00.0| 1711.3M|
|    18.03%|       15| -33.057|-8630.848|   0:00:06.0| 1713.0M|
|    18.03%|        6| -33.056|-8630.852|   0:00:01.0| 1732.1M|
|    18.01%|      115| -33.056|-8630.957|   0:00:03.0| 1732.1M|
|    17.72%|     3917| -32.956|-8637.191|   0:00:22.0| 1732.1M|
|    17.71%|       85| -32.956|-8637.065|   0:00:01.0| 1732.1M|
|    17.71%|        5| -32.956|-8637.066|   0:00:00.0| 1732.1M|
|    17.71%|        0| -32.956|-8637.066|   0:00:00.0| 1732.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -32.956  TNS Slack -8637.066 Density 17.71
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 4 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:34.9) (real = 0:00:35.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:35, real=0:00:35, mem=1564.24M, totSessionCpu=0:26:05).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1564.2 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=43950  numIgnoredNets=9
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 43941 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 43941 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.327707e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1620.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.57 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:26:08 mem=1620.1M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 37931 insts, mean move: 5.18 um, max move: 116.40 um
	Max move on inst (core_instance/sfp_instance/FE_OFC6280_sum_this_core_17_): (483.80, 371.80) --> (437.60, 301.60)
	Runtime: CPU: 0:01:41 REAL: 0:01:42 MEM: 1947.6MB
Move report: Detail placement moves 7409 insts, mean move: 1.88 um, max move: 41.40 um
	Max move on inst (core_instance/mac_array_instance/FE_OFC6586_q_temp_678_): (479.60, 573.40) --> (521.00, 573.40)
	Runtime: CPU: 0:00:05.6 REAL: 0:00:06.0 MEM: 1947.6MB
Summary Report:
Instances move: 37940 (out of 38248 movable)
Mean displacement: 5.25 um
Max displacement: 116.40 um (Instance: core_instance/sfp_instance/FE_OFC6280_sum_this_core_17_) (483.8, 371.8) -> (437.6, 301.6)
	Length: 12 sites, height: 1 rows, site name: core, cell type: BUFFD6
Runtime: CPU: 0:01:47 REAL: 0:01:48 MEM: 1947.6MB
*** Finished refinePlace (0:27:55 mem=1947.6M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=43950  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 43950 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 43950 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.340384e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 153636
[NR-eagl] Layer2(M2)(V) length: 3.461115e+05um, number of vias: 218217
[NR-eagl] Layer3(M3)(H) length: 4.043024e+05um, number of vias: 15468
[NR-eagl] Layer4(M4)(V) length: 2.019432e+05um, number of vias: 6289
[NR-eagl] Layer5(M5)(H) length: 2.054363e+05um, number of vias: 2475
[NR-eagl] Layer6(M6)(V) length: 1.851634e+05um, number of vias: 293
[NR-eagl] Layer7(M7)(H) length: 9.620300e+03um, number of vias: 342
[NR-eagl] Layer8(M8)(V) length: 1.085423e+04um, number of vias: 0
[NR-eagl] Total length: 1.363431e+06um, number of vias: 396720
End of congRepair (cpu=0:00:02.7, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1544.8M)
Extraction called for design 'fullchip' of instances=38251 and nets=45526 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1544.762M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:38, real = 0:10:39, mem = 1537.7M, totSessionCpu=0:28:00 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1635.93 CPU=0:00:07.3 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.4  real=0:00:10.0  mem= 1635.9M) ***
*** Timing NOT met, worst failing slack is -32.918
*** Check timing (0:00:10.4)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -32.918 TNS Slack -8736.942 Density 17.71
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -32.918|  -32.918|-8735.485|-8736.942|    17.71%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.705|  -32.705|-8731.254|-8732.711|    17.71%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.548|  -32.548|-8728.120|-8729.577|    17.71%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.454|  -32.454|-8726.236|-8727.693|    17.71%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.371|  -32.371|-8724.578|-8726.035|    17.71%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.358|  -32.358|-8720.734|-8722.190|    17.71%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -32.312|  -32.312|-8718.578|-8720.035|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -32.250|  -32.250|-8715.784|-8717.241|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -32.250|  -32.250|-8712.996|-8714.453|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -32.223|  -32.223|-8711.690|-8713.147|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.184|  -32.184|-8708.914|-8710.371|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -32.149|  -32.149|-8708.808|-8710.264|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.121|  -32.121|-8703.441|-8704.898|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.087|  -32.087|-8701.674|-8703.130|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.063|  -32.063|-8699.870|-8701.327|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.040|  -32.040|-8697.889|-8699.346|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.009|  -32.009|-8694.763|-8696.220|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.976|  -31.976|-8691.478|-8692.934|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.954|  -31.954|-8690.533|-8691.990|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.930|  -31.930|-8687.653|-8689.110|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.907|  -31.907|-8686.209|-8687.666|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.884|  -31.884|-8684.292|-8685.749|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.857|  -31.857|-8681.096|-8682.553|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.835|  -31.835|-8678.192|-8679.648|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.802|  -31.802|-8677.900|-8679.357|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.783|  -31.783|-8673.932|-8675.389|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.744|  -31.744|-8671.761|-8673.218|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.720|  -31.720|-8667.387|-8668.844|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.687|  -31.687|-8664.258|-8665.714|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.658|  -31.658|-8662.998|-8664.455|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.636|  -31.636|-8659.755|-8661.211|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.587|  -31.587|-8655.393|-8656.850|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.565|  -31.565|-8651.148|-8652.604|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.543|  -31.543|-8649.896|-8651.353|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.521|  -31.521|-8647.620|-8649.077|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.493|  -31.493|-8644.068|-8645.525|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.468|  -31.468|-8642.058|-8643.515|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.435|  -31.435|-8637.844|-8639.301|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.404|  -31.404|-8634.941|-8636.398|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.363|  -31.363|-8630.710|-8632.166|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.335|  -31.335|-8627.638|-8629.095|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.300|  -31.300|-8623.081|-8624.538|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -31.264|  -31.264|-8617.841|-8619.298|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.211|  -31.211|-8611.814|-8613.271|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.188|  -31.188|-8609.450|-8610.907|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.169|  -31.169|-8606.300|-8607.757|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.159|  -31.159|-8603.988|-8605.444|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.126|  -31.126|-8600.597|-8602.053|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.100|  -31.100|-8597.645|-8599.102|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.073|  -31.073|-8595.809|-8597.266|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.049|  -31.049|-8591.409|-8592.866|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -31.018|  -31.018|-8587.626|-8589.082|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -30.989|  -30.989|-8584.094|-8585.551|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.968|  -30.968|-8580.567|-8582.023|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.938|  -30.938|-8578.543|-8580.000|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.912|  -30.912|-8572.787|-8574.243|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.889|  -30.889|-8570.658|-8572.114|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.860|  -30.860|-8567.599|-8569.056|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.841|  -30.841|-8562.449|-8563.906|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.821|  -30.821|-8561.240|-8562.697|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.796|  -30.796|-8559.362|-8560.819|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.772|  -30.772|-8556.172|-8557.628|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.737|  -30.737|-8554.002|-8555.459|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -30.709|  -30.709|-8548.248|-8549.705|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.680|  -30.680|-8545.351|-8546.807|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.644|  -30.644|-8541.094|-8542.550|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.621|  -30.621|-8538.161|-8539.618|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.593|  -30.593|-8534.712|-8536.169|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -30.557|  -30.557|-8530.817|-8532.273|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.524|  -30.524|-8525.601|-8527.058|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -30.501|  -30.501|-8521.896|-8523.354|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.493|  -30.493|-8519.374|-8520.831|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.466|  -30.466|-8518.975|-8520.431|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.443|  -30.443|-8513.890|-8515.347|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.422|  -30.422|-8511.521|-8512.978|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.408|  -30.408|-8510.619|-8512.076|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.397|  -30.397|-8509.088|-8510.544|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.380|  -30.380|-8506.897|-8508.354|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.361|  -30.361|-8504.173|-8505.630|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.341|  -30.341|-8502.680|-8504.137|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.323|  -30.323|-8499.946|-8501.403|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.293|  -30.293|-8497.373|-8498.830|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.264|  -30.264|-8493.098|-8494.554|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.244|  -30.244|-8489.711|-8491.167|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.224|  -30.224|-8487.831|-8489.288|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.197|  -30.197|-8484.899|-8486.355|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.168|  -30.168|-8481.383|-8482.840|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.147|  -30.147|-8478.040|-8479.497|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.123|  -30.123|-8475.157|-8476.613|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -30.101|  -30.101|-8472.432|-8473.889|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.128|  -30.128|-8472.161|-8473.617|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.091|  -30.091|-8471.415|-8472.872|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.072|  -30.072|-8469.715|-8471.172|    17.73%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.066|  -30.066|-8467.159|-8468.616|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -30.042|  -30.042|-8466.050|-8467.507|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -30.028|  -30.028|-8462.428|-8463.884|    17.73%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.015|  -30.015|-8460.824|-8462.280|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.003|  -30.003|-8459.067|-8460.524|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.990|  -29.990|-8458.164|-8459.620|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.975|  -29.975|-8456.205|-8457.662|    17.73%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.023|  -30.023|-8455.956|-8457.413|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.964|  -29.964|-8454.774|-8456.231|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.950|  -29.950|-8453.033|-8454.490|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.943|  -29.943|-8452.234|-8453.691|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.927|  -29.927|-8450.935|-8452.391|    17.74%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.906|  -29.906|-8448.624|-8450.081|    17.74%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.893|  -29.893|-8447.378|-8448.835|    17.74%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.870|  -29.870|-8444.813|-8446.271|    17.74%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.854|  -29.854|-8442.389|-8443.846|    17.74%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.843|  -29.843|-8439.760|-8441.216|    17.74%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.823|  -29.823|-8438.773|-8440.230|    17.74%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.809|  -29.809|-8437.360|-8438.817|    17.74%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -29.795|  -29.795|-8434.864|-8436.320|    17.74%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -29.780|  -29.780|-8433.817|-8435.273|    17.74%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -29.764|  -29.764|-8431.935|-8433.392|    17.74%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -29.748|  -29.748|-8429.532|-8430.989|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.735|  -29.735|-8427.919|-8429.376|    17.75%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.725|  -29.725|-8427.509|-8428.966|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.710|  -29.710|-8426.827|-8428.284|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.692|  -29.692|-8423.209|-8424.665|    17.75%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.680|  -29.680|-8421.079|-8422.536|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.666|  -29.666|-8420.387|-8421.844|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.647|  -29.647|-8419.600|-8421.057|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.634|  -29.634|-8416.666|-8418.123|    17.75%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.623|  -29.623|-8416.487|-8417.944|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.609|  -29.609|-8415.111|-8416.567|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.596|  -29.596|-8414.164|-8415.620|    17.76%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.584|  -29.584|-8412.872|-8414.328|    17.76%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.564|  -29.564|-8411.611|-8413.068|    17.76%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.551|  -29.551|-8411.134|-8412.591|    17.76%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.540|  -29.540|-8411.084|-8412.540|    17.76%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.526|  -29.526|-8409.550|-8411.007|    17.76%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.514|  -29.514|-8408.289|-8409.745|    17.76%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.502|  -29.502|-8407.976|-8409.433|    17.76%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.490|  -29.490|-8406.313|-8407.770|    17.76%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.479|  -29.479|-8404.896|-8406.352|    17.76%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.470|  -29.470|-8403.333|-8404.789|    17.77%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.470|  -29.470|-8402.765|-8404.221|    17.77%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.452|  -29.452|-8401.903|-8403.360|    17.77%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.450|  -29.450|-8400.884|-8402.341|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.432|  -29.432|-8399.984|-8401.441|    17.77%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.432|  -29.432|-8398.978|-8400.435|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.410|  -29.410|-8398.391|-8399.848|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -29.409|  -29.409|-8396.784|-8398.241|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -29.408|  -29.408|-8396.526|-8397.983|    17.77%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.408|  -29.408|-8395.668|-8397.125|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.393|  -29.393|-8395.272|-8396.729|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.393|  -29.393|-8393.704|-8395.161|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.393|  -29.393|-8393.414|-8394.871|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.378|  -29.378|-8393.000|-8394.457|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.378|  -29.378|-8392.263|-8393.720|    17.78%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.378|  -29.378|-8392.137|-8393.594|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.364|  -29.364|-8391.465|-8392.922|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.364|  -29.364|-8391.061|-8392.518|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.342|  -29.342|-8390.463|-8391.920|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.337|  -29.337|-8389.081|-8390.538|    17.78%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.334|  -29.334|-8388.731|-8390.188|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.322|  -29.322|-8387.836|-8389.293|    17.78%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.312|  -29.312|-8386.131|-8387.588|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.310|  -29.310|-8384.844|-8386.301|    17.78%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.310|  -29.310|-8384.601|-8386.057|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.303|  -29.303|-8384.376|-8385.833|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.303|  -29.303|-8384.132|-8385.588|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.295|  -29.295|-8383.492|-8384.948|    17.78%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.286|  -29.286|-8382.626|-8384.082|    17.79%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.269|  -29.269|-8380.940|-8382.397|    17.79%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.261|  -29.261|-8378.660|-8380.117|    17.79%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.255|  -29.255|-8378.017|-8379.474|    17.79%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.249|  -29.249|-8376.954|-8378.411|    17.79%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.238|  -29.238|-8376.669|-8378.126|    17.79%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.232|  -29.232|-8375.753|-8377.210|    17.79%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -29.217|  -29.217|-8373.952|-8375.408|    17.79%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.213|  -29.213|-8372.709|-8374.166|    17.80%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.208|  -29.208|-8371.307|-8372.764|    17.80%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.204|  -29.204|-8370.724|-8372.180|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.204|  -29.204|-8370.325|-8371.782|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.197|  -29.197|-8370.184|-8371.640|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.194|  -29.194|-8369.716|-8371.173|    17.80%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.182|  -29.182|-8369.468|-8370.925|    17.80%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.182|  -29.182|-8367.502|-8368.959|    17.80%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.165|  -29.165|-8366.104|-8367.560|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.152|  -29.152|-8364.659|-8366.116|    17.80%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.151|  -29.151|-8362.958|-8364.414|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.138|  -29.138|-8362.704|-8364.160|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.138|  -29.138|-8361.892|-8363.349|    17.80%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.130|  -29.130|-8361.737|-8363.194|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.131|  -29.131|-8360.830|-8362.287|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.122|  -29.122|-8360.636|-8362.093|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.120|  -29.120|-8359.174|-8360.630|    17.81%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.098|  -29.098|-8358.705|-8360.162|    17.81%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -29.097|  -29.097|-8357.311|-8358.767|    17.81%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.097|  -29.097|-8357.074|-8358.530|    17.81%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.074|  -29.074|-8356.156|-8357.612|    17.81%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.064|  -29.064|-8354.091|-8355.548|    17.81%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.036|  -29.036|-8351.275|-8352.732|    17.81%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.029|  -29.029|-8350.178|-8351.635|    17.81%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.016|  -29.016|-8349.338|-8350.795|    17.81%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.004|  -29.004|-8347.919|-8349.376|    17.81%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.987|  -28.987|-8345.905|-8347.362|    17.81%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.981|  -28.981|-8344.200|-8345.657|    17.82%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -28.963|  -28.963|-8342.907|-8344.364|    17.82%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.949|  -28.949|-8340.604|-8342.061|    17.82%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.942|  -28.942|-8339.904|-8341.361|    17.82%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.937|  -28.937|-8338.904|-8340.361|    17.82%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.920|  -28.920|-8337.780|-8339.237|    17.82%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.909|  -28.909|-8334.699|-8336.156|    17.82%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.900|  -28.900|-8333.984|-8335.441|    17.82%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.884|  -28.884|-8332.160|-8333.617|    17.83%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.864|  -28.864|-8331.000|-8332.456|    17.83%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.846|  -28.846|-8328.548|-8330.005|    17.83%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.822|  -28.822|-8325.554|-8327.011|    17.83%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.811|  -28.811|-8323.611|-8325.068|    17.83%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.794|  -28.794|-8321.660|-8323.116|    17.83%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.777|  -28.777|-8319.174|-8320.630|    17.83%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.761|  -28.761|-8318.107|-8319.564|    17.83%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.748|  -28.748|-8316.163|-8317.620|    17.83%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -28.748|  -28.748|-8314.587|-8316.044|    17.84%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -28.742|  -28.742|-8314.413|-8315.869|    17.84%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.742|  -28.742|-8313.748|-8315.204|    17.84%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.742|  -28.742|-8313.640|-8315.097|    17.84%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.742|  -28.742|-8312.505|-8313.962|    17.84%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.742|  -28.742|-8310.932|-8312.389|    17.84%|   0:00:02.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -28.742|  -28.742|-8310.494|-8311.951|    17.84%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -28.742|  -28.742|-8309.673|-8311.130|    17.84%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.742|  -28.742|-8309.492|-8310.948|    17.84%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.742|  -28.742|-8309.416|-8310.873|    17.84%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.742|  -28.742|-8308.614|-8310.070|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.742|  -28.742|-8308.463|-8309.920|    17.85%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.742|  -28.742|-8308.192|-8309.648|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.742|  -28.742|-8306.852|-8308.308|    17.85%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.742|  -28.742|-8306.830|-8308.286|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.742|  -28.742|-8306.777|-8308.234|    17.85%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.742|  -28.742|-8306.623|-8308.080|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.742|  -28.742|-8307.333|-8308.790|    17.85%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -28.742|  -28.742|-8306.849|-8308.306|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.742|  -28.742|-8306.353|-8307.810|    17.85%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.742|  -28.742|-8306.033|-8307.490|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.742|  -28.742|-8305.825|-8307.282|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.742|  -28.742|-8305.819|-8307.276|    17.85%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.742|  -28.742|-8304.314|-8305.771|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_2_/D  |
| -28.742|  -28.742|-8304.240|-8305.697|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_2_/D  |
| -28.742|  -28.742|-8303.076|-8304.532|    17.86%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -28.742|  -28.742|-8303.066|-8304.523|    17.86%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -28.742|  -28.742|-8302.215|-8303.672|    17.86%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_13_/D |
| -28.742|  -28.742|-8302.104|-8303.560|    17.86%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_13_/D |
| -28.742|  -28.742|-8301.898|-8303.355|    17.86%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_13_/D |
| -28.742|  -28.742|-8301.511|-8302.967|    17.86%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -28.742|  -28.742|-8301.038|-8302.494|    17.86%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -28.742|  -28.742|-8300.345|-8301.802|    17.86%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -28.742|  -28.742|-8300.340|-8301.797|    17.86%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -28.742|  -28.742|-8299.804|-8301.261|    17.86%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -28.742|  -28.742|-8299.799|-8301.256|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -28.742|  -28.742|-8298.900|-8300.356|    17.87%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -28.742|  -28.742|-8298.516|-8299.972|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -28.742|  -28.742|-8298.165|-8299.621|    17.87%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -28.742|  -28.742|-8297.401|-8298.857|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -28.742|  -28.742|-8297.299|-8298.756|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -28.742|  -28.742|-8297.293|-8298.750|    17.87%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -28.742|  -28.742|-8296.720|-8298.176|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -28.742|  -28.742|-8296.592|-8298.049|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -28.742|  -28.742|-8296.476|-8297.933|    17.87%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -28.742|  -28.742|-8295.255|-8296.712|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -28.742|  -28.742|-8295.182|-8296.638|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -28.742|  -28.742|-8294.852|-8296.308|    17.87%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -28.742|  -28.742|-8294.810|-8296.267|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -28.742|  -28.742|-8294.674|-8296.131|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -28.742|  -28.742|-8294.665|-8296.122|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -28.742|  -28.742|-8294.580|-8296.036|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -28.742|  -28.742|-8294.489|-8295.946|    17.87%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -28.742|  -28.742|-8294.286|-8295.742|    17.88%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -28.742|  -28.742|-8293.451|-8294.907|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -28.742|  -28.742|-8293.445|-8294.902|    17.88%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -28.742|  -28.742|-8293.294|-8294.751|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -28.742|  -28.742|-8293.289|-8294.745|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -28.742|  -28.742|-8292.830|-8294.286|    17.88%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -28.742|  -28.742|-8292.695|-8294.152|    17.88%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -28.742|  -28.742|-8292.452|-8293.908|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -28.742|  -28.742|-8292.321|-8293.778|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -28.742|  -28.742|-8291.382|-8292.839|    17.88%|   0:00:02.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
| -28.742|  -28.742|-8290.884|-8292.341|    17.88%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
| -28.742|  -28.742|-8290.798|-8292.254|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
| -28.742|  -28.742|-8290.760|-8292.216|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
| -28.742|  -28.742|-8290.758|-8292.214|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
| -28.742|  -28.742|-8290.712|-8292.169|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
| -28.742|  -28.742|-8290.413|-8291.870|    17.88%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -28.742|  -28.742|-8290.357|-8291.814|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -28.742|  -28.742|-8290.212|-8291.669|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -28.742|  -28.742|-8290.011|-8291.467|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -28.742|  -28.742|-8290.006|-8291.463|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -28.742|  -28.742|-8289.887|-8291.344|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.742|  -28.742|-8289.574|-8291.031|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.742|  -28.742|-8289.524|-8290.981|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.742|  -28.742|-8289.262|-8290.719|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -28.742|  -28.742|-8289.107|-8290.564|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_15_/D |
| -28.742|  -28.742|-8288.799|-8290.256|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.742|  -28.742|-8288.727|-8290.184|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.742|  -28.742|-8288.709|-8290.166|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.742|  -28.742|-8288.557|-8290.014|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.742|  -28.742|-8288.415|-8289.872|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.742|  -28.742|-8288.358|-8289.815|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.742|  -28.742|-8288.308|-8289.765|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -28.742|  -28.742|-8288.303|-8289.760|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -28.742|  -28.742|-8288.280|-8289.736|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -28.742|  -28.742|-8288.273|-8289.730|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -28.742|  -28.742|-8288.212|-8289.669|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -28.742|  -28.742|-8288.199|-8289.656|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -28.742|  -28.742|-8288.187|-8289.644|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -28.742|  -28.742|-8288.181|-8289.638|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -28.742|  -28.742|-8288.151|-8289.608|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -28.742|  -28.742|-8287.982|-8289.439|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -28.742|  -28.742|-8287.976|-8289.432|    17.89%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -28.742|  -28.742|-8287.973|-8289.429|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -28.742|  -28.742|-8287.960|-8289.416|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -28.742|  -28.742|-8287.928|-8289.385|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -28.742|  -28.742|-8287.903|-8289.360|    17.89%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -28.742|  -28.742|-8287.894|-8289.351|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -28.742|  -28.742|-8287.891|-8289.348|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
| -28.742|  -28.742|-8287.859|-8289.316|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -28.742|  -28.742|-8287.840|-8289.297|    17.89%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -28.742|  -28.742|-8287.836|-8289.292|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -28.742|  -28.742|-8287.798|-8289.254|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -28.742|  -28.742|-8287.777|-8289.234|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -28.742|  -28.742|-8287.772|-8289.229|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -28.742|  -28.742|-8287.759|-8289.216|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -28.742|  -28.742|-8287.715|-8289.172|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -28.742|  -28.742|-8287.712|-8289.168|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -28.742|  -28.742|-8287.692|-8289.149|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -28.742|  -28.742|-8287.688|-8289.145|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -28.742|  -28.742|-8287.684|-8289.141|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -28.742|  -28.742|-8287.654|-8289.111|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
| -28.742|  -28.742|-8287.644|-8289.101|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
| -28.742|  -28.742|-8287.641|-8289.098|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
| -28.742|  -28.742|-8287.636|-8289.093|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_3_/D  |
| -28.742|  -28.742|-8287.631|-8289.088|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_3_/D  |
| -28.742|  -28.742|-8287.626|-8289.083|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
| -28.742|  -28.742|-8287.577|-8289.034|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
| -28.742|  -28.742|-8287.572|-8289.029|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
| -28.743|  -28.743|-8287.535|-8288.992|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -28.743|  -28.743|-8287.531|-8288.988|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -28.743|  -28.743|-8287.450|-8288.907|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -28.743|  -28.743|-8287.447|-8288.904|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -28.743|  -28.743|-8287.394|-8288.851|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
| -28.743|  -28.743|-8287.384|-8288.841|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
| -28.743|  -28.743|-8287.346|-8288.803|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -28.743|  -28.743|-8287.291|-8288.748|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
| -28.743|  -28.743|-8287.285|-8288.742|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
| -28.743|  -28.743|-8287.261|-8288.718|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -28.743|  -28.743|-8287.237|-8288.694|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -28.743|  -28.743|-8287.230|-8288.688|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -28.743|  -28.743|-8287.222|-8288.678|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -28.743|  -28.743|-8287.120|-8288.577|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -28.743|  -28.743|-8287.097|-8288.554|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
| -28.743|  -28.743|-8287.054|-8288.511|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_1_/D  |
| -28.743|  -28.743|-8286.113|-8287.570|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.743|  -28.743|-8285.158|-8286.615|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.743|  -28.743|-8284.007|-8285.463|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.743|  -28.743|-8283.232|-8284.688|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.743|  -28.743|-8282.974|-8284.431|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.743|  -28.743|-8282.923|-8284.380|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.743|  -28.743|-8282.584|-8284.041|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.743|  -28.743|-8267.332|-8268.789|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.743|  -28.743|-8266.921|-8268.378|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-8236.129|-8237.585|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.743|  -28.743|-8235.384|-8236.841|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.743|  -28.743|-8234.880|-8236.337|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.743|  -28.743|-8234.759|-8236.216|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -28.743|  -28.743|-8214.791|-8216.248|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-8196.561|-8198.018|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-8186.803|-8188.259|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.743|  -28.743|-8180.211|-8181.668|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.743|  -28.743|-8178.062|-8179.519|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -28.743|  -28.743|-8137.387|-8138.844|    17.90%|   0:00:02.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-8119.580|-8121.037|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-8110.101|-8111.557|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-8098.677|-8100.134|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.743|  -28.743|-8083.214|-8084.671|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.743|  -28.743|-8080.607|-8082.063|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.743|  -28.743|-8077.295|-8078.751|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.743|  -28.743|-8076.629|-8078.085|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -28.743|  -28.743|-8062.559|-8064.016|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.743|  -28.743|-8050.809|-8052.266|    17.91%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -28.743|  -28.743|-8036.630|-8038.087|    17.91%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -28.743|  -28.743|-8029.721|-8031.177|    17.91%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.743|  -28.743|-8023.122|-8024.579|    17.91%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.743|  -28.743|-8012.578|-8014.035|    17.91%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.743|  -28.743|-8004.209|-8005.666|    17.91%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.743|  -28.743|-7994.633|-7996.090|    17.91%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.743|  -28.743|-7991.603|-7993.060|    17.91%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.743|  -28.743|-7986.672|-7988.128|    17.91%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.743|  -28.743|-7971.876|-7973.333|    17.91%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -28.743|  -28.743|-7963.442|-7964.899|    17.91%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.743|  -28.743|-7952.707|-7954.164|    17.91%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.743|  -28.743|-7951.946|-7953.403|    17.91%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.743|  -28.743|-7948.678|-7950.134|    17.92%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.743|  -28.743|-7944.707|-7946.164|    17.92%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.743|  -28.743|-7943.357|-7944.814|    17.92%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.743|  -28.743|-7942.708|-7944.165|    17.92%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -28.743|  -28.743|-7935.274|-7936.730|    17.92%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.743|  -28.743|-7924.721|-7926.178|    17.92%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-7917.514|-7918.971|    17.92%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-7911.302|-7912.758|    17.92%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-7898.416|-7899.873|    17.92%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-7893.514|-7894.971|    17.92%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-7884.818|-7886.274|    17.92%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-7879.978|-7881.435|    17.93%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-7873.015|-7874.471|    17.93%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-7865.159|-7866.616|    17.93%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-7858.400|-7859.857|    17.93%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-7852.444|-7853.901|    17.93%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-7843.455|-7844.911|    17.94%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.743|  -28.743|-7836.387|-7837.843|    17.94%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.743|  -28.743|-7835.146|-7836.602|    17.94%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.743|  -28.743|-7832.987|-7834.444|    17.94%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.743|  -28.743|-7824.781|-7826.238|    17.94%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -28.743|  -28.743|-7817.582|-7819.039|    17.94%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.743|  -28.743|-7812.591|-7814.048|    17.95%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -28.743|  -28.743|-7808.210|-7809.667|    17.95%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.743|  -28.743|-7808.071|-7809.528|    17.95%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.743|  -28.743|-7806.278|-7807.735|    17.95%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.743|  -28.743|-7806.232|-7807.688|    17.95%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.743|  -28.743|-7805.763|-7807.220|    17.95%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.743|  -28.743|-7805.758|-7807.215|    17.95%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.743|  -28.743|-7805.732|-7807.189|    17.95%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.743|  -28.743|-7798.398|-7799.855|    17.95%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
| -28.743|  -28.743|-7798.059|-7799.516|    17.95%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
| -28.743|  -28.743|-7793.691|-7795.148|    17.96%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
| -28.743|  -28.743|-7793.451|-7794.907|    17.96%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
| -28.743|  -28.743|-7788.929|-7790.385|    17.96%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
| -28.743|  -28.743|-7788.853|-7790.310|    17.96%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
| -28.743|  -28.743|-7784.283|-7785.740|    17.96%|   0:00:02.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -28.743|  -28.743|-7784.025|-7785.482|    17.96%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -28.743|  -28.743|-7779.920|-7781.377|    17.96%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -28.743|  -28.743|-7779.635|-7781.092|    17.96%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -28.743|  -28.743|-7775.986|-7777.442|    17.97%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -28.743|  -28.743|-7774.662|-7776.119|    17.97%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -28.743|  -28.743|-7770.244|-7771.701|    17.97%|   0:00:02.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.743|  -28.743|-7766.207|-7767.663|    17.97%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -28.743|  -28.743|-7762.833|-7764.290|    17.97%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -28.743|  -28.743|-7757.998|-7759.454|    17.97%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.743|  -28.743|-7755.655|-7757.111|    17.98%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7751.833|-7753.289|    17.98%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7746.832|-7748.289|    17.98%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7745.510|-7746.967|    17.98%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7737.833|-7739.290|    17.98%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7734.784|-7736.241|    17.99%|   0:00:02.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7732.053|-7733.510|    17.99%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7729.515|-7730.972|    17.99%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7725.279|-7726.736|    17.99%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7723.520|-7724.977|    18.00%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7719.432|-7720.889|    18.00%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7718.276|-7719.733|    18.00%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7716.962|-7718.419|    18.00%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7716.604|-7718.061|    18.00%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7714.975|-7716.431|    18.00%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7710.326|-7711.783|    18.01%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7708.539|-7709.996|    18.01%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7707.052|-7708.509|    18.01%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7704.091|-7705.548|    18.01%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7701.514|-7702.971|    18.02%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7699.732|-7701.189|    18.02%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7699.201|-7700.658|    18.02%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7696.804|-7698.261|    18.02%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7694.659|-7696.116|    18.02%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7693.179|-7694.636|    18.02%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7691.386|-7692.842|    18.02%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7689.771|-7691.228|    18.03%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7688.360|-7689.817|    18.03%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.743|  -28.743|-7686.177|-7687.634|    18.03%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.743|  -28.743|-7686.068|-7687.524|    18.03%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.743|  -28.743|-7685.047|-7686.504|    18.03%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.743|  -28.743|-7684.050|-7685.507|    18.03%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -28.743|  -28.743|-7681.899|-7683.356|    18.03%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.743|  -28.743|-7679.708|-7681.165|    18.04%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7677.084|-7678.541|    18.04%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.743|  -28.743|-7675.547|-7677.004|    18.04%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.743|  -28.743|-7672.641|-7674.098|    18.04%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.743|  -28.743|-7670.148|-7671.605|    18.04%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.743|  -28.743|-7667.536|-7668.993|    18.04%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.743|  -28.743|-7664.492|-7665.949|    18.05%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7663.472|-7664.929|    18.05%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7660.032|-7661.489|    18.05%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.743|  -28.743|-7656.276|-7657.733|    18.05%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.743|  -28.743|-7654.646|-7656.104|    18.05%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.743|  -28.743|-7652.070|-7653.527|    18.06%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.743|  -28.743|-7650.799|-7652.256|    18.06%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.743|  -28.743|-7649.558|-7651.015|    18.06%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7648.559|-7650.016|    18.06%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7646.677|-7648.133|    18.06%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7645.792|-7647.249|    18.06%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7644.313|-7645.771|    18.07%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.743|  -28.743|-7640.386|-7641.843|    18.07%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.743|  -28.743|-7638.444|-7639.900|    18.07%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -28.743|  -28.743|-7636.583|-7638.039|    18.07%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -28.743|  -28.743|-7635.155|-7636.611|    18.07%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.743|  -28.743|-7632.923|-7634.380|    18.07%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.743|  -28.743|-7632.854|-7634.311|    18.07%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.743|  -28.743|-7628.686|-7630.143|    18.07%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.743|  -28.743|-7626.192|-7627.649|    18.08%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.743|  -28.743|-7625.218|-7626.675|    18.08%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.743|  -28.743|-7623.866|-7625.323|    18.08%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.743|  -28.743|-7620.964|-7622.421|    18.08%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.743|  -28.743|-7618.386|-7619.843|    18.09%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.743|  -28.743|-7617.807|-7619.264|    18.09%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.743|  -28.743|-7616.073|-7617.530|    18.09%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.743|  -28.743|-7614.384|-7615.841|    18.09%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -28.743|  -28.743|-7612.530|-7613.987|    18.09%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -28.743|  -28.743|-7611.514|-7612.971|    18.09%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -28.743|  -28.743|-7610.995|-7612.451|    18.09%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -28.743|  -28.743|-7606.687|-7608.144|    18.10%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7604.799|-7606.255|    18.10%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.743|  -28.743|-7604.543|-7606.000|    18.10%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7602.057|-7603.513|    18.10%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.743|  -28.743|-7601.541|-7602.997|    18.10%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.743|  -28.743|-7600.585|-7602.042|    18.10%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.743|  -28.743|-7598.247|-7599.704|    18.11%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -28.743|  -28.743|-7597.036|-7598.492|    18.11%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
| -28.743|  -28.743|-7595.765|-7597.222|    18.11%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7595.693|-7597.150|    18.11%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7595.263|-7596.720|    18.11%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7595.236|-7596.692|    18.11%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7594.985|-7596.442|    18.11%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7594.330|-7595.786|    18.11%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7594.281|-7595.738|    18.11%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7593.833|-7595.290|    18.11%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7593.226|-7594.682|    18.11%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7592.857|-7594.314|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -28.743|  -28.743|-7592.550|-7594.007|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -28.743|  -28.743|-7591.990|-7593.447|    18.12%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -28.743|  -28.743|-7591.978|-7593.434|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -28.743|  -28.743|-7591.862|-7593.319|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -28.743|  -28.743|-7591.806|-7593.263|    18.12%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -28.743|  -28.743|-7591.793|-7593.250|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -28.743|  -28.743|-7591.167|-7592.623|    18.12%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
| -28.743|  -28.743|-7590.753|-7592.209|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -28.743|  -28.743|-7589.708|-7591.165|    18.12%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -28.743|  -28.743|-7587.847|-7589.303|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
| -28.743|  -28.743|-7587.447|-7588.903|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
| -28.743|  -28.743|-7587.060|-7588.516|    18.13%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
| -28.743|  -28.743|-7586.555|-7588.012|    18.13%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
| -28.743|  -28.743|-7585.444|-7586.901|    18.13%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
| -28.743|  -28.743|-7584.502|-7585.958|    18.13%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
| -28.743|  -28.743|-7584.161|-7585.618|    18.13%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
| -28.743|  -28.743|-7583.132|-7584.589|    18.13%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
| -28.743|  -28.743|-7582.893|-7584.349|    18.13%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
| -28.743|  -28.743|-7582.639|-7584.095|    18.13%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
| -28.743|  -28.743|-7582.584|-7584.041|    18.13%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
| -28.743|  -28.743|-7582.584|-7584.041|    18.13%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:28 real=0:03:30 mem=1736.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:28 real=0:03:30 mem=1736.1M) ***
** GigaOpt Optimizer WNS Slack -28.743 TNS Slack -7584.041 Density 18.13
** GigaOpt Optimizer WNS Slack -28.743 TNS Slack -7584.041 Density 18.13
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 4 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:03:29 real=0:03:32 mem=1736.1M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1581.4 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=44411  numIgnoredNets=1
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 44410 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 44410 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.351951e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1634.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.52 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:31:50 mem=1634.0M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 37790 insts, mean move: 3.34 um, max move: 35.00 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC7263_fifo_out_81_): (454.00, 456.40) --> (438.80, 436.60)
	Runtime: CPU: 0:01:27 REAL: 0:01:27 MEM: 1965.2MB
Move report: Detail placement moves 6864 insts, mean move: 1.89 um, max move: 44.20 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC7295_abs_139_): (398.00, 409.60) --> (353.80, 409.60)
	Runtime: CPU: 0:00:05.7 REAL: 0:00:05.0 MEM: 1965.2MB
Summary Report:
Instances move: 37829 (out of 38709 movable)
Mean displacement: 3.45 um
Max displacement: 70.00 um (Instance: core_instance/sfp_instance/FE_OCPC7263_fifo_out_81_) (454, 456.4) -> (403.8, 436.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Runtime: CPU: 0:01:32 REAL: 0:01:32 MEM: 1965.2MB
*** Finished refinePlace (0:33:23 mem=1965.2M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=44411  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 44411 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 44411 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.363622e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 154558
[NR-eagl] Layer2(M2)(V) length: 3.561935e+05um, number of vias: 219796
[NR-eagl] Layer3(M3)(H) length: 4.147826e+05um, number of vias: 15362
[NR-eagl] Layer4(M4)(V) length: 2.065518e+05um, number of vias: 6231
[NR-eagl] Layer5(M5)(H) length: 2.037085e+05um, number of vias: 2454
[NR-eagl] Layer6(M6)(V) length: 1.849811e+05um, number of vias: 281
[NR-eagl] Layer7(M7)(H) length: 1.066780e+04um, number of vias: 348
[NR-eagl] Layer8(M8)(V) length: 9.722565e+03um, number of vias: 0
[NR-eagl] Total length: 1.386608e+06um, number of vias: 399030
End of congRepair (cpu=0:00:02.9, real=0:00:02.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1552.4M)
Extraction called for design 'fullchip' of instances=38712 and nets=45987 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1552.387M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:16:06, real = 0:16:10, mem = 1545.3M, totSessionCpu=0:33:28 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1632.5 CPU=0:00:07.6 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1632.5M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt DRV Optimization
Info: 130 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    98   |   307   |    44   |     44  |     0   |     0   |     0   |     0   | -28.92 |          0|          0|          0|  18.13  |            |           |
|     9   |   632   |     0   |      0  |     0   |     0   |     0   |     0   | -28.96 |         41|          0|        105|  18.14  |   0:00:04.0|    1727.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -28.96 |          0|          0|          9|  18.14  |   0:00:00.0|    1727.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -28.96 |          0|          0|          0|  18.14  |   0:00:00.0|    1727.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 4 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:05.3 real=0:00:05.0 mem=1727.9M) ***

*** Starting refinePlace (0:33:51 mem=1759.9M) ***
Total net bbox length = 1.269e+06 (5.788e+05 6.904e+05) (ext = 1.814e+05)
Move report: Detail placement moves 91 insts, mean move: 0.65 um, max move: 4.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC7669_n197): (398.00, 847.00) --> (395.00, 845.20)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1759.9MB
Summary Report:
Instances move: 91 (out of 38750 movable)
Mean displacement: 0.65 um
Max displacement: 4.80 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC7669_n197) (398, 847) -> (395, 845.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 1.269e+06 (5.789e+05 6.904e+05) (ext = 1.814e+05)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1759.9MB
*** Finished refinePlace (0:33:53 mem=1759.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1759.9M)


Density : 0.1814
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=1759.9M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1581.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=1581.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1591.3M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1591.3M

------------------------------------------------------------
     Summary (cpu=0.23min real=0.22min mem=1581.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -28.961 | -28.961 | -0.177  |
|           TNS (ns):| -7801.2 | -7793.4 | -42.300 |
|    Violating Paths:|  3935   |  3718   |   941   |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    105 (105)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.144%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1591.3M
**optDesign ... cpu = 0:16:33, real = 0:16:36, mem = 1581.3M, totSessionCpu=0:33:55 **
*** Timing NOT met, worst failing slack is -28.961
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -28.961 TNS Slack -7801.168 Density 18.14
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.961|  -28.961|-7793.387|-7801.168|    18.14%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -28.893|  -28.893|-7792.640|-7800.422|    18.14%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.885|  -28.885|-7792.002|-7799.783|    18.14%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.846|  -28.846|-7791.215|-7798.997|    18.14%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.815|  -28.815|-7789.959|-7797.741|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.796|  -28.796|-7789.389|-7797.171|    18.15%|   0:00:01.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.780|  -28.780|-7787.918|-7795.700|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.771|  -28.771|-7787.325|-7795.106|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.760|  -28.760|-7787.208|-7794.990|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.750|  -28.750|-7786.281|-7794.062|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.737|  -28.737|-7786.597|-7794.379|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.725|  -28.725|-7785.305|-7793.086|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.709|  -28.709|-7785.161|-7792.942|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.708|  -28.708|-7785.214|-7792.996|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.709|  -28.709|-7784.616|-7792.397|    18.15%|   0:00:01.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.691|  -28.691|-7784.640|-7792.421|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.683|  -28.683|-7783.982|-7791.763|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.668|  -28.668|-7783.471|-7791.253|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.657|  -28.657|-7782.949|-7790.730|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.650|  -28.650|-7782.810|-7790.591|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.644|  -28.644|-7782.142|-7789.923|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.637|  -28.637|-7782.169|-7789.951|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.638|  -28.638|-7781.881|-7789.662|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.629|  -28.629|-7782.037|-7789.819|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.613|  -28.613|-7781.348|-7789.130|    18.16%|   0:00:01.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.596|  -28.596|-7779.814|-7787.596|    18.16%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.593|  -28.593|-7779.496|-7787.277|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.580|  -28.580|-7776.055|-7783.836|    18.16%|   0:00:01.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -28.571|  -28.571|-7775.646|-7783.428|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.562|  -28.562|-7774.042|-7781.824|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -28.558|  -28.558|-7773.795|-7781.576|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -28.553|  -28.553|-7773.675|-7781.457|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.546|  -28.546|-7773.672|-7781.454|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.538|  -28.538|-7772.603|-7780.384|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.531|  -28.531|-7772.282|-7780.063|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.521|  -28.521|-7771.983|-7779.765|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.521|  -28.521|-7771.427|-7779.208|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.513|  -28.513|-7771.181|-7778.962|    18.16%|   0:00:01.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.507|  -28.507|-7770.717|-7778.498|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.505|  -28.505|-7770.309|-7778.090|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.497|  -28.497|-7770.055|-7777.837|    18.16%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.489|  -28.489|-7769.328|-7777.110|    18.16%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.479|  -28.479|-7768.532|-7776.313|    18.17%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.469|  -28.469|-7768.035|-7775.816|    18.17%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.461|  -28.461|-7766.363|-7774.145|    18.17%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.450|  -28.450|-7765.349|-7773.131|    18.17%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -28.431|  -28.431|-7764.233|-7772.014|    18.17%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -28.424|  -28.424|-7763.267|-7771.048|    18.17%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.416|  -28.416|-7761.966|-7769.748|    18.17%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -28.408|  -28.408|-7761.101|-7768.882|    18.17%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.400|  -28.400|-7760.480|-7768.262|    18.17%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.390|  -28.390|-7759.555|-7767.337|    18.18%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.378|  -28.378|-7758.204|-7765.986|    18.18%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.367|  -28.367|-7757.768|-7765.549|    18.18%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.350|  -28.350|-7755.386|-7763.167|    18.18%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.342|  -28.342|-7754.652|-7762.433|    18.18%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.334|  -28.334|-7754.094|-7761.875|    18.18%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.323|  -28.323|-7751.045|-7758.827|    18.18%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.316|  -28.316|-7750.477|-7758.258|    18.18%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.305|  -28.305|-7749.321|-7757.102|    18.19%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.294|  -28.294|-7748.393|-7756.174|    18.19%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.286|  -28.286|-7747.994|-7755.776|    18.19%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.278|  -28.278|-7746.715|-7754.496|    18.19%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.270|  -28.270|-7745.872|-7753.653|    18.19%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.264|  -28.264|-7744.572|-7752.353|    18.20%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.254|  -28.254|-7744.209|-7751.991|    18.20%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.244|  -28.244|-7742.882|-7750.664|    18.20%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.237|  -28.237|-7742.054|-7749.835|    18.20%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.229|  -28.229|-7741.338|-7749.119|    18.20%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.221|  -28.221|-7740.478|-7748.259|    18.20%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.214|  -28.214|-7740.129|-7747.911|    18.20%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.206|  -28.206|-7739.182|-7746.963|    18.21%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -28.197|  -28.197|-7738.409|-7746.191|    18.21%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.189|  -28.189|-7737.344|-7745.125|    18.21%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.181|  -28.181|-7736.694|-7744.476|    18.21%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.173|  -28.173|-7736.423|-7744.204|    18.21%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.165|  -28.165|-7735.046|-7742.827|    18.22%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.157|  -28.157|-7734.252|-7742.034|    18.22%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.149|  -28.149|-7733.957|-7741.738|    18.22%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.141|  -28.141|-7733.172|-7740.954|    18.22%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.131|  -28.131|-7732.566|-7740.348|    18.22%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.119|  -28.119|-7730.569|-7738.351|    18.22%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.107|  -28.107|-7729.526|-7737.307|    18.23%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.097|  -28.097|-7727.917|-7735.698|    18.23%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.089|  -28.089|-7727.157|-7734.938|    18.23%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.080|  -28.080|-7726.338|-7734.120|    18.23%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.071|  -28.071|-7725.818|-7733.599|    18.23%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.068|  -28.068|-7724.792|-7732.573|    18.24%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.060|  -28.060|-7723.551|-7731.333|    18.24%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.050|  -28.050|-7723.064|-7730.846|    18.24%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.045|  -28.045|-7721.570|-7729.351|    18.24%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.035|  -28.035|-7721.437|-7729.219|    18.24%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.027|  -28.027|-7720.405|-7728.187|    18.25%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.020|  -28.020|-7719.110|-7726.891|    18.25%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -28.024|  -28.024|-7718.777|-7726.558|    18.25%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.007|  -28.007|-7718.539|-7726.320|    18.25%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.998|  -27.998|-7717.543|-7725.325|    18.25%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.988|  -27.988|-7716.706|-7724.487|    18.25%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.986|  -27.986|-7715.753|-7723.535|    18.26%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.986|  -27.986|-7715.523|-7723.304|    18.26%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.978|  -27.978|-7715.259|-7723.041|    18.26%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.976|  -27.976|-7715.021|-7722.802|    18.26%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.976|  -27.976|-7714.741|-7722.522|    18.26%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.973|  -27.973|-7714.354|-7722.135|    18.26%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.964|  -27.964|-7713.978|-7721.759|    18.26%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_10_/D |
| -27.956|  -27.956|-7712.517|-7720.299|    18.27%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.950|  -27.950|-7711.971|-7719.752|    18.27%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.950|  -27.950|-7711.595|-7719.376|    18.27%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.942|  -27.942|-7711.409|-7719.190|    18.27%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.939|  -27.939|-7710.456|-7718.237|    18.27%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.939|  -27.939|-7710.423|-7718.204|    18.27%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.935|  -27.935|-7709.781|-7717.562|    18.27%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.931|  -27.931|-7709.442|-7717.224|    18.27%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.928|  -27.928|-7709.417|-7717.198|    18.28%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.920|  -27.920|-7709.020|-7716.801|    18.28%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.912|  -27.912|-7706.423|-7714.205|    18.28%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.904|  -27.904|-7706.222|-7714.003|    18.28%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.900|  -27.900|-7705.880|-7713.662|    18.28%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.898|  -27.898|-7705.328|-7713.109|    18.28%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.890|  -27.890|-7704.734|-7712.516|    18.28%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.882|  -27.882|-7704.317|-7712.098|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.879|  -27.879|-7703.022|-7710.804|    18.29%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.875|  -27.875|-7702.865|-7710.647|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.875|  -27.875|-7702.771|-7710.553|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.875|  -27.875|-7702.742|-7710.523|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.868|  -27.868|-7702.614|-7710.396|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.870|  -27.870|-7702.427|-7710.208|    18.29%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.868|  -27.868|-7702.120|-7709.901|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.863|  -27.863|-7702.012|-7709.793|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.868|  -27.868|-7701.402|-7709.184|    18.29%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.861|  -27.861|-7701.260|-7709.042|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.853|  -27.853|-7701.042|-7708.824|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.857|  -27.857|-7700.315|-7708.097|    18.29%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.846|  -27.846|-7700.043|-7707.824|    18.29%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.846|  -27.846|-7699.611|-7707.393|    18.29%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.840|  -27.840|-7699.381|-7707.163|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.842|  -27.842|-7699.031|-7706.812|    18.30%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
| -27.837|  -27.837|-7698.825|-7706.606|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.837|  -27.837|-7698.620|-7706.401|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.834|  -27.834|-7698.461|-7706.242|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.834|  -27.834|-7698.223|-7706.004|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.826|  -27.826|-7697.988|-7705.769|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.830|  -27.830|-7697.408|-7705.190|    18.30%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.822|  -27.822|-7697.277|-7705.059|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.825|  -27.825|-7697.102|-7704.884|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.820|  -27.820|-7696.975|-7704.757|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.812|  -27.812|-7696.452|-7704.233|    18.30%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.811|  -27.811|-7695.058|-7702.840|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.806|  -27.806|-7694.815|-7702.597|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.798|  -27.798|-7694.599|-7702.380|    18.30%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.800|  -27.800|-7694.084|-7701.866|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.797|  -27.797|-7694.020|-7701.801|    18.30%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.796|  -27.796|-7693.711|-7701.493|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.788|  -27.788|-7693.521|-7701.302|    18.30%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.791|  -27.791|-7692.894|-7700.676|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.785|  -27.785|-7692.809|-7700.590|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.784|  -27.784|-7692.421|-7700.202|    18.30%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.779|  -27.779|-7692.321|-7700.103|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.779|  -27.779|-7692.116|-7699.897|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.779|  -27.779|-7692.068|-7699.849|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.772|  -27.772|-7691.910|-7699.691|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.776|  -27.776|-7691.337|-7699.118|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.776|  -27.776|-7691.257|-7699.039|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.775|  -27.775|-7691.249|-7699.031|    18.30%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.772|  -27.772|-7691.081|-7698.862|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.767|  -27.767|-7690.834|-7698.616|    18.31%|   0:00:00.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.765|  -27.765|-7690.695|-7698.477|    18.31%|   0:00:01.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.765|  -27.765|-7690.517|-7698.298|    18.31%|   0:00:00.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.764|  -27.764|-7690.296|-7698.078|    18.31%|   0:00:00.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.754|  -27.754|-7690.083|-7697.864|    18.31%|   0:00:02.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.746|  -27.746|-7689.003|-7696.784|    18.31%|   0:00:01.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.744|  -27.744|-7688.439|-7696.221|    18.31%|   0:00:02.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.743|  -27.743|-7687.833|-7695.614|    18.31%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.734|  -27.734|-7687.645|-7695.427|    18.31%|   0:00:02.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.728|  -27.728|-7686.557|-7694.339|    18.31%|   0:00:02.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.719|  -27.719|-7685.431|-7693.212|    18.31%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.720|  -27.720|-7684.963|-7692.745|    18.31%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.712|  -27.712|-7684.710|-7692.492|    18.31%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.715|  -27.715|-7683.663|-7691.445|    18.31%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.708|  -27.708|-7683.506|-7691.288|    18.31%|   0:00:02.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.708|  -27.708|-7682.552|-7690.333|    18.31%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.701|  -27.701|-7682.408|-7690.189|    18.31%|   0:00:02.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.704|  -27.704|-7682.265|-7690.047|    18.31%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.695|  -27.695|-7682.109|-7689.891|    18.31%|   0:00:02.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.696|  -27.696|-7681.664|-7689.445|    18.31%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.687|  -27.687|-7681.489|-7689.271|    18.31%|   0:00:04.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.686|  -27.686|-7680.942|-7688.724|    18.31%|   0:00:01.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.677|  -27.677|-7680.712|-7688.494|    18.31%|   0:00:01.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.679|  -27.679|-7680.051|-7687.832|    18.32%|   0:00:00.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.672|  -27.672|-7679.587|-7687.368|    18.32%|   0:00:01.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.669|  -27.669|-7679.611|-7687.393|    18.32%|   0:00:00.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.667|  -27.667|-7679.315|-7687.096|    18.32%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.666|  -27.666|-7678.963|-7686.745|    18.32%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.661|  -27.661|-7678.716|-7686.498|    18.32%|   0:00:02.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.664|  -27.664|-7678.396|-7686.177|    18.32%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.662|  -27.662|-7678.318|-7686.099|    18.32%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.674|  -27.674|-7676.070|-7683.851|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.660|  -27.660|-7677.282|-7685.064|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.654|  -27.654|-7676.943|-7684.725|    18.32%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.657|  -27.657|-7676.638|-7684.420|    18.32%|   0:00:02.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.653|  -27.653|-7676.579|-7684.360|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.655|  -27.655|-7676.544|-7684.326|    18.32%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.649|  -27.649|-7676.220|-7684.002|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.647|  -27.647|-7676.345|-7684.126|    18.32%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.651|  -27.651|-7676.321|-7684.103|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.647|  -27.647|-7676.279|-7684.061|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.647|  -27.647|-7676.247|-7684.029|    18.32%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.643|  -27.643|-7676.195|-7683.977|    18.32%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.648|  -27.648|-7675.869|-7683.650|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.644|  -27.644|-7675.827|-7683.608|    18.32%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.643|  -27.643|-7675.799|-7683.581|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.648|  -27.648|-7675.764|-7683.545|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.643|  -27.643|-7675.682|-7683.463|    18.33%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.643|  -27.643|-7675.650|-7683.431|    18.33%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.643|  -27.643|-7675.651|-7683.432|    18.33%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:21 real=0:01:21 mem=1739.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.177|  -27.643| -42.380|-7683.432|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_15_/E                             |
|  -0.163|  -27.643| -36.978|-7682.891|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
|  -0.140|  -27.642| -27.650|-7682.869|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_5_/D  |
|  -0.133|  -27.642| -27.026|-7682.869|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_5_/D  |
|  -0.122|  -27.642| -26.733|-7682.869|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_72_/D                           |
|  -0.108|  -27.642| -24.605|-7680.741|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_15_/E                             |
|  -0.071|  -27.642| -17.477|-7672.906|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.057|  -27.642| -13.743|-7672.347|    18.33%|   0:00:01.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/E                                       |
|  -0.048|  -27.642|  -9.568|-7669.303|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.039|  -27.642|  -8.987|-7669.305|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.038|  -27.642|  -2.995|-7667.527|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
|  -0.028|  -27.642|  -2.195|-7667.376|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
|  -0.018|  -27.642|  -0.656|-7659.031|    18.33%|   0:00:01.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.010|  -27.642|  -0.315|-7659.027|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.002|  -27.642|  -0.009|-7658.734|    18.33%|   0:00:01.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|   0.006|  -27.642|   0.000|-7652.504|    18.34%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
|   0.014|  -27.642|   0.000|-7648.132|    18.34%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_59_/D                           |
|   0.021|  -27.642|   0.000|-7623.111|    18.34%|   0:00:00.0| 1739.6M|        NA|       NA| NA                                                 |
|   0.021|  -27.642|   0.000|-7623.111|    18.34%|   0:00:00.0| 1739.6M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=1739.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:24 real=0:01:24 mem=1739.6M) ***
** GigaOpt Optimizer WNS Slack -27.642 TNS Slack -7623.111 Density 18.34
*** Starting refinePlace (0:35:25 mem=1755.7M) ***
Total net bbox length = 1.271e+06 (5.800e+05 6.910e+05) (ext = 1.814e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1755.7MB
Move report: Detail placement moves 1795 insts, mean move: 0.56 um, max move: 3.60 um
	Max move on inst (core_instance/sfp_instance/U1634): (199.40, 375.40) --> (201.20, 377.20)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1755.7MB
Summary Report:
Instances move: 1795 (out of 39395 movable)
Mean displacement: 0.56 um
Max displacement: 3.60 um (Instance: core_instance/sfp_instance/U1634) (199.4, 375.4) -> (201.2, 377.2)
	Length: 10 sites, height: 1 rows, site name: core, cell type: CKXOR2D1
Total net bbox length = 1.272e+06 (5.805e+05 6.911e+05) (ext = 1.814e+05)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1755.7MB
*** Finished refinePlace (0:35:26 mem=1755.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1755.7M)


Density : 0.1834
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=1755.7M) ***
** GigaOpt Optimizer WNS Slack -27.642 TNS Slack -7623.111 Density 18.34
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.642|  -27.642|-7623.111|-7623.111|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.643|  -27.643|-7622.758|-7622.758|    18.34%|   0:00:04.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.639|  -27.639|-7622.712|-7622.712|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.642|  -27.642|-7622.572|-7622.572|    18.34%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.638|  -27.638|-7622.474|-7622.474|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.640|  -27.640|-7622.342|-7622.342|    18.34%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.632|  -27.632|-7622.172|-7622.172|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.632|  -27.632|-7621.455|-7621.455|    18.34%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.631|  -27.631|-7621.466|-7621.466|    18.34%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.635|  -27.635|-7619.733|-7619.733|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.631|  -27.631|-7621.476|-7621.476|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.636|  -27.636|-7619.661|-7619.661|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.624|  -27.624|-7619.535|-7619.535|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.623|  -27.623|-7619.620|-7619.620|    18.34%|   0:00:05.0| 1774.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.629|  -27.629|-7619.567|-7619.567|    18.34%|   0:00:02.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.629|  -27.629|-7619.551|-7619.551|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.618|  -27.618|-7619.262|-7619.262|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.621|  -27.621|-7619.137|-7619.137|    18.35%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.615|  -27.615|-7618.838|-7618.838|    18.35%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.614|  -27.614|-7618.846|-7618.846|    18.35%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.613|  -27.613|-7618.651|-7618.651|    18.35%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.611|  -27.611|-7618.464|-7618.464|    18.35%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.608|  -27.608|-7618.180|-7618.180|    18.35%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.611|  -27.611|-7617.941|-7617.941|    18.35%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.608|  -27.608|-7617.899|-7617.899|    18.35%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.606|  -27.606|-7617.847|-7617.847|    18.35%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.603|  -27.603|-7617.799|-7617.799|    18.35%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.606|  -27.606|-7617.501|-7617.501|    18.35%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.603|  -27.603|-7617.454|-7617.454|    18.35%|   0:00:06.0| 1774.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.603|  -27.603|-7617.436|-7617.436|    18.35%|   0:00:01.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.603|  -27.603|-7617.438|-7617.438|    18.35%|   0:00:01.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:29.0 real=0:00:29.0 mem=1736.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:29.1 real=0:00:29.0 mem=1736.6M) ***
** GigaOpt Optimizer WNS Slack -27.603 TNS Slack -7617.438 Density 18.35
*** Starting refinePlace (0:35:57 mem=1736.6M) ***
Total net bbox length = 1.272e+06 (5.807e+05 6.913e+05) (ext = 1.814e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1736.6MB
Move report: Detail placement moves 290 insts, mean move: 0.44 um, max move: 2.40 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC8052_n2624): (248.80, 287.20) --> (249.40, 285.40)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1742.9MB
Summary Report:
Instances move: 290 (out of 39420 movable)
Mean displacement: 0.44 um
Max displacement: 2.40 um (Instance: core_instance/sfp_instance/FE_OCPC8052_n2624) (248.8, 287.2) -> (249.4, 285.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: BUFFD3
Total net bbox length = 1.272e+06 (5.807e+05 6.913e+05) (ext = 1.814e+05)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1742.9MB
*** Finished refinePlace (0:35:58 mem=1742.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1742.9M)


Density : 0.1835
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=1742.9M) ***
** GigaOpt Optimizer WNS Slack -27.603 TNS Slack -7617.438 Density 18.35
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.603|  -27.603|-7617.438|-7617.438|    18.35%|   0:00:00.0| 1742.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.595|  -27.595|-7615.428|-7615.428|    18.35%|   0:00:05.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.595|  -27.595|-7614.848|-7614.848|    18.36%|   0:00:01.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.583|  -27.583|-7615.294|-7615.294|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.583|  -27.583|-7615.139|-7615.139|    18.36%|   0:00:01.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.576|  -27.576|-7614.682|-7614.682|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.567|  -27.567|-7613.605|-7613.605|    18.36%|   0:00:01.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.568|  -27.568|-7613.080|-7613.080|    18.36%|   0:00:01.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.580|  -27.580|-7613.048|-7613.048|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.567|  -27.567|-7612.792|-7612.792|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.562|  -27.562|-7612.867|-7612.867|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.567|  -27.567|-7612.686|-7612.686|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.562|  -27.562|-7612.762|-7612.762|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.558|  -27.558|-7612.536|-7612.536|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.555|  -27.555|-7612.160|-7612.160|    18.36%|   0:00:01.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.554|  -27.554|-7611.960|-7611.960|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.553|  -27.553|-7611.902|-7611.902|    18.36%|   0:00:02.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.552|  -27.552|-7611.902|-7611.902|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.548|  -27.548|-7611.780|-7611.780|    18.36%|   0:00:03.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.562|  -27.562|-7611.420|-7611.420|    18.36%|   0:00:02.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -27.548|  -27.548|-7611.242|-7611.242|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.540|  -27.540|-7610.488|-7610.488|    18.36%|   0:00:01.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.544|  -27.544|-7609.933|-7609.933|    18.36%|   0:00:02.0| 1739.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.539|  -27.539|-7609.897|-7609.897|    18.36%|   0:00:07.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.540|  -27.540|-7609.896|-7609.896|    18.36%|   0:00:00.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.540|  -27.540|-7609.886|-7609.886|    18.36%|   0:00:01.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.540|  -27.540|-7609.886|-7609.886|    18.36%|   0:00:00.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.540|  -27.540|-7609.886|-7609.886|    18.36%|   0:00:01.0| 1739.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.6 real=0:00:29.0 mem=1739.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:28.7 real=0:00:29.0 mem=1739.3M) ***
** GigaOpt Optimizer WNS Slack -27.540 TNS Slack -7609.886 Density 18.36
*** Starting refinePlace (0:36:28 mem=1739.3M) ***
Total net bbox length = 1.272e+06 (5.807e+05 6.915e+05) (ext = 1.814e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1739.3MB
Move report: Detail placement moves 149 insts, mean move: 0.48 um, max move: 2.20 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC8254_n1612): (202.80, 283.60) --> (202.40, 281.80)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1745.1MB
Summary Report:
Instances move: 149 (out of 39433 movable)
Mean displacement: 0.48 um
Max displacement: 2.20 um (Instance: core_instance/sfp_instance/FE_OCPC8254_n1612) (202.8, 283.6) -> (202.4, 281.8)
	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
Total net bbox length = 1.272e+06 (5.808e+05 6.915e+05) (ext = 1.814e+05)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1745.1MB
*** Finished refinePlace (0:36:30 mem=1745.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1745.1M)


Density : 0.1836
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=1745.1M) ***
** GigaOpt Optimizer WNS Slack -27.540 TNS Slack -7609.886 Density 18.36
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.540|  -27.540|-7609.886|-7609.886|    18.36%|   0:00:01.0| 1745.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.538|  -27.538|-7609.687|-7609.687|    18.36%|   0:00:20.0| 1783.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.538|  -27.538|-7609.686|-7609.686|    18.36%|   0:00:01.0| 1783.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:21.1 real=0:00:22.0 mem=1783.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:21.1 real=0:00:22.0 mem=1783.3M) ***
** GigaOpt Optimizer WNS Slack -27.538 TNS Slack -7609.686 Density 18.36
*** Starting refinePlace (0:36:52 mem=1783.3M) ***
Total net bbox length = 1.272e+06 (5.808e+05 6.915e+05) (ext = 1.814e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1783.3MB
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1783.3MB
Summary Report:
Instances move: 0 (out of 39431 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.272e+06 (5.808e+05 6.915e+05) (ext = 1.814e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1783.3MB
*** Finished refinePlace (0:36:53 mem=1783.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1783.3M)


Density : 0.1836
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1783.3M) ***
** GigaOpt Optimizer WNS Slack -27.538 TNS Slack -7609.686 Density 18.36
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.538|  -27.538|-7609.686|-7609.686|    18.36%|   0:00:00.0| 1783.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.538|  -27.538|-7607.861|-7607.861|    18.36%|   0:00:09.0| 1760.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.530|  -27.530|-7607.796|-7607.796|    18.36%|   0:00:00.0| 1760.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.524|  -27.524|-7607.398|-7607.398|    18.36%|   0:00:02.0| 1760.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.524|  -27.524|-7607.511|-7607.511|    18.37%|   0:00:08.0| 1760.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.523|  -27.523|-7607.489|-7607.489|    18.37%|   0:00:06.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.523|  -27.523|-7607.420|-7607.420|    18.37%|   0:00:01.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
Analyzing useful skew in preCTS mode ...
| -27.523|  -27.523|-7607.424|-7607.424|    18.37%|   0:00:01.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.523|  -27.523|-7607.424|-7607.424|    18.37%|   0:00:01.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.523|  -27.523|-7607.424|-7607.424|    18.37%|   0:00:00.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:27.5 real=0:00:28.0 mem=1779.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:27.6 real=0:00:28.0 mem=1779.6M) ***
** GigaOpt Optimizer WNS Slack -27.523 TNS Slack -7607.424 Density 18.37
*** Starting refinePlace (0:37:22 mem=1779.6M) ***
Total net bbox length = 1.272e+06 (5.808e+05 6.915e+05) (ext = 1.814e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1779.6MB
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1779.6MB
Summary Report:
Instances move: 0 (out of 39438 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.272e+06 (5.808e+05 6.915e+05) (ext = 1.814e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1779.6MB
*** Finished refinePlace (0:37:22 mem=1779.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1779.6M)


Density : 0.1837
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1779.6M) ***
** GigaOpt Optimizer WNS Slack -27.523 TNS Slack -7607.424 Density 18.37
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.523|  -27.523|-7607.424|-7607.424|    18.37%|   0:00:00.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.521|  -27.521|-7607.387|-7607.387|    18.37%|   0:00:20.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.525|  -27.525|-7605.647|-7605.647|    18.37%|   0:00:00.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.521|  -27.521|-7605.557|-7605.557|    18.37%|   0:00:00.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
Analyzing useful skew in preCTS mode ...
| -27.525|  -27.525|-7605.776|-7605.776|    18.37%|   0:00:01.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.521|  -27.521|-7605.687|-7605.687|    18.37%|   0:00:01.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.521|  -27.521|-7605.686|-7605.686|    18.37%|   0:00:00.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.4 real=0:00:22.0 mem=1779.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.4 real=0:00:22.0 mem=1779.6M) ***
** GigaOpt Optimizer WNS Slack -27.521 TNS Slack -7605.686 Density 18.37
*** Starting refinePlace (0:37:46 mem=1779.6M) ***
Total net bbox length = 1.272e+06 (5.808e+05 6.915e+05) (ext = 1.814e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1779.6MB
Move report: Detail placement moves 35 insts, mean move: 1.44 um, max move: 4.20 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC7945_n4650): (312.80, 276.40) --> (315.20, 278.20)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1779.6MB
Summary Report:
Instances move: 35 (out of 39438 movable)
Mean displacement: 1.44 um
Max displacement: 4.20 um (Instance: core_instance/sfp_instance/FE_OCPC7945_n4650) (312.8, 276.4) -> (315.2, 278.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 1.272e+06 (5.808e+05 6.915e+05) (ext = 1.814e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1779.6MB
*** Finished refinePlace (0:37:47 mem=1779.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1779.6M)


Density : 0.1837
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1779.6M) ***
** GigaOpt Optimizer WNS Slack -27.521 TNS Slack -7605.686 Density 18.37
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 22 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:03:48 real=0:03:48 mem=1779.6M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -27.521
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.521 TNS Slack -7605.686 Density 18.37
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.521|  -27.521|-7605.686|-7605.686|    18.37%|   0:00:01.0| 1719.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.518|  -27.518|-7604.112|-7604.112|    18.37%|   0:00:17.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.518|  -27.518|-7603.991|-7603.991|    18.37%|   0:00:07.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.518|  -27.518|-7603.898|-7603.898|    18.37%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.518|  -27.518|-7603.391|-7603.391|    18.37%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.518|  -27.518|-7602.642|-7602.642|    18.37%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.518|  -27.518|-7601.266|-7601.266|    18.37%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.519|  -27.519|-7601.014|-7601.014|    18.37%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -27.511|  -27.511|-7599.668|-7599.668|    18.37%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -27.511|  -27.511|-7599.099|-7599.099|    18.37%|   0:00:02.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -27.511|  -27.511|-7598.324|-7598.324|    18.38%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -27.511|  -27.511|-7598.110|-7598.110|    18.38%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -27.511|  -27.511|-7598.108|-7598.108|    18.38%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -27.511|  -27.511|-7597.521|-7597.521|    18.38%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.511|  -27.511|-7597.087|-7597.087|    18.38%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.511|  -27.511|-7596.487|-7596.487|    18.38%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -27.511|  -27.511|-7596.010|-7596.010|    18.38%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.511|  -27.511|-7595.748|-7595.748|    18.38%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -27.511|  -27.511|-7595.011|-7595.011|    18.38%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.511|  -27.511|-7594.945|-7594.945|    18.38%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.511|  -27.511|-7594.837|-7594.837|    18.38%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -27.511|  -27.511|-7594.827|-7594.827|    18.38%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.512|  -27.512|-7594.398|-7594.398|    18.38%|   0:00:01.0| 1723.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.512|  -27.512|-7594.308|-7594.308|    18.39%|   0:00:00.0| 1723.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.512|  -27.512|-7594.158|-7594.158|    18.39%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.512|  -27.512|-7594.138|-7594.138|    18.39%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -27.512|  -27.512|-7593.528|-7593.528|    18.39%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.512|  -27.512|-7593.099|-7593.099|    18.39%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -27.512|  -27.512|-7592.929|-7592.929|    18.39%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -27.512|  -27.512|-7592.681|-7592.681|    18.39%|   0:00:02.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -27.512|  -27.512|-7592.448|-7592.448|    18.39%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -27.512|  -27.512|-7592.429|-7592.429|    18.39%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.512|  -27.512|-7591.943|-7591.943|    18.39%|   0:00:02.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -27.512|  -27.512|-7591.399|-7591.399|    18.39%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -27.513|  -27.513|-7591.082|-7591.082|    18.39%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -27.513|  -27.513|-7591.068|-7591.068|    18.39%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -27.513|  -27.513|-7590.718|-7590.718|    18.39%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -27.513|  -27.513|-7590.494|-7590.494|    18.39%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -27.513|  -27.513|-7590.069|-7590.069|    18.39%|   0:00:02.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -27.513|  -27.513|-7589.467|-7589.467|    18.40%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -27.513|  -27.513|-7589.459|-7589.459|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.513|  -27.513|-7589.042|-7589.042|    18.40%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -27.513|  -27.513|-7589.033|-7589.033|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -27.513|  -27.513|-7588.999|-7588.999|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -27.513|  -27.513|-7588.182|-7588.182|    18.39%|   0:00:04.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -27.513|  -27.513|-7587.954|-7587.954|    18.39%|   0:00:02.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -27.513|  -27.513|-7587.927|-7587.927|    18.39%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.513|  -27.513|-7587.772|-7587.772|    18.39%|   0:00:04.0| 1723.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -27.513|  -27.513|-7587.637|-7587.637|    18.40%|   0:00:00.0| 1723.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -27.513|  -27.513|-7587.363|-7587.363|    18.40%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -27.513|  -27.513|-7587.188|-7587.188|    18.40%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -27.513|  -27.513|-7587.108|-7587.108|    18.40%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -27.513|  -27.513|-7586.371|-7586.371|    18.40%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.513|  -27.513|-7586.048|-7586.048|    18.40%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.513|  -27.513|-7585.725|-7585.725|    18.40%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -27.513|  -27.513|-7585.419|-7585.419|    18.40%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.513|  -27.513|-7584.996|-7584.996|    18.40%|   0:00:03.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.514|  -27.514|-7584.963|-7584.963|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.514|  -27.514|-7584.800|-7584.800|    18.40%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.514|  -27.514|-7584.297|-7584.297|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.514|  -27.514|-7584.146|-7584.146|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.514|  -27.514|-7583.916|-7583.916|    18.40%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -27.514|  -27.514|-7583.708|-7583.708|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.514|  -27.514|-7583.546|-7583.546|    18.40%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.514|  -27.514|-7583.536|-7583.536|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.514|  -27.514|-7583.203|-7583.203|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.514|  -27.514|-7582.542|-7582.542|    18.40%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -27.514|  -27.514|-7582.126|-7582.126|    18.41%|   0:00:02.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -27.514|  -27.514|-7582.120|-7582.120|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -27.514|  -27.514|-7581.887|-7581.887|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_15_/D |
| -27.514|  -27.514|-7581.773|-7581.773|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.514|  -27.514|-7581.703|-7581.703|    18.41%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_15_/D |
| -27.514|  -27.514|-7581.464|-7581.464|    18.41%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.514|  -27.514|-7581.336|-7581.336|    18.41%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -27.514|  -27.514|-7581.323|-7581.323|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -27.514|  -27.514|-7581.125|-7581.125|    18.41%|   0:00:02.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -27.514|  -27.514|-7581.121|-7581.121|    18.41%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -27.514|  -27.514|-7581.117|-7581.117|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -27.514|  -27.514|-7580.986|-7580.986|    18.41%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -27.514|  -27.514|-7580.606|-7580.606|    18.41%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -27.514|  -27.514|-7580.235|-7580.235|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -27.514|  -27.514|-7579.924|-7579.924|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -27.514|  -27.514|-7579.604|-7579.604|    18.41%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -27.514|  -27.514|-7579.233|-7579.233|    18.41%|   0:00:09.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.510|  -27.510|-7577.989|-7577.989|    18.41%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -27.510|  -27.510|-7577.645|-7577.645|    18.41%|   0:00:00.0| 1723.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -27.510|  -27.510|-7577.193|-7577.193|    18.41%|   0:00:04.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -27.510|  -27.510|-7576.905|-7576.905|    18.41%|   0:00:03.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.509|  -27.509|-7576.153|-7576.153|    18.41%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -27.509|  -27.509|-7576.123|-7576.123|    18.41%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -27.509|  -27.509|-7576.079|-7576.079|    18.41%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -27.509|  -27.509|-7575.531|-7575.531|    18.42%|   0:00:02.0| 1723.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.509|  -27.509|-7575.314|-7575.314|    18.42%|   0:00:01.0| 1723.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -27.509|  -27.509|-7575.272|-7575.272|    18.42%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.509|  -27.509|-7575.204|-7575.204|    18.42%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.509|  -27.509|-7575.162|-7575.162|    18.42%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.509|  -27.509|-7575.094|-7575.094|    18.42%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.509|  -27.509|-7574.333|-7574.333|    18.42%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -27.510|  -27.510|-7574.275|-7574.275|    18.42%|   0:00:08.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.510|  -27.510|-7574.146|-7574.146|    18.42%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -27.510|  -27.510|-7574.115|-7574.115|    18.42%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -27.510|  -27.510|-7574.079|-7574.079|    18.42%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.510|  -27.510|-7574.009|-7574.009|    18.42%|   0:00:02.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -27.510|  -27.510|-7573.907|-7573.907|    18.42%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.510|  -27.510|-7573.839|-7573.839|    18.42%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.510|  -27.510|-7573.833|-7573.833|    18.42%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -27.510|  -27.510|-7573.597|-7573.597|    18.42%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -27.510|  -27.510|-7573.372|-7573.372|    18.42%|   0:00:02.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
| -27.510|  -27.510|-7573.259|-7573.259|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -27.510|  -27.510|-7573.049|-7573.049|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -27.510|  -27.510|-7572.972|-7572.972|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -27.510|  -27.510|-7572.866|-7572.866|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -27.510|  -27.510|-7572.825|-7572.825|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
| -27.510|  -27.510|-7572.589|-7572.589|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -27.510|  -27.510|-7572.525|-7572.525|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -27.510|  -27.510|-7572.520|-7572.520|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
| -27.513|  -27.513|-7572.354|-7572.354|    18.42%|   0:00:02.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -27.513|  -27.513|-7572.287|-7572.287|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -27.513|  -27.513|-7572.163|-7572.163|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -27.513|  -27.513|-7572.094|-7572.094|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -27.513|  -27.513|-7572.091|-7572.091|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -27.513|  -27.513|-7572.056|-7572.056|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -27.513|  -27.513|-7572.048|-7572.048|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -27.513|  -27.513|-7572.039|-7572.039|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -27.513|  -27.513|-7571.876|-7571.876|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -27.513|  -27.513|-7571.706|-7571.706|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
| -27.513|  -27.513|-7571.696|-7571.696|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -27.513|  -27.513|-7571.670|-7571.670|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -27.513|  -27.513|-7571.440|-7571.440|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
| -27.513|  -27.513|-7571.146|-7571.146|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -27.513|  -27.513|-7570.994|-7570.994|    18.43%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
| -27.513|  -27.513|-7570.727|-7570.727|    18.43%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
| -27.513|  -27.513|-7570.423|-7570.423|    18.43%|   0:00:01.0| 1720.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
| -27.513|  -27.513|-7570.350|-7570.350|    18.43%|   0:00:00.0| 1720.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
| -27.513|  -27.513|-7570.346|-7570.346|    18.43%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
| -27.513|  -27.513|-7570.213|-7570.213|    18.43%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -27.513|  -27.513|-7569.889|-7569.889|    18.43%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -27.514|  -27.514|-7569.322|-7569.322|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.514|  -27.514|-7569.192|-7569.192|    18.43%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_8_/D  |
| -27.514|  -27.514|-7569.101|-7569.101|    18.43%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -27.514|  -27.514|-7569.022|-7569.022|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -27.514|  -27.514|-7569.004|-7569.004|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -27.514|  -27.514|-7568.799|-7568.799|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.514|  -27.514|-7568.700|-7568.700|    18.43%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.514|  -27.514|-7568.682|-7568.682|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -27.514|  -27.514|-7568.679|-7568.679|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -27.514|  -27.514|-7568.673|-7568.673|    18.43%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -27.514|  -27.514|-7568.668|-7568.668|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -27.514|  -27.514|-7568.425|-7568.425|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.514|  -27.514|-7568.381|-7568.381|    18.43%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.514|  -27.514|-7568.315|-7568.315|    18.43%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.514|  -27.514|-7568.301|-7568.301|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.514|  -27.514|-7568.288|-7568.288|    18.44%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -27.514|  -27.514|-7568.009|-7568.009|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -27.514|  -27.514|-7567.980|-7567.980|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
| -27.514|  -27.514|-7567.805|-7567.805|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -27.514|  -27.514|-7567.779|-7567.779|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -27.514|  -27.514|-7567.774|-7567.774|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -27.514|  -27.514|-7567.402|-7567.402|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -27.514|  -27.514|-7567.327|-7567.327|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
| -27.514|  -27.514|-7567.108|-7567.108|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
| -27.514|  -27.514|-7567.100|-7567.100|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
| -27.514|  -27.514|-7566.978|-7566.978|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
| -27.514|  -27.514|-7566.874|-7566.874|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
| -27.514|  -27.514|-7566.860|-7566.860|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
| -27.514|  -27.514|-7566.493|-7566.493|    18.44%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -27.514|  -27.514|-7566.407|-7566.407|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -27.514|  -27.514|-7566.172|-7566.172|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -27.514|  -27.514|-7565.965|-7565.965|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -27.514|  -27.514|-7565.928|-7565.928|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -27.514|  -27.514|-7565.913|-7565.913|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -27.514|  -27.514|-7565.868|-7565.868|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -27.514|  -27.514|-7565.505|-7565.505|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -27.514|  -27.514|-7565.325|-7565.325|    18.44%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -27.514|  -27.514|-7565.313|-7565.313|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -27.514|  -27.514|-7565.161|-7565.161|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -27.514|  -27.514|-7564.961|-7564.961|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
| -27.514|  -27.514|-7564.856|-7564.856|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
| -27.514|  -27.514|-7564.779|-7564.779|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
| -27.514|  -27.514|-7564.749|-7564.749|    18.44%|   0:00:03.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -27.514|  -27.514|-7564.651|-7564.651|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
| -27.514|  -27.514|-7564.630|-7564.630|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -27.514|  -27.514|-7564.597|-7564.597|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -27.514|  -27.514|-7564.529|-7564.529|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -27.514|  -27.514|-7564.317|-7564.317|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
| -27.514|  -27.514|-7564.304|-7564.304|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -27.514|  -27.514|-7564.295|-7564.295|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
| -27.514|  -27.514|-7564.287|-7564.287|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
| -27.514|  -27.514|-7564.259|-7564.259|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
| -27.514|  -27.514|-7564.180|-7564.180|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
| -27.514|  -27.514|-7564.177|-7564.177|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
| -27.514|  -27.514|-7564.089|-7564.089|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.514|  -27.514|-7564.076|-7564.076|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.514|  -27.514|-7563.974|-7563.974|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.513|  -27.513|-7565.846|-7565.846|    18.44%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.513|  -27.513|-7564.439|-7564.439|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.513|  -27.513|-7564.197|-7564.197|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.513|  -27.513|-7564.029|-7564.029|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.513|  -27.513|-7563.925|-7563.925|    18.44%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.513|  -27.513|-7563.911|-7563.911|    18.44%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.513|  -27.513|-7563.885|-7563.885|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -27.513|  -27.513|-7563.819|-7563.819|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -27.513|  -27.513|-7563.811|-7563.811|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -27.513|  -27.513|-7563.698|-7563.698|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -27.513|  -27.513|-7563.672|-7563.672|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -27.513|  -27.513|-7563.651|-7563.651|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
| -27.513|  -27.513|-7563.627|-7563.627|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
| -27.513|  -27.513|-7563.611|-7563.611|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
| -27.513|  -27.513|-7563.530|-7563.530|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7563.515|-7563.515|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -27.513|  -27.513|-7563.456|-7563.456|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -27.513|  -27.513|-7563.400|-7563.400|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -27.513|  -27.513|-7563.324|-7563.324|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -27.513|  -27.513|-7563.277|-7563.277|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -27.513|  -27.513|-7563.272|-7563.272|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -27.513|  -27.513|-7563.141|-7563.141|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -27.513|  -27.513|-7563.054|-7563.054|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -27.513|  -27.513|-7563.005|-7563.005|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -27.513|  -27.513|-7562.898|-7562.898|    18.45%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -27.513|  -27.513|-7562.860|-7562.860|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -27.513|  -27.513|-7562.764|-7562.764|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -27.513|  -27.513|-7562.758|-7562.758|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
| -27.513|  -27.513|-7562.676|-7562.676|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -27.513|  -27.513|-7562.620|-7562.620|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -27.513|  -27.513|-7562.604|-7562.604|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -27.513|  -27.513|-7562.476|-7562.476|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -27.513|  -27.513|-7562.433|-7562.433|    18.45%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
| -27.513|  -27.513|-7562.398|-7562.398|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
| -27.513|  -27.513|-7562.318|-7562.318|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
| -27.513|  -27.513|-7562.181|-7562.181|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -27.513|  -27.513|-7562.080|-7562.080|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -27.513|  -27.513|-7562.009|-7562.009|    18.45%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7561.997|-7561.997|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7561.944|-7561.944|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7561.938|-7561.938|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7561.851|-7561.851|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7561.826|-7561.826|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7561.756|-7561.756|    18.45%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7561.683|-7561.683|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7561.612|-7561.612|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7561.521|-7561.521|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7561.447|-7561.447|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7561.330|-7561.330|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7561.228|-7561.228|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7561.158|-7561.158|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7561.049|-7561.049|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7560.943|-7560.943|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7560.878|-7560.878|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7560.753|-7560.753|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7560.692|-7560.692|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7560.633|-7560.633|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7560.566|-7560.566|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7560.499|-7560.499|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7560.350|-7560.350|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7560.273|-7560.273|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7560.217|-7560.217|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7560.169|-7560.169|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7560.130|-7560.130|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7560.096|-7560.096|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7560.003|-7560.003|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7559.959|-7559.959|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7559.940|-7559.940|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7559.929|-7559.929|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7559.920|-7559.920|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7559.910|-7559.910|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7559.890|-7559.890|    18.46%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7559.671|-7559.671|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.513|  -27.513|-7559.664|-7559.664|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -27.513|  -27.513|-7559.660|-7559.660|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -27.513|  -27.513|-7559.655|-7559.655|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -27.513|  -27.513|-7557.030|-7557.030|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7554.261|-7554.261|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7553.496|-7553.496|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7552.866|-7552.866|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7552.789|-7552.789|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7552.770|-7552.770|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7552.451|-7552.451|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7552.379|-7552.379|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7552.130|-7552.130|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7550.272|-7550.272|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7550.154|-7550.154|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7550.016|-7550.016|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7549.930|-7549.930|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7549.812|-7549.812|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7549.715|-7549.715|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7549.433|-7549.433|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7549.386|-7549.386|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7549.352|-7549.352|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7549.229|-7549.229|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7549.185|-7549.185|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7549.100|-7549.100|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7549.004|-7549.004|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7548.929|-7548.929|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7548.818|-7548.818|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7548.751|-7548.751|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7548.683|-7548.683|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7548.582|-7548.582|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.513|  -27.513|-7548.537|-7548.537|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.512|  -27.512|-7548.154|-7548.154|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.512|  -27.512|-7548.071|-7548.071|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7548.034|-7548.034|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.948|-7547.948|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.775|-7547.775|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.745|-7547.745|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.709|-7547.709|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.654|-7547.654|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.579|-7547.579|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.553|-7547.553|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.515|-7547.515|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.466|-7547.466|    18.47%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.247|-7547.247|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.228|-7547.228|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.172|-7547.172|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.114|-7547.114|    18.47%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.085|-7547.085|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.065|-7547.065|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.510|  -27.510|-7547.062|-7547.062|    18.47%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
| -27.510|  -27.510|-7542.963|-7542.963|    18.47%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.510|  -27.510|-7542.960|-7542.960|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.510|  -27.510|-7541.890|-7541.890|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.510|  -27.510|-7540.431|-7540.431|    18.47%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.510|  -27.510|-7530.760|-7530.760|    18.47%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7522.644|-7522.644|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7516.750|-7516.750|    18.47%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7511.460|-7511.460|    18.47%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7506.972|-7506.972|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7500.442|-7500.442|    18.48%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7494.500|-7494.500|    18.48%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.510|  -27.510|-7491.126|-7491.126|    18.48%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.510|  -27.510|-7490.005|-7490.005|    18.48%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.510|  -27.510|-7484.480|-7484.480|    18.48%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.510|  -27.510|-7481.463|-7481.463|    18.49%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.510|  -27.510|-7479.540|-7479.540|    18.49%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.510|  -27.510|-7475.561|-7475.561|    18.49%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.510|  -27.510|-7475.496|-7475.496|    18.49%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.510|  -27.510|-7474.065|-7474.065|    18.49%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.510|  -27.510|-7470.732|-7470.732|    18.50%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -27.510|  -27.510|-7466.750|-7466.750|    18.50%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7465.750|-7465.750|    18.50%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7463.308|-7463.308|    18.50%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7459.736|-7459.736|    18.51%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.510|  -27.510|-7457.151|-7457.151|    18.51%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7455.237|-7455.237|    18.51%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.510|  -27.510|-7453.373|-7453.373|    18.51%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7451.395|-7451.395|    18.51%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7449.596|-7449.596|    18.51%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.510|  -27.510|-7445.888|-7445.888|    18.51%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7444.770|-7444.770|    18.51%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7443.560|-7443.560|    18.52%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7441.863|-7441.863|    18.52%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7440.189|-7440.189|    18.52%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7436.576|-7436.576|    18.52%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7434.597|-7434.597|    18.52%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7433.383|-7433.383|    18.53%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7430.058|-7430.058|    18.53%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7420.304|-7420.304|    18.53%|   0:00:03.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7418.365|-7418.365|    18.53%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7415.657|-7415.657|    18.54%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7413.013|-7413.013|    18.54%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7411.645|-7411.645|    18.54%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7408.245|-7408.245|    18.54%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7407.787|-7407.787|    18.54%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.510|  -27.510|-7404.345|-7404.345|    18.54%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7402.055|-7402.055|    18.55%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7401.126|-7401.126|    18.55%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7398.268|-7398.268|    18.55%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.510|  -27.510|-7395.226|-7395.226|    18.55%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7393.134|-7393.134|    18.55%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7391.328|-7391.328|    18.55%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7390.355|-7390.355|    18.55%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.510|  -27.510|-7386.976|-7386.976|    18.56%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7384.197|-7384.197|    18.56%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7380.308|-7380.308|    18.56%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7377.224|-7377.224|    18.57%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.510|  -27.510|-7375.314|-7375.314|    18.57%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.510|  -27.510|-7372.293|-7372.293|    18.57%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.510|  -27.510|-7370.167|-7370.167|    18.58%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.510|  -27.510|-7365.798|-7365.798|    18.58%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.510|  -27.510|-7365.783|-7365.783|    18.58%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.510|  -27.510|-7363.337|-7363.337|    18.59%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
| -27.510|  -27.510|-7358.714|-7358.714|    18.59%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7352.798|-7352.798|    18.60%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7348.546|-7348.546|    18.60%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7347.771|-7347.771|    18.60%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7345.661|-7345.661|    18.61%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7345.033|-7345.033|    18.61%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7342.521|-7342.521|    18.61%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7340.551|-7340.551|    18.61%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7339.600|-7339.600|    18.62%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7338.439|-7338.439|    18.62%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7336.132|-7336.132|    18.62%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7334.860|-7334.860|    18.62%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7331.064|-7331.064|    18.62%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7330.444|-7330.444|    18.62%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7329.958|-7329.958|    18.63%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7328.878|-7328.878|    18.63%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7324.771|-7324.771|    18.63%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7320.359|-7320.359|    18.63%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7317.225|-7317.225|    18.64%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7314.382|-7314.382|    18.64%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7312.922|-7312.922|    18.64%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7310.208|-7310.208|    18.65%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7309.258|-7309.258|    18.65%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7308.724|-7308.724|    18.65%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7307.439|-7307.439|    18.65%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7305.777|-7305.777|    18.65%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7305.739|-7305.739|    18.65%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7300.704|-7300.704|    18.66%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7299.010|-7299.010|    18.67%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7297.121|-7297.121|    18.67%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7296.212|-7296.212|    18.67%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7295.808|-7295.808|    18.68%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7294.986|-7294.986|    18.68%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7293.391|-7293.391|    18.68%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7291.796|-7291.796|    18.68%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7291.241|-7291.241|    18.68%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7290.670|-7290.670|    18.68%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7287.539|-7287.539|    18.69%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7282.555|-7282.555|    18.70%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7282.320|-7282.320|    18.70%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7279.488|-7279.488|    18.70%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7277.628|-7277.628|    18.71%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7275.375|-7275.375|    18.71%|   0:00:03.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7274.134|-7274.134|    18.72%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7273.230|-7273.230|    18.72%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7272.414|-7272.414|    18.72%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7272.368|-7272.368|    18.73%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7272.155|-7272.155|    18.73%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7271.035|-7271.035|    18.73%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -27.510|  -27.510|-7268.650|-7268.650|    18.73%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -27.510|  -27.510|-7264.065|-7264.065|    18.73%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -27.510|  -27.510|-7262.696|-7262.696|    18.74%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -27.510|  -27.510|-7262.370|-7262.370|    18.74%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -27.510|  -27.510|-7262.065|-7262.065|    18.74%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -27.510|  -27.510|-7259.139|-7259.139|    18.74%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7258.877|-7258.877|    18.75%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -27.510|  -27.510|-7258.119|-7258.119|    18.75%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -27.510|  -27.510|-7257.844|-7257.844|    18.75%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7257.191|-7257.191|    18.75%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7256.101|-7256.101|    18.75%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7254.491|-7254.491|    18.75%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7253.712|-7253.712|    18.76%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7253.430|-7253.430|    18.76%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7253.413|-7253.413|    18.76%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7252.351|-7252.351|    18.76%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7250.513|-7250.513|    18.77%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -27.510|  -27.510|-7250.237|-7250.237|    18.77%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -27.510|  -27.510|-7249.372|-7249.372|    18.77%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -27.510|  -27.510|-7248.091|-7248.091|    18.77%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.510|  -27.510|-7245.901|-7245.901|    18.77%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -27.510|  -27.510|-7244.505|-7244.505|    18.78%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7243.497|-7243.497|    18.78%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7243.389|-7243.389|    18.78%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7242.396|-7242.396|    18.78%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7242.078|-7242.078|    18.78%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7241.104|-7241.104|    18.78%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.510|  -27.510|-7240.787|-7240.787|    18.78%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.510|  -27.510|-7240.049|-7240.049|    18.79%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.510|  -27.510|-7239.967|-7239.967|    18.79%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.510|  -27.510|-7235.799|-7235.799|    18.80%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.510|  -27.510|-7234.458|-7234.458|    18.80%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.510|  -27.510|-7232.922|-7232.922|    18.80%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.510|  -27.510|-7232.795|-7232.795|    18.80%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.510|  -27.510|-7232.449|-7232.449|    18.81%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.510|  -27.510|-7231.354|-7231.354|    18.81%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -27.510|  -27.510|-7230.403|-7230.403|    18.81%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.510|  -27.510|-7230.287|-7230.287|    18.81%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.510|  -27.510|-7229.398|-7229.398|    18.81%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -27.510|  -27.510|-7228.944|-7228.944|    18.82%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -27.510|  -27.510|-7226.650|-7226.650|    18.82%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.510|  -27.510|-7226.438|-7226.438|    18.82%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -27.510|  -27.510|-7225.921|-7225.921|    18.82%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -27.510|  -27.510|-7224.758|-7224.758|    18.82%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.510|  -27.510|-7224.683|-7224.683|    18.82%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.510|  -27.510|-7223.608|-7223.608|    18.83%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -27.510|  -27.510|-7222.591|-7222.591|    18.83%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.510|  -27.510|-7222.089|-7222.089|    18.83%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -27.510|  -27.510|-7220.733|-7220.733|    18.83%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7219.542|-7219.542|    18.83%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7219.164|-7219.164|    18.83%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7218.881|-7218.881|    18.84%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -27.510|  -27.510|-7218.837|-7218.837|    18.84%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.510|  -27.510|-7218.722|-7218.722|    18.84%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.510|  -27.510|-7217.903|-7217.903|    18.84%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.510|  -27.510|-7217.156|-7217.156|    18.84%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.510|  -27.510|-7216.781|-7216.781|    18.84%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.510|  -27.510|-7216.570|-7216.570|    18.84%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.510|  -27.510|-7215.963|-7215.963|    18.85%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.510|  -27.510|-7215.731|-7215.731|    18.85%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -27.510|  -27.510|-7215.697|-7215.697|    18.85%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.510|  -27.510|-7215.484|-7215.484|    18.85%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.510|  -27.510|-7214.173|-7214.173|    18.86%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
| -27.510|  -27.510|-7213.663|-7213.663|    18.86%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.510|  -27.510|-7213.284|-7213.284|    18.86%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
| -27.510|  -27.510|-7211.557|-7211.557|    18.87%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.510|  -27.510|-7210.968|-7210.968|    18.87%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.510|  -27.510|-7209.292|-7209.292|    18.87%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.510|  -27.510|-7209.042|-7209.042|    18.87%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.510|  -27.510|-7207.460|-7207.460|    18.88%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.510|  -27.510|-7207.204|-7207.204|    18.88%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.510|  -27.510|-7205.282|-7205.282|    18.89%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.510|  -27.510|-7205.279|-7205.279|    18.89%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.510|  -27.510|-7203.565|-7203.565|    18.89%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.510|  -27.510|-7203.254|-7203.254|    18.90%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.510|  -27.510|-7202.389|-7202.389|    18.90%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -27.510|  -27.510|-7200.790|-7200.790|    18.90%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.510|  -27.510|-7200.429|-7200.429|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.510|  -27.510|-7200.178|-7200.178|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.510|  -27.510|-7199.805|-7199.805|    18.91%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.510|  -27.510|-7199.421|-7199.421|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.510|  -27.510|-7199.273|-7199.273|    18.91%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.510|  -27.510|-7198.646|-7198.646|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.510|  -27.510|-7198.046|-7198.046|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.510|  -27.510|-7198.030|-7198.030|    18.91%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.510|  -27.510|-7197.731|-7197.731|    18.91%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -27.510|  -27.510|-7197.135|-7197.135|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
| -27.510|  -27.510|-7197.002|-7197.002|    18.91%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
| -27.510|  -27.510|-7197.000|-7197.000|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
| -27.510|  -27.510|-7196.996|-7196.996|    18.91%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
| -27.510|  -27.510|-7196.976|-7196.976|    18.91%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
| -27.510|  -27.510|-7196.287|-7196.287|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
| -27.510|  -27.510|-7195.408|-7195.408|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.510|  -27.510|-7195.229|-7195.229|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.510|  -27.510|-7195.194|-7195.194|    18.92%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.510|  -27.510|-7194.997|-7194.997|    18.92%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -27.510|  -27.510|-7194.754|-7194.754|    18.92%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
| -27.510|  -27.510|-7194.057|-7194.057|    18.92%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
| -27.510|  -27.510|-7193.348|-7193.348|    18.92%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
| -27.510|  -27.510|-7192.983|-7192.983|    18.92%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
| -27.510|  -27.510|-7192.868|-7192.868|    18.92%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
| -27.510|  -27.510|-7192.455|-7192.455|    18.92%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.510|  -27.510|-7191.570|-7191.570|    18.92%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.510|  -27.510|-7191.483|-7191.483|    18.92%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.510|  -27.510|-7191.021|-7191.021|    18.92%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.510|  -27.510|-7190.897|-7190.897|    18.92%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.510|  -27.510|-7190.054|-7190.054|    18.92%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.510|  -27.510|-7188.353|-7188.353|    18.92%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.510|  -27.510|-7187.825|-7187.825|    18.92%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.510|  -27.510|-7186.889|-7186.889|    18.93%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.510|  -27.510|-7186.540|-7186.540|    18.93%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.510|  -27.510|-7186.351|-7186.351|    18.93%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.510|  -27.510|-7185.318|-7185.318|    18.93%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
| -27.510|  -27.510|-7184.925|-7184.925|    18.93%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
| -27.510|  -27.510|-7184.621|-7184.621|    18.93%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
| -27.510|  -27.510|-7184.479|-7184.479|    18.94%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
| -27.510|  -27.510|-7183.834|-7183.834|    18.94%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
| -27.510|  -27.510|-7183.683|-7183.683|    18.94%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
| -27.510|  -27.510|-7182.718|-7182.718|    18.94%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
| -27.510|  -27.510|-7182.001|-7182.001|    18.94%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
| -27.510|  -27.510|-7181.878|-7181.878|    18.95%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
| -27.510|  -27.510|-7181.360|-7181.360|    18.95%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
| -27.511|  -27.511|-7181.360|-7181.360|    18.95%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:53 real=0:06:54 mem=1742.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.023|  -27.511|  -0.064|-7181.360|    18.95%|   0:00:00.0| 1742.8M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
|   0.020|  -27.510|   0.000|-7181.334|    18.95%|   0:00:01.0| 1742.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_1_/D                                       |
|   0.019|  -27.511|   0.000|-7181.334|    18.95%|   0:00:00.0| 1742.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_1_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=1742.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:53 real=0:06:55 mem=1742.8M) ***
** GigaOpt Optimizer WNS Slack -27.511 TNS Slack -7181.334 Density 18.95
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -27.511  TNS Slack -7181.334 Density 18.95
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    18.95%|        -| -27.511|-7181.334|   0:00:00.0| 1742.8M|
|    18.91%|      163| -27.510|-7179.298|   0:00:05.0| 1742.8M|
|    18.87%|      680| -27.508|-7182.161|   0:00:09.0| 1742.8M|
|    18.87%|        0| -27.508|-7182.161|   0:00:00.0| 1742.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.508  TNS Slack -7182.161 Density 18.87
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 395 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:14.6) (real = 0:00:14.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:14, mem=1720.05M, totSessionCpu=0:45:01).
*** Starting refinePlace (0:45:01 mem=1736.1M) ***
Total net bbox length = 1.281e+06 (5.870e+05 6.940e+05) (ext = 1.814e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1736.1MB
Move report: Detail placement moves 4172 insts, mean move: 0.64 um, max move: 5.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1997): (573.60, 614.80) --> (575.80, 618.40)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1750.4MB
Summary Report:
Instances move: 4172 (out of 39583 movable)
Mean displacement: 0.64 um
Max displacement: 5.80 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1997) (573.6, 614.8) -> (575.8, 618.4)
	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1750.4MB
*** Finished refinePlace (0:45:03 mem=1750.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1750.4M)


Density : 0.1887
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=1750.4M) ***
** GigaOpt Optimizer WNS Slack -27.508 TNS Slack -7182.161 Density 18.87
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 395 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:07:11 real=0:07:12 mem=1750.4M) ***

End: GigaOpt Optimization in TNS mode
Info: 130 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -27.508  TNS Slack -7182.161 Density 18.87
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    18.87%|        -| -27.508|-7182.161|   0:00:00.0| 1740.4M|
|    18.87%|        0| -27.508|-7182.161|   0:00:01.0| 1740.4M|
|    18.87%|       32| -27.508|-7182.114|   0:00:01.0| 1740.4M|
|    18.87%|        4| -27.508|-7182.110|   0:00:00.0| 1740.4M|
|    18.87%|        0| -27.508|-7182.110|   0:00:00.0| 1740.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.508  TNS Slack -7182.110 Density 18.87
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 395 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
*** Starting refinePlace (0:45:08 mem=1740.4M) ***
Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1740.4MB
Summary Report:
Instances move: 0 (out of 39583 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1740.4MB
*** Finished refinePlace (0:45:08 mem=1740.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1740.4M)


Density : 0.1887
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:02.0 mem=1740.4M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=1591.57M, totSessionCpu=0:45:09).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=45285  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45285 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 395 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.024080e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 44890 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.335739e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 156531
[NR-eagl] Layer2(M2)(V) length: 3.466673e+05um, number of vias: 221302
[NR-eagl] Layer3(M3)(H) length: 4.085016e+05um, number of vias: 17151
[NR-eagl] Layer4(M4)(V) length: 2.033969e+05um, number of vias: 8121
[NR-eagl] Layer5(M5)(H) length: 2.108843e+05um, number of vias: 4175
[NR-eagl] Layer6(M6)(V) length: 1.755995e+05um, number of vias: 2126
[NR-eagl] Layer7(M7)(H) length: 1.845300e+04um, number of vias: 2537
[NR-eagl] Layer8(M8)(V) length: 3.603224e+04um, number of vias: 0
[NR-eagl] Total length: 1.399535e+06um, number of vias: 411943
[NR-eagl] End Peak syMemory usage = 1571.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.88 seconds
Extraction called for design 'fullchip' of instances=39586 and nets=46861 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1563.895M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1654.99 CPU=0:00:07.4 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.6  real=0:00:09.0  mem= 1655.0M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 130 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     9   |    34   |     1   |      1  |     0   |     0   |     0   |     0   | -27.75 |          0|          0|          0|  18.87  |            |           |
|     1   |     1   |     0   |      0  |     0   |     0   |     0   |     0   | -27.75 |          2|          0|          8|  18.87  |   0:00:00.0|    1731.3M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -27.75 |          0|          0|          1|  18.87  |   0:00:00.0|    1731.3M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -27.75 |          0|          0|          0|  18.87  |   0:00:00.0|    1731.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 226 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1731.3M) ***

*** Starting refinePlace (0:45:31 mem=1763.3M) ***
Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
Move report: Detail placement moves 2 insts, mean move: 1.20 um, max move: 1.80 um
	Max move on inst (core_instance/FE_OFC9079_kmem_out_116_): (214.20, 859.60) --> (214.20, 861.40)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1763.3MB
Summary Report:
Instances move: 2 (out of 39585 movable)
Mean displacement: 1.20 um
Max displacement: 1.80 um (Instance: core_instance/FE_OFC9079_kmem_out_116_) (214.2, 859.6) -> (214.2, 861.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1763.3MB
*** Finished refinePlace (0:45:31 mem=1763.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1763.3M)


Density : 0.1887
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1763.3M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -27.508 -> -27.753 (bump = 0.245)
Begin: GigaOpt postEco optimization
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.753 TNS Slack -7290.737 Density 18.87
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.753|  -27.753|-7290.737|-7290.737|    18.87%|   0:00:00.0| 1746.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.690|  -27.690|-7289.756|-7289.756|    18.87%|   0:00:02.0| 1745.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.685|  -27.685|-7289.654|-7289.654|    18.87%|   0:00:01.0| 1745.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.684|  -27.684|-7289.630|-7289.630|    18.87%|   0:00:09.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.684|  -27.684|-7289.631|-7289.631|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.5 real=0:00:12.0 mem=1764.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.003|  -27.684|  -0.003|-7289.631|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_13_/D |
|   0.000|  -27.684|   0.000|-7289.631|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1764.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.7 real=0:00:12.0 mem=1764.1M) ***
** GigaOpt Optimizer WNS Slack -27.684 TNS Slack -7289.631 Density 18.87
*** Starting refinePlace (0:45:48 mem=1764.1M) ***
Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1764.1MB
Summary Report:
Instances move: 0 (out of 39599 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1764.1MB
*** Finished refinePlace (0:45:48 mem=1764.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1764.1M)


Density : 0.1887
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1764.1M) ***
** GigaOpt Optimizer WNS Slack -27.684 TNS Slack -7289.631 Density 18.87
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 226 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:13.7 real=0:00:13.0 mem=1764.1M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -27.508 -> -27.684 (bump = 0.176)
Begin: GigaOpt nonLegal postEco optimization
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.684 TNS Slack -7289.631 Density 18.87
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.684|  -27.684|-7289.631|-7289.631|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.658|  -27.658|-7289.110|-7289.110|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.658|  -27.658|-7289.110|-7289.110|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=1764.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:02.0 mem=1764.1M) ***
** GigaOpt Optimizer WNS Slack -27.658 TNS Slack -7289.110 Density 18.87
*** Starting refinePlace (0:45:55 mem=1764.1M) ***
Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1764.1MB
Summary Report:
Instances move: 0 (out of 39598 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1764.1MB
*** Finished refinePlace (0:45:55 mem=1764.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1764.1M)


Density : 0.1887
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1764.1M) ***
** GigaOpt Optimizer WNS Slack -27.658 TNS Slack -7289.110 Density 18.87
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.658|  -27.658|-7289.110|-7289.110|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.657|  -27.657|-7289.123|-7289.123|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.657|  -27.657|-7289.122|-7289.122|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=1764.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:01.0 mem=1764.1M) ***
** GigaOpt Optimizer WNS Slack -27.657 TNS Slack -7289.122 Density 18.87
*** Starting refinePlace (0:45:58 mem=1764.1M) ***
Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
Move report: Detail placement moves 6 insts, mean move: 1.07 um, max move: 2.40 um
	Max move on inst (core_instance/sfp_instance/U1206): (222.40, 400.60) --> (224.80, 400.60)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1764.1MB
Summary Report:
Instances move: 6 (out of 39598 movable)
Mean displacement: 1.07 um
Max displacement: 2.40 um (Instance: core_instance/sfp_instance/U1206) (222.4, 400.6) -> (224.8, 400.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1764.1MB
*** Finished refinePlace (0:45:59 mem=1764.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1764.1M)


Density : 0.1887
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=1764.1M) ***
** GigaOpt Optimizer WNS Slack -27.657 TNS Slack -7289.122 Density 18.87
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 226 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.4 real=0:00:07.0 mem=1764.1M) ***

End: GigaOpt nonLegal postEco optimization
GigaOpt: WNS changes after routing: -27.508 -> -27.657 (bump = 0.149)
Begin: GigaOpt postEco optimization
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.657 TNS Slack -7289.122 Density 18.87
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.657|  -27.657|-7289.122|-7289.122|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:12.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.0 real=0:00:12.0 mem=1764.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.0 real=0:00:12.0 mem=1764.1M) ***
** GigaOpt Optimizer WNS Slack -27.648 TNS Slack -7289.030 Density 18.87
*** Starting refinePlace (0:46:17 mem=1764.1M) ***
Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1764.1MB
Summary Report:
Instances move: 0 (out of 39599 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1764.1MB
*** Finished refinePlace (0:46:17 mem=1764.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1764.1M)


Density : 0.1887
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1764.1M) ***
** GigaOpt Optimizer WNS Slack -27.648 TNS Slack -7289.030 Density 18.87
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 225 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:14.0 real=0:00:14.0 mem=1764.1M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.024%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1729.8M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 130 clock nets excluded from IPO operation.
*info: 130 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.648 TNS Slack -7289.030 Density 18.87
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:04.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
| -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
| -27.648|  -27.648|-7287.395|-7287.395|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
| -27.648|  -27.648|-7287.313|-7287.313|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
| -27.648|  -27.648|-7287.313|-7287.313|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
| -27.648|  -27.648|-7287.313|-7287.313|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -27.648|  -27.648|-7286.844|-7286.844|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
| -27.648|  -27.648|-7286.848|-7286.848|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.648|  -27.648|-7286.845|-7286.845|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.648|  -27.648|-7286.845|-7286.845|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -27.648|  -27.648|-7286.848|-7286.848|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -27.648|  -27.648|-7282.551|-7282.551|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -27.648|  -27.648|-7274.612|-7274.612|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_0_/D                                        |
| -27.648|  -27.648|-7271.032|-7271.032|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_29_/E                             |
| -27.648|  -27.648|-7271.032|-7271.032|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_31_/E                             |
| -27.648|  -27.648|-7271.032|-7271.032|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.4 real=0:00:11.0 mem=1764.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.5 real=0:00:11.0 mem=1764.1M) ***
** GigaOpt Optimizer WNS Slack -27.648 TNS Slack -7271.032 Density 18.87
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 225 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:12.3 real=0:00:12.0 mem=1764.1M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:29:13, real = 0:29:15, mem = 1596.2M, totSessionCpu=0:46:35 **
** Profile ** Start :  cpu=0:00:00.0, mem=1596.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=1596.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1596.2M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1596.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.648 | -27.648 |  0.003  |
|           TNS (ns):| -7271.0 | -7271.0 |  0.000  |
|    Violating Paths:|  3400   |  3400   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    105 (105)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.870%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1596.2M
Info: 130 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.32MB/1276.32MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.32MB/1276.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.32MB/1276.32MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 23:38:50 (2025-Mar-15 06:38:50 GMT)
2025-Mar-14 23:38:50 (2025-Mar-15 06:38:50 GMT): 10%
2025-Mar-14 23:38:50 (2025-Mar-15 06:38:50 GMT): 20%
2025-Mar-14 23:38:50 (2025-Mar-15 06:38:50 GMT): 30%
2025-Mar-14 23:38:50 (2025-Mar-15 06:38:50 GMT): 40%
2025-Mar-14 23:38:50 (2025-Mar-15 06:38:50 GMT): 50%
2025-Mar-14 23:38:50 (2025-Mar-15 06:38:50 GMT): 60%
2025-Mar-14 23:38:50 (2025-Mar-15 06:38:50 GMT): 70%
2025-Mar-14 23:38:50 (2025-Mar-15 06:38:50 GMT): 80%
2025-Mar-14 23:38:50 (2025-Mar-15 06:38:50 GMT): 90%

Finished Levelizing
2025-Mar-14 23:38:50 (2025-Mar-15 06:38:50 GMT)

Starting Activity Propagation
2025-Mar-14 23:38:50 (2025-Mar-15 06:38:50 GMT)
2025-Mar-14 23:38:51 (2025-Mar-15 06:38:51 GMT): 10%
2025-Mar-14 23:38:51 (2025-Mar-15 06:38:51 GMT): 20%

Finished Activity Propagation
2025-Mar-14 23:38:52 (2025-Mar-15 06:38:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total)=1277.86MB/1277.86MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 23:38:52 (2025-Mar-15 06:38:52 GMT)
 ... Calculating switching power
2025-Mar-14 23:38:52 (2025-Mar-15 06:38:52 GMT): 10%
2025-Mar-14 23:38:52 (2025-Mar-15 06:38:52 GMT): 20%
2025-Mar-14 23:38:52 (2025-Mar-15 06:38:52 GMT): 30%
2025-Mar-14 23:38:52 (2025-Mar-15 06:38:52 GMT): 40%
2025-Mar-14 23:38:53 (2025-Mar-15 06:38:53 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 23:38:54 (2025-Mar-15 06:38:54 GMT): 60%
2025-Mar-14 23:38:57 (2025-Mar-15 06:38:57 GMT): 70%
2025-Mar-14 23:39:00 (2025-Mar-15 06:39:00 GMT): 80%
2025-Mar-14 23:39:01 (2025-Mar-15 06:39:01 GMT): 90%

Finished Calculating power
2025-Mar-14 23:39:01 (2025-Mar-15 06:39:01 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:09, mem(process/total)=1277.96MB/1277.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1277.96MB/1277.96MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1277.96MB/1277.96MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 23:39:01 (2025-Mar-15 06:39:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      107.39852999 	   63.7844%
Total Switching Power:      59.30740692 	   35.2229%
Total Leakage Power:         1.67139134 	    0.9926%
Total Power:               168.37732767
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.85       3.499      0.3039       49.66       29.49
Macro                                  0        1.01           0        1.01         0.6
IO                                     0           0     7.6e-07     7.6e-07   4.514e-07
Combinational                      61.23        54.8       1.366       117.4       69.72
Clock (Combinational)             0.3141           0    0.001338      0.3155      0.1874
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              107.4       59.31       1.671       168.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      107.4       59.31       1.671       168.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.3141           0    0.001338      0.3155      0.1874
-----------------------------------------------------------------------------------------
Total                             0.3141           0    0.001338      0.3155      0.1874
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	    0.5539
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.78191e-10 F
* 		Total instances in design: 39602
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1278.21MB/1278.21MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -27.648  TNS Slack -7271.032 Density 18.87
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    18.87%|        -| -27.648|-7271.032|   0:00:00.0| 1747.3M|
|    18.87%|        0| -27.648|-7271.032|   0:00:03.0| 1747.3M|
|    18.87%|       37| -27.648|-7269.681|   0:00:39.0| 1747.3M|
|    18.87%|        6| -27.648|-7269.681|   0:00:04.0| 1747.3M|
|    18.86%|     1742| -27.647|-7266.029|   0:00:14.0| 1751.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.647  TNS Slack -7266.029 Density 18.86
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 225 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:02) (real = 0:01:02) **
Executing incremental physical updates
*** Starting refinePlace (0:47:52 mem=1716.9M) ***
Total net bbox length = 1.282e+06 (5.878e+05 6.944e+05) (ext = 1.814e+05)
Move report: Detail placement moves 192 insts, mean move: 0.66 um, max move: 3.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U588): (478.40, 703.00) --> (479.80, 701.20)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1716.9MB
Summary Report:
Instances move: 192 (out of 39593 movable)
Mean displacement: 0.66 um
Max displacement: 3.20 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U588) (478.4, 703) -> (479.8, 701.2)
	Length: 17 sites, height: 1 rows, site name: core, cell type: OAI221D4
Total net bbox length = 1.282e+06 (5.878e+05 6.944e+05) (ext = 1.814e+05)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1716.9MB
*** Finished refinePlace (0:47:54 mem=1716.9M) ***
Checking setup slack degradation ...
Info: 130 clock nets excluded from IPO operation.
Info: 130 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.647|  -27.647|-7266.029|-7266.029|    18.86%|   0:00:00.0| 1751.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1751.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1751.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 225 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1342.70MB/1342.70MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1342.70MB/1342.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1342.70MB/1342.70MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 23:40:14 (2025-Mar-15 06:40:14 GMT)
2025-Mar-14 23:40:14 (2025-Mar-15 06:40:14 GMT): 10%
2025-Mar-14 23:40:14 (2025-Mar-15 06:40:14 GMT): 20%
2025-Mar-14 23:40:14 (2025-Mar-15 06:40:14 GMT): 30%
2025-Mar-14 23:40:14 (2025-Mar-15 06:40:14 GMT): 40%
2025-Mar-14 23:40:14 (2025-Mar-15 06:40:14 GMT): 50%
2025-Mar-14 23:40:14 (2025-Mar-15 06:40:14 GMT): 60%
2025-Mar-14 23:40:14 (2025-Mar-15 06:40:14 GMT): 70%
2025-Mar-14 23:40:14 (2025-Mar-15 06:40:14 GMT): 80%
2025-Mar-14 23:40:14 (2025-Mar-15 06:40:14 GMT): 90%

Finished Levelizing
2025-Mar-14 23:40:14 (2025-Mar-15 06:40:14 GMT)

Starting Activity Propagation
2025-Mar-14 23:40:14 (2025-Mar-15 06:40:14 GMT)
2025-Mar-14 23:40:15 (2025-Mar-15 06:40:15 GMT): 10%
2025-Mar-14 23:40:15 (2025-Mar-15 06:40:15 GMT): 20%

Finished Activity Propagation
2025-Mar-14 23:40:16 (2025-Mar-15 06:40:16 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1342.70MB/1342.70MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 23:40:16 (2025-Mar-15 06:40:16 GMT)
 ... Calculating switching power
2025-Mar-14 23:40:16 (2025-Mar-15 06:40:16 GMT): 10%
2025-Mar-14 23:40:16 (2025-Mar-15 06:40:16 GMT): 20%
2025-Mar-14 23:40:16 (2025-Mar-15 06:40:16 GMT): 30%
2025-Mar-14 23:40:16 (2025-Mar-15 06:40:16 GMT): 40%
2025-Mar-14 23:40:17 (2025-Mar-15 06:40:17 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 23:40:18 (2025-Mar-15 06:40:18 GMT): 60%
2025-Mar-14 23:40:21 (2025-Mar-15 06:40:21 GMT): 70%
2025-Mar-14 23:40:24 (2025-Mar-15 06:40:24 GMT): 80%
2025-Mar-14 23:40:25 (2025-Mar-15 06:40:25 GMT): 90%

Finished Calculating power
2025-Mar-14 23:40:26 (2025-Mar-15 06:40:26 GMT)
Ended Power Computation: (cpu=0:00:10, real=0:00:09, mem(process/total)=1342.70MB/1342.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1342.70MB/1342.70MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:12, mem(process/total)=1342.70MB/1342.70MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 23:40:26 (2025-Mar-15 06:40:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      107.25852074 	   63.7828%
Total Switching Power:      59.24203786 	   35.2291%
Total Leakage Power:         1.66165615 	    0.9881%
Total Power:               168.16221412
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.86       3.485      0.3039       49.65       29.53
Macro                                  0        1.01           0        1.01      0.6006
IO                                     0           0     7.6e-07     7.6e-07   4.519e-07
Combinational                      61.08       54.75       1.356       117.2       69.68
Clock (Combinational)             0.3141           0    0.001338      0.3155      0.1876
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              107.3       59.24       1.662       168.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      107.3       59.24       1.662       168.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.3141           0    0.001338      0.3155      0.1876
-----------------------------------------------------------------------------------------
Total                             0.3141           0    0.001338      0.3155      0.1876
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	    0.5538
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.77644e-10 F
* 		Total instances in design: 39596
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1342.96MB/1342.96MB)

*** Finished Leakage Power Optimization (cpu=0:01:23, real=0:01:23, mem=1596.51M, totSessionCpu=0:48:14).
Extraction called for design 'fullchip' of instances=39596 and nets=46871 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1565.395M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1656.52 CPU=0:00:07.7 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1656.5M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1290.77MB/1290.77MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1290.78MB/1290.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1290.78MB/1290.78MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-14 23:40:39 (2025-Mar-15 06:40:39 GMT)
2025-Mar-14 23:40:40 (2025-Mar-15 06:40:40 GMT): 10%
2025-Mar-14 23:40:40 (2025-Mar-15 06:40:40 GMT): 20%

Finished Activity Propagation
2025-Mar-14 23:40:41 (2025-Mar-15 06:40:41 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total)=1291.65MB/1291.65MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 23:40:41 (2025-Mar-15 06:40:41 GMT)
 ... Calculating switching power
2025-Mar-14 23:40:41 (2025-Mar-15 06:40:41 GMT): 10%
2025-Mar-14 23:40:41 (2025-Mar-15 06:40:41 GMT): 20%
2025-Mar-14 23:40:41 (2025-Mar-15 06:40:41 GMT): 30%
2025-Mar-14 23:40:41 (2025-Mar-15 06:40:41 GMT): 40%
2025-Mar-14 23:40:41 (2025-Mar-15 06:40:41 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 23:40:43 (2025-Mar-15 06:40:43 GMT): 60%
2025-Mar-14 23:40:46 (2025-Mar-15 06:40:46 GMT): 70%
2025-Mar-14 23:40:49 (2025-Mar-15 06:40:49 GMT): 80%
2025-Mar-14 23:40:50 (2025-Mar-15 06:40:50 GMT): 90%

Finished Calculating power
2025-Mar-14 23:40:50 (2025-Mar-15 06:40:50 GMT)
Ended Power Computation: (cpu=0:00:10, real=0:00:09, mem(process/total)=1291.65MB/1291.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.65MB/1291.65MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1291.65MB/1291.65MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 23:40:50 (2025-Mar-15 06:40:50 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      107.25854004 	   63.7828%
Total Switching Power:      59.24203786 	   35.2291%
Total Leakage Power:         1.66165615 	    0.9881%
Total Power:               168.16223343
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.86       3.485      0.3039       49.65       29.53
Macro                                  0        1.01           0        1.01      0.6006
IO                                     0           0     7.6e-07     7.6e-07   4.519e-07
Combinational                      61.08       54.75       1.356       117.2       69.69
Clock (Combinational)             0.3141           0    0.001338      0.3155      0.1876
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              107.3       59.24       1.662       168.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      107.3       59.24       1.662       168.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.3141           0    0.001338      0.3155      0.1876
-----------------------------------------------------------------------------------------
Total                             0.3141           0    0.001338      0.3155      0.1876
-----------------------------------------------------------------------------------------
Total leakage power = 1.66166 mW
Cell usage statistics:  
Library tcbn65gpluswc , 39593 cells ( 100.000000%) , 1.66166 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1292.05MB/1292.05MB)


Output file is ./timingReports/fullchip_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:31:17, real = 0:31:19, mem = 1596.2M, totSessionCpu=0:48:39 **
** Profile ** Start :  cpu=0:00:00.0, mem=1596.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=1596.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1606.3M
** Profile ** Total reports :  cpu=0:00:02.4, mem=1598.2M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1598.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.640 | -27.640 |  0.005  |
|           TNS (ns):| -7265.5 | -7265.5 |  0.000  |
|    Violating Paths:|  3353   |  3353   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    105 (105)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.859%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1598.2M
**optDesign ... cpu = 0:31:20, real = 0:31:23, mem = 1596.2M, totSessionCpu=0:48:42 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:38:34, real = 0:38:38, mem = 1521.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-7098         56  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 66 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 56677 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 3775 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 6652 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 10614 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 30917 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 108635 filler insts added - prefix FILLER (CPU: 0:00:01.4).
For 108635 new insts, 108635 new pwr-pin connections were made to global net 'VDD'.
108635 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 148231 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 70 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=1558.8M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5184 sinks and 0 clock gates.
    Found 3 implicit ignore or stop or exclude pins - run report_ccopt_clock_trees -list_special_pins for more details.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1559.8M, init mem=1559.8M)
*info: Placed = 148231         (Fixed = 3)
*info: Unplaced = 0           
Placement Density:99.38%(916402/922147)
Finished checkPlace (cpu: total=0:00:00.6, vio checks=0:00:00.3; mem=1559.8M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 982580.742um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5184
    Delay constrained sinks:     5181
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=45295  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45295 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 225 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.514140e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 45070 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.340874e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 156550
[NR-eagl] Layer2(M2)(V) length: 3.487209e+05um, number of vias: 221668
[NR-eagl] Layer3(M3)(H) length: 4.099630e+05um, number of vias: 16824
[NR-eagl] Layer4(M4)(V) length: 2.061407e+05um, number of vias: 7614
[NR-eagl] Layer5(M5)(H) length: 2.111635e+05um, number of vias: 3687
[NR-eagl] Layer6(M6)(V) length: 1.766896e+05um, number of vias: 1603
[NR-eagl] Layer7(M7)(H) length: 1.687640e+04um, number of vias: 2005
[NR-eagl] Layer8(M8)(V) length: 3.008056e+04um, number of vias: 0
[NR-eagl] Total length: 1.399635e+06um, number of vias: 409951
[NR-eagl] End Peak syMemory usage = 1581.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.73 seconds
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 982580.742um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5184
    Delay constrained sinks:     5181
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
        Channel graph considering 3 blockages
        Fully blocked area 0 square microns
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=102, i=0, cg=0, l=0, total=102
      cell areas     : b=1028.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1028.160um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:49:24 mem=1647.3M) ***
Total net bbox length = 1.274e+06 (5.848e+05 6.890e+05) (ext = 1.811e+05)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.274e+06 (5.848e+05 6.890e+05) (ext = 1.811e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1647.3MB
*** Finished refinePlace (0:49:24 mem=1647.3M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [3.6,4.158)            13
      [4.158,4.716)           1
      [4.716,5.274)           1
      [5.274,5.832)           2
      [5.832,6.39)            2
      [6.39,6.948)            0
      [6.948,7.506)           1
      [7.506,8.064)           4
      [8.064,8.622)           0
      [8.622,9.18)            1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          9.18         (431.507,473.317)    (424.493,475.483)    ccl clock buffer, uid:A1934c (a lib_cell CKBD16) at (421.400,474.400), in power domain auto-default
          8            (594.308,476.918)    (595.107,484.118)    ccl clock buffer, uid:A196ab (a lib_cell CKBD16) at (592.600,483.400), in power domain auto-default
          7.6          (432.092,479.082)    (439.692,479.082)    ccl clock buffer, uid:A1951b (a lib_cell CKBD16) at (436.600,478.000), in power domain auto-default
          7.6          (432.092,648.283)    (424.493,648.283)    ccl clock buffer, uid:A19520 (a lib_cell CKBD16) at (421.400,647.200), in power domain auto-default
          7.6          (431.507,473.317)    (439.108,473.317)    ccl clock buffer, uid:A19353 (a lib_cell CKBD16) at (436.600,472.600), in power domain auto-default
          7.2          (540.107,552.518)    (540.107,545.317)    ccl clock buffer, uid:A196b3 (a lib_cell CKBD16) at (537.600,544.600), in power domain auto-default
          6.35         (431.507,473.317)    (432.092,479.082)    ccl clock buffer, uid:A1973a (a lib_cell CKBD16) at (429.000,478.000), in power domain auto-default
          6            (432.092,479.082)    (429.692,482.683)    ccl clock buffer, uid:A19501 (a lib_cell CKBD16) at (426.600,481.600), in power domain auto-default
          5.65         (426.707,642.518)    (426.092,637.482)    ccl clock buffer, uid:A19509 (a lib_cell CKBD16) at (423.000,636.400), in power domain auto-default
          5.62         (431.507,473.317)    (432.092,468.283)    ccl clock buffer, uid:A19763 (a lib_cell CKBD16) at (429.000,467.200), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=102, i=0, cg=0, l=0, total=102
      cell areas     : b=1028.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1028.160um^2
      gate capacitance : top=0.000pF, trunk=0.555pF, leaf=4.640pF, total=5.196pF
      wire capacitance : top=0.000pF, trunk=0.817pF, leaf=4.335pF, total=5.152pF
      wire lengths   : top=0.000um, trunk=5344.633um, leaf=22929.850um, total=28274.482um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.347, max=0.427, avg=0.388, sd=0.018], skew [0.080 vs 0.057*, 89.9% {0.358, 0.387, 0.416}] (wid=0.043 ws=0.028) (gid=0.387 gs=0.064)
    Clock network insertion delays are now [0.347ns, 0.427ns] average 0.388ns std.dev 0.018ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=148204 and nets=50713 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1582.035M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=102, i=0, cg=0, l=0, total=102
  Rebuilding timing graph   cell areas     : b=1028.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1028.160um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.555pF, leaf=4.640pF, total=5.196pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.824pF, leaf=4.378pF, total=5.202pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5344.633um, leaf=22929.850um, total=28274.482um
  Rebuilding timing graph   sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
    skew_group clk/CON: insertion delay [min=0.348, max=0.428, avg=0.389, sd=0.017], skew [0.080 vs 0.057*, 90.9% {0.360, 0.389, 0.417}] (wid=0.044 ws=0.028) (gid=0.387 gs=0.064)
  Clock network insertion delays are now [0.348ns, 0.428ns] average 0.389ns std.dev 0.017ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=102, i=0, cg=0, l=0, total=102
      cell areas     : b=1028.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1028.160um^2
      gate capacitance : top=0.000pF, trunk=0.555pF, leaf=4.640pF, total=5.196pF
      wire capacitance : top=0.000pF, trunk=0.824pF, leaf=4.378pF, total=5.202pF
      wire lengths   : top=0.000um, trunk=5344.633um, leaf=22929.850um, total=28274.482um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.348, max=0.428, avg=0.389, sd=0.017], skew [0.080 vs 0.057*, 90.9% {0.360, 0.389, 0.417}] (wid=0.044 ws=0.028) (gid=0.387 gs=0.064)
    Clock network insertion delays are now [0.348ns, 0.428ns] average 0.389ns std.dev 0.017ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=102, i=0, cg=0, l=0, total=102
      cell areas     : b=1028.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1028.160um^2
      gate capacitance : top=0.000pF, trunk=0.555pF, leaf=4.640pF, total=5.196pF
      wire capacitance : top=0.000pF, trunk=0.824pF, leaf=4.378pF, total=5.202pF
      wire lengths   : top=0.000um, trunk=5344.633um, leaf=22929.850um, total=28274.482um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.348, max=0.428, avg=0.389, sd=0.017], skew [0.080 vs 0.057*, 90.9% {0.360, 0.389, 0.417}] (wid=0.044 ws=0.028) (gid=0.387 gs=0.064)
    Clock network insertion delays are now [0.348ns, 0.428ns] average 0.389ns std.dev 0.017ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=101, i=0, cg=0, l=0, total=101
      cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
      gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.640pF, total=5.190pF
      wire capacitance : top=0.000pF, trunk=0.804pF, leaf=4.400pF, total=5.204pF
      wire lengths   : top=0.000um, trunk=5253.690um, leaf=23123.645um, total=28377.336um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.292, max=0.371, avg=0.333, sd=0.017], skew [0.080 vs 0.057*, 91% {0.304, 0.332, 0.361}] (wid=0.053 ws=0.029) (gid=0.322 gs=0.064)
    Clock network insertion delays are now [0.292ns, 0.371ns] average 0.333ns std.dev 0.017ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=101, i=0, cg=0, l=0, total=101
      cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
      gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.640pF, total=5.190pF
      wire capacitance : top=0.000pF, trunk=0.804pF, leaf=4.400pF, total=5.204pF
      wire lengths   : top=0.000um, trunk=5253.690um, leaf=23123.645um, total=28377.336um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.292, max=0.371, avg=0.333, sd=0.017], skew [0.080 vs 0.057*, 91% {0.304, 0.332, 0.361}] (wid=0.053 ws=0.029) (gid=0.322 gs=0.064)
    Clock network insertion delays are now [0.292ns, 0.371ns] average 0.333ns std.dev 0.017ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=101, i=0, cg=0, l=0, total=101
      cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
      gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.640pF, total=5.190pF
      wire capacitance : top=0.000pF, trunk=0.804pF, leaf=4.400pF, total=5.204pF
      wire lengths   : top=0.000um, trunk=5253.690um, leaf=23123.645um, total=28377.336um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.292, max=0.371, avg=0.333, sd=0.017], skew [0.080 vs 0.057*, 91% {0.304, 0.332, 0.361}] (wid=0.053 ws=0.029) (gid=0.322 gs=0.064)
    Clock network insertion delays are now [0.292ns, 0.371ns] average 0.333ns std.dev 0.017ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=977.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=977.760um^2
      gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.640pF, total=5.168pF
      wire capacitance : top=0.000pF, trunk=0.797pF, leaf=4.402pF, total=5.198pF
      wire lengths   : top=0.000um, trunk=5218.385um, leaf=23133.263um, total=28351.648um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.097),top(nil), margined worst slew is leaf(0.103),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.297, max=0.350, avg=0.326, sd=0.011], skew [0.053 vs 0.057, 100% {0.297, 0.325, 0.350}] (wid=0.059 ws=0.035) (gid=0.306 gs=0.048)
    Clock network insertion delays are now [0.297ns, 0.350ns] average 0.326ns std.dev 0.011ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=977.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=977.760um^2
      gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.640pF, total=5.168pF
      wire capacitance : top=0.000pF, trunk=0.797pF, leaf=4.402pF, total=5.198pF
      wire lengths   : top=0.000um, trunk=5218.385um, leaf=23133.263um, total=28351.648um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.097),top(nil), margined worst slew is leaf(0.103),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.297, max=0.350, avg=0.326, sd=0.011], skew [0.053 vs 0.057, 100% {0.297, 0.325, 0.350}] (wid=0.059 ws=0.035) (gid=0.306 gs=0.048)
    Clock network insertion delays are now [0.297ns, 0.350ns] average 0.326ns std.dev 0.011ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 536 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=977.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=977.760um^2
      gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.640pF, total=5.168pF
      wire capacitance : top=0.000pF, trunk=0.798pF, leaf=4.401pF, total=5.199pF
      wire lengths   : top=0.000um, trunk=5220.857um, leaf=23127.051um, total=28347.908um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.096),top(nil), margined worst slew is leaf(0.103),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.289, max=0.340, avg=0.318, sd=0.011], skew [0.051 vs 0.057, 100% {0.289, 0.317, 0.340}] (wid=0.052 ws=0.034) (gid=0.303 gs=0.048)
    Clock network insertion delays are now [0.289ns, 0.340ns] average 0.318ns std.dev 0.011ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
      wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
      wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=97, i=0, cg=0, l=0, total=97
          cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
          gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
          wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
          wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
          sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
      wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=97, i=0, cg=0, l=0, total=97
    cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
    gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
    wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
    wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
    sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
    skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
  Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
      wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=97, i=0, cg=0, l=0, total=97
          cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
          gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
          wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
          wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
          sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
      wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
      wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
      wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=148199 and nets=50709 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1582.039M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=97, i=0, cg=0, l=0, total=97
  Rebuilding timing graph   cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.800pF, leaf=4.397pF, total=5.197pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
  Rebuilding timing graph   sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
    skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.340, 0.355}] (wid=0.051 ws=0.033) (gid=0.327 gs=0.043)
  Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.800pF, leaf=4.397pF, total=5.197pF
      wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.340, 0.355}] (wid=0.051 ws=0.033) (gid=0.327 gs=0.043)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=5.054pF fall=5.037pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=5.050pF fall=5.034pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
      gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
      wire capacitance : top=0.000pF, trunk=0.800pF, leaf=4.397pF, total=5.197pF
      wire lengths   : top=0.000um, trunk=5230.742um, leaf=23101.653um, total=28332.395um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.340, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.342, 0.355}] (wid=0.050 ws=0.032) (gid=0.327 gs=0.033)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.340ns std.dev 0.008ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
      gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
      wire capacitance : top=0.000pF, trunk=0.800pF, leaf=4.397pF, total=5.197pF
      wire lengths   : top=0.000um, trunk=5230.742um, leaf=23101.653um, total=28332.395um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.340, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.342, 0.355}] (wid=0.050 ws=0.032) (gid=0.327 gs=0.033)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.340ns std.dev 0.008ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
      gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
      wire capacitance : top=0.000pF, trunk=0.800pF, leaf=4.397pF, total=5.197pF
      wire lengths   : top=0.000um, trunk=5230.742um, leaf=23101.653um, total=28332.395um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.340, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.342, 0.355}] (wid=0.050 ws=0.032) (gid=0.327 gs=0.033)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.340ns std.dev 0.008ns
  Improving insertion delay done.
  Total capacitance is (rise=10.247pF fall=10.231pF), of which (rise=5.197pF fall=5.197pF) is wire, and (rise=5.050pF fall=5.034pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:49:41 mem=1647.3M) ***
Total net bbox length = 1.274e+06 (5.847e+05 6.892e+05) (ext = 1.810e+05)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.274e+06 (5.847e+05 6.892e+05) (ext = 1.810e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1647.3MB
*** Finished refinePlace (0:49:41 mem=1647.3M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:49:41 mem=1647.3M) ***
Total net bbox length = 1.274e+06 (5.847e+05 6.892e+05) (ext = 1.810e+05)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.274e+06 (5.847e+05 6.892e+05) (ext = 1.810e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1647.3MB
*** Finished refinePlace (0:49:42 mem=1647.3M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        98 (unrouted=98, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 45165 (unrouted=0, trialRouted=45165, noStatus=0, routed=0, fixed=0)
(Not counting 5446 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=148199 and nets=50709 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1648.812M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 98 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 98 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 14 23:43:03 2025
#
#WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 50707 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1934c core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/U16. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1934c core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U17. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19501 core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19505 core_instance/ofifo_inst/col_idx_2__fifo_instance/U213. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19505 core_instance/ofifo_inst/col_idx_2__fifo_instance/U190. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19505 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1950e core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/U8. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1950e core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U8. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19518 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19518 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19518 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U3. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1951b core_instance/ofifo_inst/col_idx_4__fifo_instance/U144. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1951b core_instance/ofifo_inst/col_idx_4__fifo_instance/U106. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1957f core_instance/sfp_instance/fifo_inst_int/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U6. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19584 core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U6. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19584 core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U4. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19585 core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U17. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19585 core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1a/U14. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19588 core_instance/ofifo_inst/col_idx_4__fifo_instance/U15. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A196ae core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 162 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1347.37 (MB), peak = 1700.20 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 14 23:43:31 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 14 23:43:33 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5198         901      124949    95.94%
#  Metal 2        V        3894         706      124949    13.47%
#  Metal 3        H        5275         824      124949    13.16%
#  Metal 4        V        4111         489      124949    13.10%
#  Metal 5        H        6099           0      124949     0.01%
#  Metal 6        V        4600           0      124949     0.02%
#  Metal 7        H        1424         100      124949     2.51%
#  Metal 8        V        1150           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31752       7.60%  999592    17.28%
#
#  98 nets (0.19%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1359.28 (MB), peak = 1700.20 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1482.25 (MB), peak = 1700.20 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1482.52 (MB), peak = 1700.20 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 5446 (skipped).
#Total number of selected nets for routing = 98.
#Total number of unselected nets (but routable) for routing = 45165 (skipped).
#Total number of nets in the design = 50709.
#
#45165 skipped nets do not have any wires.
#98 routable nets have only global wires.
#98 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 98               0  
#------------------------------------------------
#        Total                 98               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 98                225           44940  
#-------------------------------------------------------------------
#        Total                 98                225           44940  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 98
#Total wire length = 28151 um.
#Total half perimeter of net bounding box = 13543 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 6 um.
#Total wire length on LAYER M3 = 16735 um.
#Total wire length on LAYER M4 = 11410 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13411
#Up-Via Summary (total 13411):
#           
#-----------------------
#  Metal 1         5375
#  Metal 2         4797
#  Metal 3         3239
#-----------------------
#                 13411 
#
#Total number of involved priority nets 98
#Maximum src to sink distance for priority net 567.0
#Average of max src_to_sink distance for priority net 118.5
#Average of ave src_to_sink distance for priority net 71.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1481.88 (MB), peak = 1700.20 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.80 (MB), peak = 1700.20 (MB)
#Start Track Assignment.
#Done with 3714 horizontal wires in 4 hboxes and 2510 vertical wires in 3 hboxes.
#Done with 41 horizontal wires in 4 hboxes and 16 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 98
#Total wire length = 30892 um.
#Total half perimeter of net bounding box = 13543 um.
#Total wire length on LAYER M1 = 2862 um.
#Total wire length on LAYER M2 = 6 um.
#Total wire length on LAYER M3 = 16622 um.
#Total wire length on LAYER M4 = 11403 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13411
#Up-Via Summary (total 13411):
#           
#-----------------------
#  Metal 1         5375
#  Metal 2         4797
#  Metal 3         3239
#-----------------------
#                 13411 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1375.59 (MB), peak = 1700.20 (MB)
#
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 57.78 (MB)
#Total memory = 1375.63 (MB)
#Peak memory = 1700.20 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1388.48 (MB), peak = 1700.20 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1394.79 (MB), peak = 1700.20 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1395.32 (MB), peak = 1700.20 (MB)
#    completing 40% with 0 violations
#    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1402.05 (MB), peak = 1700.20 (MB)
#    completing 50% with 0 violations
#    cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1391.58 (MB), peak = 1700.20 (MB)
#    completing 60% with 0 violations
#    cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1388.45 (MB), peak = 1700.20 (MB)
#    completing 70% with 0 violations
#    cpu time = 00:00:41, elapsed time = 00:00:42, memory = 1389.56 (MB), peak = 1700.20 (MB)
#    completing 80% with 0 violations
#    cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1407.20 (MB), peak = 1700.20 (MB)
#    completing 90% with 0 violations
#    cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1407.20 (MB), peak = 1700.20 (MB)
#    completing 100% with 0 violations
#    cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1407.20 (MB), peak = 1700.20 (MB)
# ECO: 4.9% of the total area was rechecked for DRC, and 16.8% required routing.
#    number of violations = 0
#cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1407.20 (MB), peak = 1700.20 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1369.57 (MB), peak = 1700.20 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 98
#Total wire length = 29121 um.
#Total half perimeter of net bounding box = 13543 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 1302 um.
#Total wire length on LAYER M3 = 15231 um.
#Total wire length on LAYER M4 = 12579 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15345
#Total number of multi-cut vias = 96 (  0.6%)
#Total number of single cut vias = 15249 ( 99.4%)
#Up-Via Summary (total 15345):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5268 ( 98.2%)        96 (  1.8%)       5364
#  Metal 2        5144 (100.0%)         0 (  0.0%)       5144
#  Metal 3        4837 (100.0%)         0 (  0.0%)       4837
#-----------------------------------------------------------
#                15249 ( 99.4%)        96 (  0.6%)      15345 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = -8.68 (MB)
#Total memory = 1366.95 (MB)
#Peak memory = 1700.20 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = -8.68 (MB)
#Total memory = 1366.95 (MB)
#Peak memory = 1700.20 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:19
#Elapsed time = 00:01:19
#Increased memory = 55.95 (MB)
#Total memory = 1325.39 (MB)
#Peak memory = 1700.20 (MB)
#Number of warnings = 71
#Total number of warnings = 71
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 14 23:44:21 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 98 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000          67
       100.000     200.000          22
       200.000     300.000           4
       300.000     400.000           3
       400.000     500.000           1
       500.000     600.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000          12
        0.000      10.000          29
       10.000      20.000          17
       20.000      30.000          20
       30.000      40.000           7
       40.000      50.000           7
       50.000      60.000           0
       60.000      70.000           2
       70.000      80.000           1
       80.000      90.000           1
       90.000     100.000           2
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/ofifo_inst/CTS_51 (99 terminals)
    Guided length:  max path =    62.503um, total =   372.970um
    Routed length:  max path =   123.200um, total =   417.820um
    Deviation:      max path =    97.112%,  total =    12.025%

    Net core_instance/mac_array_instance/CTS_59 (99 terminals)
    Guided length:  max path =    82.555um, total =   373.993um
    Routed length:  max path =   158.200um, total =   438.260um
    Deviation:      max path =    91.630%,  total =    17.184%

    Net core_instance/CTS_102 (81 terminals)
    Guided length:  max path =    92.310um, total =   317.528um
    Routed length:  max path =   169.600um, total =   375.500um
    Deviation:      max path =    83.729%,  total =    18.257%

    Net core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_8 (61 terminals)
    Guided length:  max path =    58.750um, total =   236.340um
    Routed length:  max path =   105.000um, total =   271.360um
    Deviation:      max path =    78.723%,  total =    14.818%

    Net core_instance/mac_array_instance/CTS_58 (101 terminals)
    Guided length:  max path =    85.703um, total =   377.855um
    Routed length:  max path =   138.200um, total =   440.140um
    Deviation:      max path =    61.256%,  total =    16.484%

    Net core_instance/ofifo_inst/CTS_53 (97 terminals)
    Guided length:  max path =    92.062um, total =   362.848um
    Routed length:  max path =   148.000um, total =   437.740um
    Deviation:      max path =    60.760%,  total =    20.640%

    Net core_instance/mac_array_instance/CTS_57 (82 terminals)
    Guided length:  max path =    64.023um, total =   293.548um
    Routed length:  max path =    94.600um, total =   353.460um
    Deviation:      max path =    47.761%,  total =    20.410%

    Net core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_11 (65 terminals)
    Guided length:  max path =    61.017um, total =   264.625um
    Routed length:  max path =    89.000um, total =   293.240um
    Deviation:      max path =    45.860%,  total =    10.813%

    Net core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_8 (93 terminals)
    Guided length:  max path =    83.612um, total =   396.303um
    Routed length:  max path =   121.600um, total =   439.260um
    Deviation:      max path =    45.433%,  total =    10.840%

    Net core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_11 (58 terminals)
    Guided length:  max path =    53.683um, total =   226.850um
    Routed length:  max path =    76.000um, total =   260.540um
    Deviation:      max path =    41.573%,  total =    14.851%

Set FIXED routing status on 98 net(s)
Set FIXED placed status on 97 instance(s)
Net route status summary:
  Clock:        98 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=98)
  Non-clock: 45165 (unrouted=45165, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 5446 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 98  numPreroutedWires = 16128
[NR-eagl] Read numTotalNets=45263  numIgnoredNets=98
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 45165 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 225 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.514140e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 44940 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.298786e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 8.600000e+00um, number of vias: 156475
[NR-eagl] Layer2(M2)(V) length: 3.289291e+05um, number of vias: 216458
[NR-eagl] Layer3(M3)(H) length: 3.911046e+05um, number of vias: 22031
[NR-eagl] Layer4(M4)(V) length: 2.137655e+05um, number of vias: 8295
[NR-eagl] Layer5(M5)(H) length: 2.232326e+05um, number of vias: 3807
[NR-eagl] Layer6(M6)(V) length: 1.791156e+05um, number of vias: 1629
[NR-eagl] Layer7(M7)(H) length: 1.845030e+04um, number of vias: 2024
[NR-eagl] Layer8(M8)(V) length: 3.072657e+04um, number of vias: 0
[NR-eagl] Total length: 1.385333e+06um, number of vias: 410719
End of congRepair (cpu=0:00:02.9, real=0:00:03.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=148199 and nets=50709 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1648.832M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.075        0.075      1.002       0.013        0.013      1.000      1.016         0.984
    S->S Wire Len.       um        181.671      183.100      1.008     157.898      159.706      1.000      1.011         0.989
    S->S Wire Res.       Ohm       207.063      208.153      1.005     172.846      174.979      1.000      1.012         0.988
    S->S Wire Res./um    Ohm         1.187        1.178      0.992       0.358        0.357      0.991      0.989         0.993
    Total Wire Len.      um        392.903      395.600      1.007     248.409      250.176      1.000      1.007         0.993
    Trans. Time          ns          0.060        0.061      1.006       0.026        0.027      1.000      1.016         0.984
    Wire Cap.            fF         57.292       57.677      1.007      36.534       36.735      1.000      1.005         0.994
    Wire Cap./um         fF          0.128        0.128      0.998       0.059        0.059      1.000      0.993         1.007
    Wire Delay           ns          0.007        0.007      1.025       0.007        0.008      0.999      1.029         0.970
    Wire Skew            ns          0.005        0.005      1.017       0.007        0.007      1.000      1.012         0.988
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.086        0.086      1.003       0.005        0.005      0.998      1.001         0.995
    S->S Wire Len.       um         73.171       75.294      1.029      63.890       64.841      0.999      1.014         0.984
    S->S Wire Res.       Ohm        91.068       92.863      1.020      70.898       72.484      0.998      1.020         0.976
    S->S Wire Res./um    Ohm         1.536        1.488      0.968       0.554        0.503      0.980      0.889         1.080
    Total Wire Len.      um        310.053      316.100      1.020     109.235      108.593      0.999      0.993         1.005
    Trans. Time          ns          0.078        0.079      1.006       0.010        0.011      0.999      1.010         0.989
    Wire Cap.            fF         49.913       50.501      1.012      15.355       15.348      0.999      0.999         1.000
    Wire Cap./um         fF          0.163        0.161      0.991       0.006        0.005      0.995      0.882         1.122
    Wire Delay           ns          0.003        0.003      1.037       0.003        0.003      0.993      1.035         0.954
    Wire Skew            ns          0.006        0.006      1.036       0.003        0.003      0.997      1.013         0.981
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.093        0.092      0.986      0.006         0.006      0.978      0.968         0.989
    S->S Wire Len.       um         48.503       59.921      1.235     24.889        31.762      0.880      1.123         0.690
    S->S Wire Res.       Ohm        76.421       85.379      1.117     34.570        41.921      0.866      1.051         0.714
    S->S Wire Res./um    Ohm         1.658        1.484      0.895      0.301         0.213      0.830      0.588         1.172
    Total Wire Len.      um        275.020      283.602      1.031     75.296        78.258      0.993      1.032         0.956
    Trans. Time          ns          0.091        0.091      0.998      0.009         0.009      0.982      1.019         0.947
    Wire Cap.            fF         52.345       50.611      0.967     15.048        14.513      0.995      0.960         1.032
    Wire Cap./um         fF          0.190        0.178      0.938      0.014         0.011      0.987      0.783         1.244
    Wire Delay           ns          0.004        0.006      1.341      0.002         0.004      0.834      1.280         0.544
    Wire Skew            ns          0.000        0.000      2.000      0.000         0.000      1.000      2.000         0.500
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    --------------------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                                  Difference (%)
    --------------------------------------------------------------------------------------------------------------
    core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1951d/I        16.667
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1973e/I                               -15.789
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1973a/I                                                  -12.500
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19739/I                                                  -11.538
    core_instance/sfp_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19755/I                                      -7.692
    --------------------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       2.600um       1.787         0.272         0.487
    M2                              0.000um       3.600um       1.599         0.282         0.451
    M3                           1071.690um    1085.000um       1.599         0.282         0.451
    M4                           1678.630um    1678.000um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.776%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -------------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                           Difference (%)
    -------------------------------------------------------------------------------------------------------
    core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1957e/I       -100.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19501/I                                            -66.667
    core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19353/I        -57.143
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1951b/I                                            -55.556
    core_instance/sfp_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1934e/I                               -40.000
    -------------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       0.200um       1.787         0.272         0.487
    M2                              0.000um      19.600um       1.599         0.282         0.451
    M3                           1339.955um    1366.400um       1.599         0.282         0.451
    M4                           1140.467um    1142.600um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.217%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ---------------------------------------------------------------------------------------------
    Route Sink Pin                                                                 Difference (%)
    ---------------------------------------------------------------------------------------------
    core_instance/ofifo_inst/col_idx_6__fifo_instance/q9_reg_9_/CP                    -535.000
    core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_79_/CP       -500.000
    core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_3_/CP                    -477.273
    core_instance/ofifo_inst/col_idx_6__fifo_instance/q11_reg_12_/CP                  -472.727
    core_instance/ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/CP                   -456.522
    ---------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um        5.800um       1.787         0.272         0.487
    M2                               0.000um     1278.400um       1.599         0.282         0.451
    M3                           11148.733um    12780.000um       1.599         0.282         0.451
    M4                           11952.920um     9758.395um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        94.609%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       1          0%        -         1          1%          -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       4          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    5167         98%       ER        95         87%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      42          1%        -         7          6%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      41          1%        -         6          6%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    5033        100%       ER       109        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       2          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4690        100%       ER       146        100%        ER         -          -         -
    M3-M4    VIA34_1stack_E      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
      gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
      wire capacitance : top=0.000pF, trunk=0.808pF, leaf=4.251pF, total=5.059pF
      wire lengths   : top=0.000um, trunk=5298.000um, leaf=23822.595um, total=29120.595um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.357, avg=0.341, sd=0.008], skew [0.042 vs 0.057, 100% {0.315, 0.341, 0.357}] (wid=0.059 ws=0.041) (gid=0.326 gs=0.034)
    Clock network insertion delays are now [0.315ns, 0.357ns] average 0.341ns std.dev 0.008ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1787.62 CPU=0:00:07.7 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1787.6M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=97, i=0, cg=0, l=0, total=97
      Rebuilding timing graph   cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.808pF, leaf=4.251pF, total=5.059pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5298.000um, leaf=23822.595um, total=29120.595um
      Rebuilding timing graph   sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=97, i=0, cg=0, l=0, total=97
        cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
        gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
        wire capacitance : top=0.000pF, trunk=0.808pF, leaf=4.251pF, total=5.059pF
        wire lengths   : top=0.000um, trunk=5298.000um, leaf=23822.595um, total=29120.595um
        sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 98, tested: 98, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=97, i=0, cg=0, l=0, total=97
          cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
          gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
          wire capacitance : top=0.000pF, trunk=0.808pF, leaf=4.251pF, total=5.059pF
          wire lengths   : top=0.000um, trunk=5298.000um, leaf=23822.595um, total=29120.595um
          sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
          skew_group clk/CON: insertion delay [min=0.315, max=0.357, avg=0.341, sd=0.008], skew [0.042 vs 0.057, 100% {0.315, 0.341, 0.357}] (wid=0.059 ws=0.041) (gid=0.326 gs=0.034)
        Clock network insertion delays are now [0.315ns, 0.357ns] average 0.341ns std.dev 0.008ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=148199 and nets=50709 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1656.375M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=97, i=0, cg=0, l=0, total=97
      Rebuilding timing graph   cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.808pF, leaf=4.251pF, total=5.059pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5298.000um, leaf=23822.595um, total=29120.595um
      Rebuilding timing graph   sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        98 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=98)
  Non-clock: 45165 (unrouted=0, trialRouted=45165, noStatus=0, routed=0, fixed=0)
(Not counting 5446 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
      gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
      wire capacitance : top=0.000pF, trunk=0.808pF, leaf=4.251pF, total=5.059pF
      wire lengths   : top=0.000um, trunk=5298.000um, leaf=23822.595um, total=29120.595um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.357, avg=0.341, sd=0.008], skew [0.042 vs 0.057, 100% {0.315, 0.341, 0.357}] (wid=0.059 ws=0.041) (gid=0.326 gs=0.034)
    Clock network insertion delays are now [0.315ns, 0.357ns] average 0.341ns std.dev 0.008ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         97      752.400
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             97      752.400
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      5298.000
  Leaf      23822.595
  Total     29120.595
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.411    0.808     1.219
  Leaf     4.638    4.251     8.889
  Total    5.050    5.059    10.109
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5184     4.635     0.001       0.001      0.001    0.039
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.104               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.315     0.357     0.042       0.057         0.041           0.017           0.341        0.008     100% {0.315, 0.341, 0.357}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.315ns, 0.357ns] average 0.341ns std.dev 0.008ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=97, i=0, cg=0, l=0, total=97
  cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
  gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
  wire capacitance : top=0.000pF, trunk=0.808pF, leaf=4.251pF, total=5.059pF
  wire lengths   : top=0.000um, trunk=5298.000um, leaf=23822.595um, total=29120.595um
  sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
  skew_group clk/CON: insertion delay [min=0.315, max=0.357, avg=0.341, sd=0.008], skew [0.042 vs 0.057, 100% {0.315, 0.341, 0.357}] (wid=0.059 ws=0.041) (gid=0.326 gs=0.034)
Clock network insertion delays are now [0.315ns, 0.357ns] average 0.341ns std.dev 0.008ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1647.6M, totSessionCpu=0:51:29 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1647.6M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1843.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=1843.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1802.45 CPU=0:00:07.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1802.4M) ***
*** Done Building Timing Graph (cpu=0:00:09.1 real=0:00:09.0 totSessionCpu=0:51:40 mem=1802.4M)
** Profile ** Overall slacks :  cpu=0:00:09.2, mem=1802.4M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1802.4M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -27.662 |
|           TNS (ns):| -7275.2 |
|    Violating Paths:|  3358   |
|          All Paths:|  7670   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.920%
       (99.438% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1802.4M
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1731.1M, totSessionCpu=0:51:41 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39564

Instance distribution across the VT partitions:

 LVT : inst = 13279 (33.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13279 (33.6%)

 HVT : inst = 26281 (66.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26281 (66.4%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1731.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1731.2M) ***
*** Starting optimizing excluded clock nets MEM= 1731.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1731.2M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -27.663
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 98 nets with fixed/cover wires excluded.
Info: 95 clock nets excluded from IPO operation.
*info: 95 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
*info: 98 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.663 TNS Slack -7275.187 Density 99.44
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.663|  -27.663|-7275.187|-7275.187|    99.44%|   0:00:00.0| 1885.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.663|  -27.663|-7275.195|-7275.195|    99.44%|   0:00:04.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -27.663|  -27.663|-7275.181|-7275.181|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.663|  -27.663|-7275.163|-7275.163|    99.44%|   0:00:02.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -27.663|  -27.663|-7275.160|-7275.160|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -27.663|  -27.663|-7275.142|-7275.142|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -27.663|  -27.663|-7275.090|-7275.090|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -27.664|  -27.664|-7275.103|-7275.103|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -27.664|  -27.664|-7275.104|-7275.104|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
| -27.664|  -27.664|-7275.104|-7275.104|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -27.664|  -27.664|-7275.104|-7275.104|    99.44%|   0:00:02.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
| -27.664|  -27.664|-7271.994|-7271.994|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:02.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:04.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:02.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
| -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:02.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
| -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
| -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:02.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
| -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
| -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
| -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
| -27.664|  -27.664|-7270.197|-7270.197|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
| -27.664|  -27.664|-7270.197|-7270.197|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
| -27.664|  -27.664|-7269.149|-7269.149|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -27.664|  -27.664|-7269.149|-7269.149|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -27.664|  -27.664|-7268.768|-7268.768|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.664|  -27.664|-7267.997|-7267.997|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.664|  -27.664|-7267.680|-7267.680|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.664|  -27.664|-7267.600|-7267.600|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -27.664|  -27.664|-7267.423|-7267.423|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -27.664|  -27.664|-7266.913|-7266.913|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.664|  -27.664|-7266.529|-7266.529|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.664|  -27.664|-7266.233|-7266.233|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -27.664|  -27.664|-7266.203|-7266.203|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -27.664|  -27.664|-7266.172|-7266.172|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -27.664|  -27.664|-7266.158|-7266.158|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -27.664|  -27.664|-7265.563|-7265.563|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -27.664|  -27.664|-7265.149|-7265.149|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -27.664|  -27.664|-7265.003|-7265.003|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
| -27.664|  -27.664|-7264.993|-7264.993|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
| -27.664|  -27.664|-7262.861|-7262.861|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
| -27.664|  -27.664|-7258.524|-7258.524|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_0_/D                                       |
| -27.664|  -27.664|-7255.808|-7255.808|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
| -27.664|  -27.664|-7249.620|-7249.620|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_0_/D                                        |
| -27.664|  -27.664|-7249.586|-7249.586|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
| -27.664|  -27.664|-7249.554|-7249.554|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
| -27.664|  -27.664|-7249.529|-7249.529|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_11_/E                             |
| -27.664|  -27.664|-7246.982|-7246.982|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_92_/E                             |
| -27.664|  -27.664|-7240.385|-7240.385|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_1_/E                              |
| -27.664|  -27.664|-7239.251|-7239.251|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_33_/E                             |
| -27.664|  -27.664|-7237.002|-7237.002|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
| -27.664|  -27.664|-7236.950|-7236.950|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.664|  -27.664|-7236.950|-7236.950|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:39.3 real=0:00:39.0 mem=1950.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:39.4 real=0:00:39.0 mem=1950.9M) ***
** GigaOpt Optimizer WNS Slack -27.664 TNS Slack -7236.950 Density 99.44
*** Starting refinePlace (0:52:33 mem=1966.9M) ***
Total net bbox length = 1.274e+06 (5.846e+05 6.891e+05) (ext = 1.810e+05)
Density distribution unevenness ratio = 0.457%
Density distribution unevenness ratio = 1.465%
Move report: Timing Driven Placement moves 136501 insts, mean move: 3.19 um, max move: 46.00 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC8585_sum_this_core_22_): (467.60, 364.60) --> (450.40, 335.80)
	Runtime: CPU: 0:00:21.3 REAL: 0:00:21.0 MEM: 2130.9MB
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.207e+06 (5.773e+05 6.301e+05) (ext = 1.809e+05)
Runtime: CPU: 0:00:21.4 REAL: 0:00:21.0 MEM: 2130.9MB
*** Finished refinePlace (0:52:54 mem=2130.9M) ***
Finished re-routing un-routed nets (0:00:00.2 2130.9M)


Density : 0.9944
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:30.4 real=0:00:30.0 mem=2130.9M) ***
** GigaOpt Optimizer WNS Slack -27.694 TNS Slack -7322.059 Density 99.44
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.694|  -27.694|-7322.059|-7322.059|    99.44%|   0:00:00.0| 2130.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.672|  -27.672|-7321.617|-7321.617|    99.44%|   0:00:00.0| 2130.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.668|  -27.668|-7321.647|-7321.647|    99.44%|   0:00:05.0| 2130.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.664|  -27.664|-7321.651|-7321.651|    99.44%|   0:00:01.0| 2130.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.665|  -27.665|-7321.651|-7321.651|    99.44%|   0:00:00.0| 2130.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:06.0 mem=2130.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=2130.9M) ***
** GigaOpt Optimizer WNS Slack -27.665 TNS Slack -7321.651 Density 99.44
*** Starting refinePlace (0:53:10 mem=2130.9M) ***
Total net bbox length = 1.210e+06 (5.773e+05 6.330e+05) (ext = 1.809e+05)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.210e+06 (5.773e+05 6.330e+05) (ext = 1.809e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2130.9MB
*** Finished refinePlace (0:53:11 mem=2130.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2130.9M)


Density : 0.9944
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2130.9M) ***
** GigaOpt Optimizer WNS Slack -27.665 TNS Slack -7324.754 Density 99.44
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 98 constrained nets 
Layer 7 has 225 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:23 real=0:01:23 mem=2130.9M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 98 nets with fixed/cover wires excluded.
Info: 95 clock nets excluded from IPO operation.
*info: 95 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
*info: 98 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.665 TNS Slack -7324.754 Density 99.44
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.665|  -27.665|-7324.754|-7324.754|    99.44%|   0:00:00.0| 1901.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.6 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.054 } { 0 } { 7497 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 26 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.492|  -27.492|-7185.864|-7185.864|    99.44%|   0:00:31.0| 1941.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 32 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.294|  -27.294|-7055.464|-7055.464|    99.43%|   0:00:07.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.298|  -27.298|-7055.532|-7055.532|    99.43%|   0:00:03.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.297|  -27.297|-7055.519|-7055.519|    99.43%|   0:00:00.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.298|  -27.298|-7055.532|-7055.532|    99.43%|   0:00:01.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:41.2 real=0:00:42.0 mem=1969.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:41.2 real=0:00:42.0 mem=1969.6M) ***
** GigaOpt Optimizer WNS Slack -27.298 TNS Slack -7055.532 Density 99.43
*** Starting refinePlace (0:54:00 mem=1985.6M) ***
Total net bbox length = 1.213e+06 (5.789e+05 6.346e+05) (ext = 1.809e+05)
Density distribution unevenness ratio = 1.461%
Density distribution unevenness ratio = 1.909%
Move report: Timing Driven Placement moves 132366 insts, mean move: 2.11 um, max move: 51.00 um
	Max move on inst (core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC9152_CTS_8): (537.40, 368.20) --> (565.00, 391.60)
	Runtime: CPU: 0:00:19.7 REAL: 0:00:19.0 MEM: 2179.2MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.180e+06 (5.652e+05 6.147e+05) (ext = 1.808e+05)
Runtime: CPU: 0:00:19.8 REAL: 0:00:19.0 MEM: 2179.2MB
*** Finished refinePlace (0:54:20 mem=2179.2M) ***
Finished re-routing un-routed nets (0:00:00.3 2179.2M)


Density : 0.9948
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:27.1 real=0:00:27.0 mem=2179.2M) ***
** GigaOpt Optimizer WNS Slack -27.287 TNS Slack -7056.739 Density 99.48
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.287|  -27.287|-7056.739|-7056.739|    99.48%|   0:00:00.0| 2179.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.272|  -27.272|-7056.029|-7056.029|    99.48%|   0:00:25.0| 2179.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 46 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.193|  -27.193|-6960.807|-6960.807|    99.48%|   0:00:04.0| 1977.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 26 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.056|  -27.056|-6894.049|-6894.049|    99.48%|   0:00:04.0| 1980.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.052|  -27.052|-6893.961|-6893.961|    99.48%|   0:00:05.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.036|  -27.036|-6893.861|-6893.861|    99.48%|   0:00:00.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.028|  -27.028|-6893.711|-6893.711|    99.48%|   0:00:00.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.020|  -27.020|-6893.517|-6893.517|    99.48%|   0:00:00.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -27.018|  -27.018|-6893.377|-6893.377|    99.48%|   0:00:00.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.014|  -27.014|-6893.301|-6893.301|    99.48%|   0:00:00.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.014|  -27.014|-6893.052|-6893.052|    99.48%|   0:00:02.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.014|  -27.014|-6893.052|-6893.052|    99.48%|   0:00:00.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:40.4 real=0:00:40.0 mem=2019.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:40.4 real=0:00:40.0 mem=2019.9M) ***
** GigaOpt Optimizer WNS Slack -27.014 TNS Slack -6893.052 Density 99.48
*** Starting refinePlace (0:55:09 mem=2019.9M) ***
Total net bbox length = 1.186e+06 (5.665e+05 6.193e+05) (ext = 1.808e+05)
Density distribution unevenness ratio = 1.905%
Density distribution unevenness ratio = 1.902%
Move report: Timing Driven Placement moves 98590 insts, mean move: 0.60 um, max move: 17.80 um
	Max move on inst (core_instance/sfp_instance/FE_USKC9182_CTS_36): (352.00, 101.80) --> (345.00, 91.00)
	Runtime: CPU: 0:00:15.8 REAL: 0:00:15.0 MEM: 2194.7MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.179e+06 (5.647e+05 6.140e+05) (ext = 1.808e+05)
Runtime: CPU: 0:00:15.9 REAL: 0:00:16.0 MEM: 2194.7MB
*** Finished refinePlace (0:55:25 mem=2194.7M) ***
Finished re-routing un-routed nets (0:00:00.1 2194.7M)


Density : 0.9952
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:18.7 real=0:00:18.0 mem=2194.7M) ***
** GigaOpt Optimizer WNS Slack -27.010 TNS Slack -6890.808 Density 99.52
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.010|  -27.010|-6890.808|-6890.808|    99.52%|   0:00:00.0| 2194.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.005|  -27.005|-6889.415|-6889.415|    99.52%|   0:00:16.0| 2194.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.005|  -27.005|-6889.414|-6889.414|    99.52%|   0:00:04.0| 2194.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.1 real=0:00:20.0 mem=2194.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.1 real=0:00:20.0 mem=2194.7M) ***
** GigaOpt Optimizer WNS Slack -27.005 TNS Slack -6889.414 Density 99.52
*** Starting refinePlace (0:55:49 mem=2194.7M) ***
Total net bbox length = 1.182e+06 (5.648e+05 6.174e+05) (ext = 1.808e+05)
Density distribution unevenness ratio = 1.902%
Density distribution unevenness ratio = 1.918%
Move report: Timing Driven Placement moves 88822 insts, mean move: 0.52 um, max move: 15.40 um
	Max move on inst (core_instance/ofifo_inst/FE_USKC9214_CTS_47): (376.00, 508.60) --> (367.80, 501.40)
	Runtime: CPU: 0:00:15.8 REAL: 0:00:16.0 MEM: 2194.7MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.176e+06 (5.632e+05 6.125e+05) (ext = 1.808e+05)
Runtime: CPU: 0:00:15.9 REAL: 0:00:16.0 MEM: 2194.7MB
*** Finished refinePlace (0:56:05 mem=2194.7M) ***
Finished re-routing un-routed nets (0:00:00.1 2194.7M)


Density : 0.9952
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:18.3 real=0:00:18.0 mem=2194.7M) ***
** GigaOpt Optimizer WNS Slack -27.003 TNS Slack -6885.590 Density 99.52
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 228 constrained nets 
Layer 7 has 228 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:50 real=0:02:51 mem=2194.7M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 98 nets with fixed/cover wires excluded.
Info: 225 clock nets excluded from IPO operation.
*info: 225 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
*info: 98 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.003 TNS Slack -6885.590 Density 99.52
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.003|  -27.003|-6885.590|-6885.590|    99.52%|   0:00:00.0| 1965.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.003|  -27.003|-6885.347|-6885.347|    99.52%|   0:00:45.0| 1967.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -27.003|  -27.003|-6884.922|-6884.922|    99.52%|   0:00:01.0| 1967.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -27.003|  -27.003|-6884.704|-6884.704|    99.52%|   0:00:01.0| 1967.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -27.003|  -27.003|-6884.687|-6884.687|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -27.003|  -27.003|-6884.670|-6884.670|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -27.003|  -27.003|-6884.474|-6884.474|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -27.004|  -27.004|-6884.460|-6884.460|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -27.004|  -27.004|-6884.447|-6884.447|    99.52%|   0:00:03.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -27.004|  -27.004|-6884.424|-6884.424|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
| -27.004|  -27.004|-6884.408|-6884.408|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -27.004|  -27.004|-6884.384|-6884.384|    99.52%|   0:00:05.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -27.004|  -27.004|-6884.291|-6884.291|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -27.004|  -27.004|-6884.179|-6884.179|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -27.004|  -27.004|-6884.095|-6884.095|    99.52%|   0:00:04.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
| -27.004|  -27.004|-6884.074|-6884.074|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -27.004|  -27.004|-6884.063|-6884.063|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_2_/D  |
| -27.004|  -27.004|-6883.830|-6883.830|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.004|  -27.004|-6883.673|-6883.673|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -27.004|  -27.004|-6882.179|-6882.179|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -27.004|  -27.004|-6879.135|-6879.135|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -27.004|  -27.004|-6878.040|-6878.040|    99.52%|   0:00:03.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -27.004|  -27.004|-6873.706|-6873.706|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
| -27.004|  -27.004|-6873.330|-6873.330|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
| -27.004|  -27.004|-6872.478|-6872.478|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -27.004|  -27.004|-6872.291|-6872.291|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -27.004|  -27.004|-6870.451|-6870.451|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -27.004|  -27.004|-6869.337|-6869.337|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.004|  -27.004|-6869.251|-6869.251|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -27.004|  -27.004|-6868.042|-6868.042|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
| -27.004|  -27.004|-6856.920|-6856.920|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
| -27.004|  -27.004|-6856.920|-6856.920|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -27.004|  -27.004|-6856.584|-6856.584|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
| -27.004|  -27.004|-6856.100|-6856.100|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
| -27.004|  -27.004|-6854.896|-6854.896|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_10_/D         |
| -27.004|  -27.004|-6854.257|-6854.257|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_10_/D         |
| -27.004|  -27.004|-6854.028|-6854.028|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_10_/D         |
| -27.004|  -27.004|-6853.577|-6853.577|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
| -27.004|  -27.004|-6853.317|-6853.317|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
| -27.004|  -27.004|-6853.154|-6853.154|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -27.004|  -27.004|-6853.154|-6853.154|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
| -27.004|  -27.004|-6853.014|-6853.014|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
| -27.004|  -27.004|-6852.792|-6852.792|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
| -27.004|  -27.004|-6851.983|-6851.983|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_13_/D                                      |
| -27.004|  -27.004|-6851.836|-6851.836|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
| -27.004|  -27.004|-6851.245|-6851.245|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
| -27.004|  -27.004|-6851.043|-6851.043|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
| -27.004|  -27.004|-6850.504|-6850.504|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
| -27.004|  -27.004|-6850.319|-6850.319|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
| -27.004|  -27.004|-6850.164|-6850.164|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
| -27.004|  -27.004|-6849.658|-6849.658|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
| -27.004|  -27.004|-6848.807|-6848.807|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
| -27.004|  -27.004|-6848.200|-6848.200|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
| -27.004|  -27.004|-6848.041|-6848.041|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
| -27.004|  -27.004|-6847.799|-6847.799|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
| -27.004|  -27.004|-6847.577|-6847.577|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
| -27.004|  -27.004|-6847.400|-6847.400|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
| -27.004|  -27.004|-6847.112|-6847.112|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
| -27.004|  -27.004|-6846.942|-6846.942|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
| -27.004|  -27.004|-6846.738|-6846.738|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
| -27.004|  -27.004|-6845.927|-6845.927|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
| -27.004|  -27.004|-6845.680|-6845.680|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
| -27.004|  -27.004|-6845.372|-6845.372|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
| -27.004|  -27.004|-6845.087|-6845.087|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
| -27.004|  -27.004|-6844.927|-6844.927|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
| -27.004|  -27.004|-6844.673|-6844.673|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
| -27.004|  -27.004|-6844.222|-6844.222|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
| -27.004|  -27.004|-6844.007|-6844.007|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
| -27.004|  -27.004|-6843.780|-6843.780|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
| -27.004|  -27.004|-6843.588|-6843.588|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
| -27.004|  -27.004|-6843.005|-6843.005|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
| -27.004|  -27.004|-6842.827|-6842.827|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
| -27.004|  -27.004|-6842.478|-6842.478|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
| -27.004|  -27.004|-6842.264|-6842.264|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
| -27.004|  -27.004|-6841.278|-6841.278|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
| -27.004|  -27.004|-6841.208|-6841.208|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
| -27.004|  -27.004|-6841.009|-6841.009|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
| -27.004|  -27.004|-6840.722|-6840.722|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
| -27.004|  -27.004|-6840.336|-6840.336|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
| -27.004|  -27.004|-6839.709|-6839.709|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
| -27.004|  -27.004|-6839.530|-6839.530|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
| -27.004|  -27.004|-6838.846|-6838.846|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
| -27.004|  -27.004|-6838.543|-6838.543|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
| -27.004|  -27.004|-6838.274|-6838.274|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
| -27.004|  -27.004|-6837.967|-6837.967|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -27.004|  -27.004|-6837.689|-6837.689|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -27.004|  -27.004|-6837.422|-6837.422|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
| -27.004|  -27.004|-6835.902|-6835.902|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
| -27.004|  -27.004|-6835.723|-6835.723|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
| -27.004|  -27.004|-6835.675|-6835.675|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
| -27.004|  -27.004|-6835.256|-6835.256|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
| -27.004|  -27.004|-6834.853|-6834.853|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -27.004|  -27.004|-6834.401|-6834.401|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
| -27.004|  -27.004|-6834.242|-6834.242|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
| -27.004|  -27.004|-6833.865|-6833.865|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
| -27.004|  -27.004|-6833.769|-6833.769|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -27.004|  -27.004|-6833.266|-6833.266|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -27.004|  -27.004|-6832.900|-6832.900|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
| -27.004|  -27.004|-6832.695|-6832.695|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
| -27.004|  -27.004|-6832.363|-6832.363|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
| -27.004|  -27.004|-6830.607|-6830.607|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
| -27.004|  -27.004|-6830.133|-6830.133|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -27.004|  -27.004|-6829.634|-6829.634|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
| -27.004|  -27.004|-6828.601|-6828.601|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -27.004|  -27.004|-6828.522|-6828.522|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
| -27.004|  -27.004|-6828.510|-6828.510|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
| -27.004|  -27.004|-6828.174|-6828.174|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
| -27.004|  -27.004|-6827.588|-6827.588|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
| -27.004|  -27.004|-6827.280|-6827.280|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
| -27.004|  -27.004|-6827.151|-6827.151|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
| -27.004|  -27.004|-6826.849|-6826.849|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
| -27.004|  -27.004|-6826.474|-6826.474|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -27.004|  -27.004|-6826.305|-6826.305|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
| -27.004|  -27.004|-6825.907|-6825.907|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
| -27.004|  -27.004|-6825.628|-6825.628|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
| -27.004|  -27.004|-6825.616|-6825.616|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
| -27.004|  -27.004|-6825.245|-6825.245|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
| -27.004|  -27.004|-6825.192|-6825.192|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
| -27.004|  -27.004|-6824.557|-6824.557|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -27.004|  -27.004|-6824.368|-6824.368|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -27.004|  -27.004|-6823.991|-6823.991|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
| -27.004|  -27.004|-6823.865|-6823.865|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -27.004|  -27.004|-6823.211|-6823.211|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
| -27.004|  -27.004|-6823.108|-6823.108|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
| -27.004|  -27.004|-6823.040|-6823.040|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.004|  -27.004|-6823.037|-6823.037|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.004|  -27.004|-6822.967|-6822.967|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -27.004|  -27.004|-6822.952|-6822.952|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -27.004|  -27.004|-6822.901|-6822.901|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -27.004|  -27.004|-6822.456|-6822.456|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.004|  -27.004|-6822.176|-6822.176|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -27.004|  -27.004|-6822.161|-6822.161|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -27.004|  -27.004|-6818.718|-6818.718|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -27.004|  -27.004|-6818.435|-6818.435|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_27_/E                             |
| -27.004|  -27.004|-6815.488|-6815.488|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
| -27.004|  -27.004|-6815.439|-6815.439|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.004|  -27.004|-6815.396|-6815.396|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.004|  -27.004|-6815.366|-6815.366|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
| -27.004|  -27.004|-6815.111|-6815.111|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_110_/E                            |
| -27.004|  -27.004|-6811.127|-6811.127|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -27.004|  -27.004|-6810.941|-6810.941|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -27.004|  -27.004|-6809.550|-6809.550|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
| -27.004|  -27.004|-6807.887|-6807.887|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
| -27.004|  -27.004|-6806.375|-6806.375|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_0_/D                                       |
| -27.004|  -27.004|-6806.052|-6806.052|    99.52%|   0:00:03.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -27.004|  -27.004|-6805.042|-6805.042|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -27.004|  -27.004|-6805.031|-6805.031|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_0_/D                                        |
| -27.004|  -27.004|-6800.598|-6800.598|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -27.004|  -27.004|-6800.561|-6800.561|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
| -27.004|  -27.004|-6798.388|-6798.388|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -27.004|  -27.004|-6797.020|-6797.020|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_121_/D                          |
| -27.004|  -27.004|-6796.121|-6796.121|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.004|  -27.004|-6794.254|-6794.254|    99.52%|   0:00:02.0| 1988.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_59_/D                           |
| -27.004|  -27.004|-6794.012|-6794.012|    99.52%|   0:00:01.0| 1988.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_77_/D                           |
| -27.004|  -27.004|-6793.886|-6793.886|    99.52%|   0:00:01.0| 1988.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_111_/D                          |
| -27.004|  -27.004|-6793.809|-6793.809|    99.52%|   0:00:00.0| 1988.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_111_/D                          |
| -27.004|  -27.004|-6793.709|-6793.709|    99.52%|   0:00:02.0| 1988.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_72_/D                           |
| -27.004|  -27.004|-6793.709|-6793.709|    99.52%|   0:00:00.0| 1988.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:37 real=0:02:37 mem=1988.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:37 real=0:02:37 mem=1988.7M) ***
** GigaOpt Optimizer WNS Slack -27.004 TNS Slack -6793.709 Density 99.52
*** Starting refinePlace (0:58:52 mem=2004.7M) ***
Total net bbox length = 1.179e+06 (5.632e+05 6.157e+05) (ext = 1.808e+05)
Density distribution unevenness ratio = 1.918%
Density distribution unevenness ratio = 1.941%
Move report: Timing Driven Placement moves 82278 insts, mean move: 0.47 um, max move: 12.20 um
	Max move on inst (core_instance/ofifo_inst/FE_USKC9213_CTS_47): (333.00, 436.60) --> (326.20, 442.00)
	Runtime: CPU: 0:00:15.9 REAL: 0:00:15.0 MEM: 2188.1MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.173e+06 (5.619e+05 6.113e+05) (ext = 1.808e+05)
Runtime: CPU: 0:00:16.0 REAL: 0:00:15.0 MEM: 2188.1MB
*** Finished refinePlace (0:59:08 mem=2188.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2188.1M)


Density : 0.9952
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:18.3 real=0:00:18.0 mem=2188.1M) ***
** GigaOpt Optimizer WNS Slack -27.004 TNS Slack -6793.874 Density 99.52
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 228 constrained nets 
Layer 7 has 361 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:57 real=0:02:57 mem=2188.1M) ***

End: GigaOpt Optimization in TNS mode
Info: 98 nets with fixed/cover wires excluded.
Info: 225 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 98  numPreroutedWires = 16128
[NR-eagl] Read numTotalNets=45383  numIgnoredNets=98
[NR-eagl] There are 130 clock nets ( 130 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 130 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 45139 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 361 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 6.218280e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 130 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.174400e+03um
[NR-eagl] 
[NR-eagl] Layer group 3: route 44778 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 1.153247e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 8.600000e+00um, number of vias: 156715
[NR-eagl] Layer2(M2)(V) length: 2.193072e+05um, number of vias: 196861
[NR-eagl] Layer3(M3)(H) length: 3.208220e+05um, number of vias: 35450
[NR-eagl] Layer4(M4)(V) length: 1.961010e+05um, number of vias: 15736
[NR-eagl] Layer5(M5)(H) length: 2.485992e+05um, number of vias: 7670
[NR-eagl] Layer6(M6)(V) length: 1.987660e+05um, number of vias: 4510
[NR-eagl] Layer7(M7)(H) length: 3.152580e+04um, number of vias: 5281
[NR-eagl] Layer8(M8)(V) length: 5.773815e+04um, number of vias: 0
[NR-eagl] Total length: 1.272868e+06um, number of vias: 422223
[NR-eagl] End Peak syMemory usage = 1809.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.13 seconds
Extraction called for design 'fullchip' of instances=148319 and nets=46959 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1801.777M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1911.95 CPU=0:00:07.2 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.5  real=0:00:09.0  mem= 1912.0M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 98 nets with fixed/cover wires excluded.
Info: 225 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2   |     5   |     1   |      1  |     0   |     0   |     0   |     0   | -26.80 |          0|          0|          0|  99.52  |            |           |
|     2   |     5   |     1   |      1  |     0   |     0   |     0   |     0   | -26.80 |          0|          0|          0|  99.52  |   0:00:00.0|    1969.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 228 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1969.2M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -27.004 -> -26.797 (bump = -0.207)
Begin: GigaOpt postEco optimization
Info: 98 nets with fixed/cover wires excluded.
Info: 225 clock nets excluded from IPO operation.
*info: 225 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
*info: 98 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.797 TNS Slack -6820.119 Density 99.52
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.797|  -26.797|-6820.119|-6820.119|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.787|  -26.787|-6818.779|-6818.779|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -26.784|  -26.784|-6819.295|-6819.295|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.776|  -26.776|-6818.242|-6818.242|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.765|  -26.765|-6818.062|-6818.062|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.759|  -26.759|-6817.712|-6817.712|    99.52%|   0:00:05.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.759|  -26.759|-6817.508|-6817.508|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.759|  -26.759|-6817.478|-6817.478|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.759|  -26.759|-6817.479|-6817.479|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.2 real=0:00:08.0 mem=2003.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.3 real=0:00:08.0 mem=2003.5M) ***
** GigaOpt Optimizer WNS Slack -26.759 TNS Slack -6817.479 Density 99.52
*** Starting refinePlace (0:59:46 mem=2003.5M) ***
Total net bbox length = 1.177e+06 (5.620e+05 6.146e+05) (ext = 1.808e+05)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.177e+06 (5.620e+05 6.146e+05) (ext = 1.808e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2003.5MB
*** Finished refinePlace (0:59:46 mem=2003.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2003.5M)


Density : 0.9952
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=2003.5M) ***
** GigaOpt Optimizer WNS Slack -26.759 TNS Slack -6817.479 Density 99.52
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 228 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:10.7 real=0:00:11.0 mem=2003.5M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -27.004 -> -26.759 (bump = -0.245)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -6793.774 -> -6817.379
Begin: GigaOpt TNS recovery
Info: 98 nets with fixed/cover wires excluded.
Info: 225 clock nets excluded from IPO operation.
*info: 225 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
*info: 98 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.759 TNS Slack -6817.479 Density 99.52
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.759|  -26.759|-6817.479|-6817.479|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.759|  -26.759|-6817.225|-6817.225|    99.52%|   0:00:04.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -26.759|  -26.759|-6817.207|-6817.207|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -26.759|  -26.759|-6817.195|-6817.195|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -26.759|  -26.759|-6817.043|-6817.043|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_15_/D |
| -26.759|  -26.759|-6816.427|-6816.427|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
| -26.759|  -26.759|-6816.427|-6816.427|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_12_/D |
| -26.759|  -26.759|-6816.392|-6816.392|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
| -26.759|  -26.759|-6816.375|-6816.375|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_13_/D |
| -26.760|  -26.760|-6816.370|-6816.370|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -26.760|  -26.760|-6816.359|-6816.359|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -26.761|  -26.761|-6816.358|-6816.358|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_6_/D  |
| -26.761|  -26.761|-6816.339|-6816.339|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -26.761|  -26.761|-6816.333|-6816.333|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -26.761|  -26.761|-6816.311|-6816.311|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_6_/D  |
| -26.761|  -26.761|-6816.299|-6816.299|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
| -26.761|  -26.761|-6816.256|-6816.256|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_5_/D  |
| -26.761|  -26.761|-6816.246|-6816.246|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -26.761|  -26.761|-6816.239|-6816.239|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -26.761|  -26.761|-6816.239|-6816.239|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -26.761|  -26.761|-6816.151|-6816.151|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -26.761|  -26.761|-6816.026|-6816.026|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
| -26.761|  -26.761|-6816.013|-6816.013|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -26.761|  -26.761|-6815.835|-6815.835|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.761|  -26.761|-6813.408|-6813.408|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -26.761|  -26.761|-6813.094|-6813.094|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -26.761|  -26.761|-6813.054|-6813.054|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -26.761|  -26.761|-6812.747|-6812.747|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -26.761|  -26.761|-6812.721|-6812.721|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -26.761|  -26.761|-6812.698|-6812.698|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -26.761|  -26.761|-6812.680|-6812.680|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -26.761|  -26.761|-6810.209|-6810.209|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -26.761|  -26.761|-6809.694|-6809.694|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
| -26.761|  -26.761|-6809.075|-6809.075|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -26.761|  -26.761|-6809.060|-6809.060|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -26.761|  -26.761|-6806.822|-6806.822|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -26.761|  -26.761|-6806.271|-6806.271|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
| -26.761|  -26.761|-6806.255|-6806.255|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
| -26.761|  -26.761|-6806.239|-6806.239|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
| -26.761|  -26.761|-6806.204|-6806.204|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -26.761|  -26.761|-6806.156|-6806.156|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -26.761|  -26.761|-6805.934|-6805.934|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -26.761|  -26.761|-6805.821|-6805.821|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -26.761|  -26.761|-6805.762|-6805.762|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -26.761|  -26.761|-6805.689|-6805.689|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
| -26.761|  -26.761|-6805.672|-6805.672|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
| -26.761|  -26.761|-6805.557|-6805.557|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -26.761|  -26.761|-6804.956|-6804.956|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -26.761|  -26.761|-6804.921|-6804.921|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
| -26.761|  -26.761|-6804.818|-6804.818|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
| -26.761|  -26.761|-6804.709|-6804.709|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
| -26.761|  -26.761|-6804.673|-6804.673|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -26.761|  -26.761|-6804.626|-6804.626|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
| -26.761|  -26.761|-6804.310|-6804.310|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -26.761|  -26.761|-6804.204|-6804.204|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
| -26.761|  -26.761|-6804.132|-6804.132|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
| -26.761|  -26.761|-6804.096|-6804.096|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
| -26.761|  -26.761|-6804.027|-6804.027|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -26.761|  -26.761|-6803.677|-6803.677|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
| -26.761|  -26.761|-6803.334|-6803.334|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
| -26.761|  -26.761|-6803.276|-6803.276|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
| -26.761|  -26.761|-6803.228|-6803.228|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
| -26.761|  -26.761|-6803.080|-6803.080|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
| -26.761|  -26.761|-6803.043|-6803.043|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_8_/D          |
| -26.761|  -26.761|-6802.893|-6802.893|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
| -26.761|  -26.761|-6802.873|-6802.873|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
| -26.761|  -26.761|-6802.783|-6802.783|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
| -26.761|  -26.761|-6802.693|-6802.693|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -26.761|  -26.761|-6802.518|-6802.518|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
| -26.761|  -26.761|-6802.499|-6802.499|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
| -26.761|  -26.761|-6802.425|-6802.425|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
| -26.761|  -26.761|-6802.332|-6802.332|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
| -26.761|  -26.761|-6801.788|-6801.788|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
| -26.761|  -26.761|-6801.710|-6801.710|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
| -26.761|  -26.761|-6801.399|-6801.399|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
| -26.761|  -26.761|-6801.380|-6801.380|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
| -26.761|  -26.761|-6801.344|-6801.344|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
| -26.761|  -26.761|-6801.284|-6801.284|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
| -26.761|  -26.761|-6801.245|-6801.245|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
| -26.761|  -26.761|-6801.167|-6801.167|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
| -26.761|  -26.761|-6801.095|-6801.095|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
| -26.761|  -26.761|-6801.074|-6801.074|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
| -26.761|  -26.761|-6800.954|-6800.954|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
| -26.761|  -26.761|-6800.914|-6800.914|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
| -26.761|  -26.761|-6800.804|-6800.804|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
| -26.761|  -26.761|-6800.740|-6800.740|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_9_/D                                        |
| -26.761|  -26.761|-6800.601|-6800.601|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
| -26.761|  -26.761|-6800.480|-6800.480|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
| -26.761|  -26.761|-6800.387|-6800.387|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
| -26.761|  -26.761|-6800.250|-6800.250|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
| -26.761|  -26.761|-6800.121|-6800.121|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
| -26.761|  -26.761|-6800.102|-6800.102|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
| -26.761|  -26.761|-6800.003|-6800.003|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
| -26.761|  -26.761|-6799.916|-6799.916|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
| -26.761|  -26.761|-6799.860|-6799.860|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
| -26.761|  -26.761|-6799.454|-6799.454|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
| -26.761|  -26.761|-6799.420|-6799.420|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
| -26.761|  -26.761|-6799.206|-6799.206|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
| -26.761|  -26.761|-6799.098|-6799.098|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
| -26.761|  -26.761|-6799.046|-6799.046|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
| -26.761|  -26.761|-6798.992|-6798.992|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
| -26.761|  -26.761|-6798.924|-6798.924|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
| -26.761|  -26.761|-6798.867|-6798.867|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
| -26.761|  -26.761|-6798.732|-6798.732|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
| -26.761|  -26.761|-6798.714|-6798.714|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
| -26.761|  -26.761|-6798.607|-6798.607|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
| -26.761|  -26.761|-6798.553|-6798.553|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
| -26.761|  -26.761|-6798.448|-6798.448|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
| -26.761|  -26.761|-6798.375|-6798.375|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
| -26.761|  -26.761|-6798.208|-6798.208|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -26.761|  -26.761|-6798.081|-6798.081|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
| -26.761|  -26.761|-6797.935|-6797.935|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
| -26.761|  -26.761|-6797.896|-6797.896|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
| -26.761|  -26.761|-6797.746|-6797.746|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
| -26.761|  -26.761|-6797.229|-6797.229|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
| -26.761|  -26.761|-6796.545|-6796.545|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
| -26.761|  -26.761|-6796.154|-6796.154|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
| -26.761|  -26.761|-6796.125|-6796.125|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
| -26.761|  -26.761|-6795.883|-6795.883|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
| -26.761|  -26.761|-6795.778|-6795.778|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
| -26.761|  -26.761|-6795.740|-6795.740|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
| -26.761|  -26.761|-6795.705|-6795.705|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
| -26.761|  -26.761|-6795.494|-6795.494|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
| -26.761|  -26.761|-6795.475|-6795.475|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
| -26.761|  -26.761|-6795.323|-6795.323|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
| -26.761|  -26.761|-6795.250|-6795.250|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
| -26.761|  -26.761|-6795.189|-6795.189|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
| -26.761|  -26.761|-6794.993|-6794.993|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
| -26.761|  -26.761|-6794.937|-6794.937|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
| -26.761|  -26.761|-6794.765|-6794.765|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
| -26.761|  -26.761|-6794.596|-6794.596|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
| -26.761|  -26.761|-6793.525|-6793.525|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
| -26.761|  -26.761|-6793.371|-6793.371|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
| -26.761|  -26.761|-6793.353|-6793.353|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
| -26.761|  -26.761|-6793.317|-6793.317|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
| -26.761|  -26.761|-6793.263|-6793.263|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
| -26.761|  -26.761|-6793.245|-6793.245|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
| -26.761|  -26.761|-6793.171|-6793.171|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
| -26.761|  -26.761|-6792.809|-6792.809|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
| -26.761|  -26.761|-6792.024|-6792.024|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
| -26.761|  -26.761|-6791.951|-6791.951|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
| -26.761|  -26.761|-6791.593|-6791.593|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
| -26.761|  -26.761|-6791.046|-6791.046|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
| -26.761|  -26.761|-6790.889|-6790.889|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
| -26.761|  -26.761|-6790.653|-6790.653|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
| -26.761|  -26.761|-6790.256|-6790.256|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
| -26.761|  -26.761|-6790.236|-6790.236|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
| -26.761|  -26.761|-6789.801|-6789.801|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
| -26.761|  -26.761|-6789.595|-6789.595|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
| -26.761|  -26.761|-6789.525|-6789.525|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
| -26.761|  -26.761|-6789.058|-6789.058|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
| -26.761|  -26.761|-6788.971|-6788.971|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
| -26.761|  -26.761|-6788.663|-6788.663|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
| -26.761|  -26.761|-6787.614|-6787.614|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
| -26.761|  -26.761|-6785.892|-6785.892|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
| -26.761|  -26.761|-6785.309|-6785.309|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
| -26.761|  -26.761|-6784.811|-6784.811|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -26.761|  -26.761|-6784.711|-6784.711|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -26.761|  -26.761|-6784.676|-6784.676|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -26.761|  -26.761|-6784.282|-6784.282|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -26.761|  -26.761|-6784.221|-6784.221|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -26.761|  -26.761|-6784.043|-6784.043|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
| -26.761|  -26.761|-6783.938|-6783.938|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
| -26.761|  -26.761|-6783.923|-6783.923|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
| -26.761|  -26.761|-6783.905|-6783.905|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
| -26.761|  -26.761|-6781.567|-6781.567|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
| -26.761|  -26.761|-6781.549|-6781.549|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
| -26.761|  -26.761|-6781.438|-6781.438|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
| -26.761|  -26.761|-6781.401|-6781.401|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
| -26.761|  -26.761|-6781.381|-6781.381|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
| -26.761|  -26.761|-6781.327|-6781.327|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
| -26.761|  -26.761|-6781.237|-6781.237|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -26.761|  -26.761|-6780.999|-6780.999|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
| -26.761|  -26.761|-6780.883|-6780.883|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
| -26.761|  -26.761|-6780.579|-6780.579|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
| -26.761|  -26.761|-6780.221|-6780.221|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
| -26.761|  -26.761|-6780.145|-6780.145|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
| -26.761|  -26.761|-6779.699|-6779.699|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
| -26.761|  -26.761|-6779.601|-6779.601|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -26.761|  -26.761|-6778.892|-6778.892|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -26.761|  -26.761|-6778.493|-6778.493|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
| -26.761|  -26.761|-6778.477|-6778.477|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -26.761|  -26.761|-6778.246|-6778.246|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -26.761|  -26.761|-6777.972|-6777.972|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -26.761|  -26.761|-6777.911|-6777.911|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -26.761|  -26.761|-6777.670|-6777.670|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
| -26.761|  -26.761|-6777.147|-6777.147|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
| -26.761|  -26.761|-6776.923|-6776.923|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
| -26.761|  -26.761|-6776.843|-6776.843|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
| -26.761|  -26.761|-6776.731|-6776.731|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -26.761|  -26.761|-6776.713|-6776.713|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
| -26.761|  -26.761|-6776.200|-6776.200|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -26.761|  -26.761|-6775.832|-6775.832|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -26.761|  -26.761|-6775.653|-6775.653|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -26.761|  -26.761|-6774.492|-6774.492|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -26.761|  -26.761|-6774.456|-6774.456|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -26.761|  -26.761|-6756.159|-6756.159|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.761|  -26.761|-6754.599|-6754.599|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_0_/D                                       |
| -26.761|  -26.761|-6752.642|-6752.642|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -26.761|  -26.761|-6752.526|-6752.526|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -26.761|  -26.761|-6739.407|-6739.407|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
| -26.761|  -26.761|-6738.721|-6738.721|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -26.761|  -26.761|-6738.521|-6738.521|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_27_/E                             |
| -26.761|  -26.761|-6738.504|-6738.504|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_27_/E                             |
| -26.761|  -26.761|-6735.834|-6735.834|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -26.761|  -26.761|-6734.767|-6734.767|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -26.761|  -26.761|-6730.642|-6730.642|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_0_/D                                       |
| -26.761|  -26.761|-6730.264|-6730.264|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:08 real=0:01:23 mem=2001.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:08 real=0:01:23 mem=2001.5M) ***
** GigaOpt Optimizer WNS Slack -26.761 TNS Slack -6730.256 Density 99.56
*** Starting refinePlace (1:01:01 mem=2001.5M) ***
Total net bbox length = 1.178e+06 (5.624e+05 6.152e+05) (ext = 1.808e+05)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.178e+06 (5.624e+05 6.152e+05) (ext = 1.808e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2001.5MB
*** Finished refinePlace (1:01:01 mem=2001.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2001.5M)


Density : 0.9956
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=2001.5M) ***
** GigaOpt Optimizer WNS Slack -26.761 TNS Slack -6730.256 Density 99.56
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 228 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:10 real=0:01:26 mem=2001.5M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.115%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 98 nets with fixed/cover wires excluded.
Info: 225 clock nets excluded from IPO operation.
*info: 225 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
*info: 98 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.761 TNS Slack -6730.256 Density 99.56
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:02.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:02.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.2 real=0:00:13.0 mem=2001.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.3 real=0:00:13.0 mem=2001.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 228 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:14.0 real=0:00:14.0 mem=2001.5M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:09:52, real = 0:10:07, mem = 1826.6M, totSessionCpu=1:01:21 **
** Profile ** Start :  cpu=0:00:00.0, mem=1826.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=1826.6M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1834.6M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1834.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.761 | -26.761 |  0.398  |
|           TNS (ns):| -6730.3 | -6730.3 |  0.000  |
|    Violating Paths:|  2728   |  2728   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.039%
       (99.557% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1834.6M
Info: 98 nets with fixed/cover wires excluded.
Info: 225 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.81MB/1513.81MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.81MB/1513.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.81MB/1513.81MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 23:54:56 (2025-Mar-15 06:54:56 GMT)
2025-Mar-14 23:54:56 (2025-Mar-15 06:54:56 GMT): 10%
2025-Mar-14 23:54:56 (2025-Mar-15 06:54:56 GMT): 20%
2025-Mar-14 23:54:56 (2025-Mar-15 06:54:56 GMT): 30%
2025-Mar-14 23:54:56 (2025-Mar-15 06:54:56 GMT): 40%
2025-Mar-14 23:54:57 (2025-Mar-15 06:54:57 GMT): 50%
2025-Mar-14 23:54:57 (2025-Mar-15 06:54:57 GMT): 60%
2025-Mar-14 23:54:57 (2025-Mar-15 06:54:57 GMT): 70%
2025-Mar-14 23:54:57 (2025-Mar-15 06:54:57 GMT): 80%
2025-Mar-14 23:54:57 (2025-Mar-15 06:54:57 GMT): 90%

Finished Levelizing
2025-Mar-14 23:54:57 (2025-Mar-15 06:54:57 GMT)

Starting Activity Propagation
2025-Mar-14 23:54:57 (2025-Mar-15 06:54:57 GMT)
2025-Mar-14 23:54:57 (2025-Mar-15 06:54:57 GMT): 10%
2025-Mar-14 23:54:58 (2025-Mar-15 06:54:58 GMT): 20%

Finished Activity Propagation
2025-Mar-14 23:54:59 (2025-Mar-15 06:54:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1519.39MB/1519.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 23:54:59 (2025-Mar-15 06:54:59 GMT)
 ... Calculating switching power
2025-Mar-14 23:54:59 (2025-Mar-15 06:54:59 GMT): 10%
2025-Mar-14 23:54:59 (2025-Mar-15 06:54:59 GMT): 20%
2025-Mar-14 23:54:59 (2025-Mar-15 06:54:59 GMT): 30%
2025-Mar-14 23:54:59 (2025-Mar-15 06:54:59 GMT): 40%
2025-Mar-14 23:54:59 (2025-Mar-15 06:54:59 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 23:55:01 (2025-Mar-15 06:55:01 GMT): 60%
2025-Mar-14 23:55:04 (2025-Mar-15 06:55:04 GMT): 70%
2025-Mar-14 23:55:07 (2025-Mar-15 06:55:07 GMT): 80%
2025-Mar-14 23:55:08 (2025-Mar-15 06:55:08 GMT): 90%

Finished Calculating power
2025-Mar-14 23:55:08 (2025-Mar-15 06:55:08 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1519.40MB/1519.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1519.40MB/1519.40MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:13, mem(process/total)=1519.40MB/1519.40MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 23:55:08 (2025-Mar-15 06:55:08 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.32422299 	   60.4562%
Total Switching Power:      66.26131235 	   35.9841%
Total Leakage Power:         6.55487490 	    3.5597%
Total Power:               184.14041003
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.17       3.337      0.3052       48.81       26.51
Macro                                  0       1.006       4.848       5.854       3.179
IO                                     0           0     7.6e-07     7.6e-07   4.127e-07
Combinational                       61.2       53.34       1.368       115.9       62.95
Clock (Combinational)              4.954       8.576     0.03375       13.56       7.366
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.3       66.26       6.555       184.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.3       66.26       6.555       184.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.954       8.576     0.03375       13.56       7.366
-----------------------------------------------------------------------------------------
Total                              4.954       8.576     0.03375       13.56       7.366
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	    0.5526
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.6847e-10 F
* 		Total instances in design: 148309
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 108635
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1531.68MB/1531.68MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -26.761  TNS Slack -6730.256 Density 99.56
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.56%|        -| -26.761|-6730.256|   0:00:00.0| 2003.4M|
|    99.56%|        0| -26.761|-6730.256|   0:00:03.0| 2009.4M|
|    99.56%|        0| -26.761|-6730.256|   0:00:31.0| 2015.4M|
|    99.56%|        3| -26.761|-6730.256|   0:00:04.0| 2019.9M|
|    99.54%|      737| -26.742|-6729.907|   0:00:13.0| 2026.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -26.742  TNS Slack -6729.907 Density 99.54
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 228 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:53.6) (real = 0:00:54.0) **
Executing incremental physical updates
*** Starting refinePlace (1:02:31 mem=1992.1M) ***
Total net bbox length = 1.178e+06 (5.624e+05 6.152e+05) (ext = 1.808e+05)
Density distribution unevenness ratio = 1.943%
Density distribution unevenness ratio = 1.942%
Move report: Timing Driven Placement moves 76821 insts, mean move: 0.45 um, max move: 13.60 um
	Max move on inst (core_instance/sfp_instance/FE_USKC9174_CTS_35): (328.40, 44.20) --> (338.40, 47.80)
	Runtime: CPU: 0:00:15.7 REAL: 0:00:16.0 MEM: 2080.9MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.172e+06 (5.612e+05 6.106e+05) (ext = 1.808e+05)
Runtime: CPU: 0:00:15.8 REAL: 0:00:16.0 MEM: 2080.9MB
*** Finished refinePlace (1:02:47 mem=2080.9M) ***
Checking setup slack degradation ...
Info: 98 nets with fixed/cover wires excluded.
Info: 225 clock nets excluded from IPO operation.
Info: 98 nets with fixed/cover wires excluded.
Info: 225 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.742|  -26.742|-6729.907|-6729.907|    99.54%|   0:00:01.0| 2115.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2115.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2115.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 228 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1778.39MB/1778.39MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1778.39MB/1778.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1778.39MB/1778.39MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 23:56:28 (2025-Mar-15 06:56:28 GMT)
2025-Mar-14 23:56:28 (2025-Mar-15 06:56:28 GMT): 10%
2025-Mar-14 23:56:28 (2025-Mar-15 06:56:28 GMT): 20%
2025-Mar-14 23:56:28 (2025-Mar-15 06:56:28 GMT): 30%
2025-Mar-14 23:56:28 (2025-Mar-15 06:56:28 GMT): 40%
2025-Mar-14 23:56:28 (2025-Mar-15 06:56:28 GMT): 50%
2025-Mar-14 23:56:28 (2025-Mar-15 06:56:28 GMT): 60%
2025-Mar-14 23:56:28 (2025-Mar-15 06:56:28 GMT): 70%
2025-Mar-14 23:56:28 (2025-Mar-15 06:56:28 GMT): 80%
2025-Mar-14 23:56:28 (2025-Mar-15 06:56:28 GMT): 90%

Finished Levelizing
2025-Mar-14 23:56:28 (2025-Mar-15 06:56:28 GMT)

Starting Activity Propagation
2025-Mar-14 23:56:28 (2025-Mar-15 06:56:28 GMT)
2025-Mar-14 23:56:29 (2025-Mar-15 06:56:29 GMT): 10%
2025-Mar-14 23:56:29 (2025-Mar-15 06:56:29 GMT): 20%

Finished Activity Propagation
2025-Mar-14 23:56:30 (2025-Mar-15 06:56:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1778.39MB/1778.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 23:56:30 (2025-Mar-15 06:56:30 GMT)
 ... Calculating switching power
2025-Mar-14 23:56:31 (2025-Mar-15 06:56:31 GMT): 10%
2025-Mar-14 23:56:31 (2025-Mar-15 06:56:31 GMT): 20%
2025-Mar-14 23:56:31 (2025-Mar-15 06:56:31 GMT): 30%
2025-Mar-14 23:56:31 (2025-Mar-15 06:56:31 GMT): 40%
2025-Mar-14 23:56:31 (2025-Mar-15 06:56:31 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 23:56:32 (2025-Mar-15 06:56:32 GMT): 60%
2025-Mar-14 23:56:36 (2025-Mar-15 06:56:36 GMT): 70%
2025-Mar-14 23:56:39 (2025-Mar-15 06:56:39 GMT): 80%
2025-Mar-14 23:56:39 (2025-Mar-15 06:56:39 GMT): 90%

Finished Calculating power
2025-Mar-14 23:56:40 (2025-Mar-15 06:56:40 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1778.39MB/1778.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1778.39MB/1778.39MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:13, mem(process/total)=1778.39MB/1778.39MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 23:56:40 (2025-Mar-15 06:56:40 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.17172339 	   60.4407%
Total Switching Power:      66.21419891 	   35.9987%
Total Leakage Power:         6.54920295 	    3.5606%
Total Power:               183.93512504
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.17       3.332      0.3052       48.81       26.54
Macro                                  0       1.006       4.848       5.854       3.182
IO                                     0           0     7.6e-07     7.6e-07   4.132e-07
Combinational                      61.05        53.3       1.362       115.7       62.91
Clock (Combinational)              4.954       8.576     0.03375       13.56       7.374
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.2       66.21       6.549       183.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.2       66.21       6.549       183.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.954       8.576     0.03375       13.56       7.374
-----------------------------------------------------------------------------------------
Total                              4.954       8.576     0.03375       13.56       7.374
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	    0.5526
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.6813e-10 F
* 		Total instances in design: 148308
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 108635
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1779.16MB/1779.16MB)

*** Finished Leakage Power Optimization (cpu=0:01:31, real=0:01:31, mem=1868.66M, totSessionCpu=1:03:08).
Extraction called for design 'fullchip' of instances=148308 and nets=46948 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1841.816M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1949.02 CPU=0:00:07.3 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.6  real=0:00:09.0  mem= 1949.0M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1553.39MB/1553.39MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1553.40MB/1553.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1553.40MB/1553.40MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-14 23:56:54 (2025-Mar-15 06:56:54 GMT)
2025-Mar-14 23:56:54 (2025-Mar-15 06:56:54 GMT): 10%
2025-Mar-14 23:56:54 (2025-Mar-15 06:56:54 GMT): 20%

Finished Activity Propagation
2025-Mar-14 23:56:55 (2025-Mar-15 06:56:55 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1553.97MB/1553.97MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 23:56:56 (2025-Mar-15 06:56:56 GMT)
 ... Calculating switching power
2025-Mar-14 23:56:56 (2025-Mar-15 06:56:56 GMT): 10%
2025-Mar-14 23:56:56 (2025-Mar-15 06:56:56 GMT): 20%
2025-Mar-14 23:56:56 (2025-Mar-15 06:56:56 GMT): 30%
2025-Mar-14 23:56:56 (2025-Mar-15 06:56:56 GMT): 40%
2025-Mar-14 23:56:56 (2025-Mar-15 06:56:56 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 23:56:57 (2025-Mar-15 06:56:57 GMT): 60%
2025-Mar-14 23:57:01 (2025-Mar-15 06:57:01 GMT): 70%
2025-Mar-14 23:57:04 (2025-Mar-15 06:57:04 GMT): 80%
2025-Mar-14 23:57:04 (2025-Mar-15 06:57:04 GMT): 90%

Finished Calculating power
2025-Mar-14 23:57:05 (2025-Mar-15 06:57:05 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1554.57MB/1554.57MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1554.57MB/1554.57MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1554.57MB/1554.57MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 23:57:05 (2025-Mar-15 06:57:05 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.17162358 	   60.4407%
Total Switching Power:      66.21419891 	   35.9987%
Total Leakage Power:         6.54920295 	    3.5606%
Total Power:               183.93502525
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.17       3.332      0.3052       48.81       26.54
Macro                                  0       1.006       4.848       5.854       3.182
IO                                     0           0     7.6e-07     7.6e-07   4.132e-07
Combinational                      61.05        53.3       1.362       115.7       62.91
Clock (Combinational)              4.954       8.576     0.03375       13.56       7.374
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.2       66.21       6.549       183.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.2       66.21       6.549       183.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.954       8.576     0.03375       13.56       7.374
-----------------------------------------------------------------------------------------
Total                              4.954       8.576     0.03375       13.56       7.374
-----------------------------------------------------------------------------------------
Total leakage power = 6.5492 mW
Cell usage statistics:  
Library tcbn65gpluswc , 148305 cells ( 100.000000%) , 6.5492 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1566.91MB/1566.91MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:12:04, real = 0:12:19, mem = 1868.5M, totSessionCpu=1:03:33 **
** Profile ** Start :  cpu=0:00:00.0, mem=1868.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=1868.5M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1878.5M
** Profile ** Total reports :  cpu=0:00:02.6, mem=1868.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1868.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.742 | -26.742 |  0.086  |
|           TNS (ns):| -6730.6 | -6730.6 |  0.000  |
|    Violating Paths:|  2723   |  2723   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.018%
       (99.536% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1868.5M
**optDesign ... cpu = 0:12:08, real = 0:12:23, mem = 1868.5M, totSessionCpu=1:03:37 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          12  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 21 warning(s), 12 error(s)

**ccopt_design ... cpu = 0:14:31, real = 0:14:45, mem = 1796.3M, totSessionCpu=1:03:37 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1802.3M, totSessionCpu=1:03:40 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1802.3M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 642
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 642
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:03:41 mem=1802.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.7 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:09.0 totSessionCpu=0:00:22.7 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:11.8 real=0:00:11.0 totSessionCpu=0:00:22.8 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [17584 node(s), 21797 edge(s), 1 view(s)] (fixHold) cpu=0:00:13.8 real=0:00:13.0 totSessionCpu=0:00:24.8 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:15.1 real=0:00:16.0 totSessionCpu=1:03:56 mem=1802.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1802.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1810.3M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1810.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=1810.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1810.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.742 | -26.742 |  0.086  |
|           TNS (ns):| -6730.6 | -6730.6 |  0.000  |
|    Violating Paths:|  2723   |  2723   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.066  | -0.066  |  0.000  |
|           TNS (ns):| -4.684  | -4.684  |  0.000  |
|    Violating Paths:|   163   |   163   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.018%
       (99.536% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1802.3M, totSessionCpu=1:04:01 **
*info: Run optDesign holdfix with 1 thread.
Info: 98 nets with fixed/cover wires excluded.
Info: 225 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:20.9 real=0:00:21.0 totSessionCpu=1:04:02 mem=2035.2M density=99.536% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0661
      TNS :      -4.6851
      #VP :          163
  Density :      99.536%
------------------------------------------------------------------------------------------
 cpu=0:00:21.4 real=0:00:22.0 totSessionCpu=1:04:02 mem=2035.2M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0661
      TNS :      -4.6851
      #VP :          163
  Density :      99.536%
------------------------------------------------------------------------------------------
 cpu=0:00:21.6 real=0:00:22.0 totSessionCpu=1:04:02 mem=2035.2M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:21.8 real=0:00:22.0 totSessionCpu=1:04:03 mem=2035.2M density=99.536% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 317 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:21.9 real=0:00:22.0 totSessionCpu=1:04:03 mem=2035.2M density=99.536%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1861.5M, totSessionCpu=1:04:03 **
** Profile ** Start :  cpu=0:00:00.0, mem=1861.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=1861.5M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:09.0 totSessionCpu=0:00:35.5 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-3:0-7.-3, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:11.3, mem=1871.5M
** Profile ** Total reports :  cpu=0:00:02.7, mem=1863.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1863.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.742 | -26.742 |  0.086  |
|           TNS (ns):| -6730.6 | -6730.6 |  0.000  |
|    Violating Paths:|  2723   |  2723   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.066  | -0.066  |  0.000  |
|           TNS (ns):| -4.684  | -4.684  |  0.000  |
|    Violating Paths:|   163   |   163   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.018%
       (99.536% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1863.5M
**optDesign ... cpu = 0:00:38, real = 0:00:40, mem = 1861.5M, totSessionCpu=1:04:18 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 70 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=1861.5M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1446.04 (MB), peak = 1779.90 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1801.3M, init mem=1801.3M)
Overlapping with other instance:	82980
Orientation Violation:	73894
*info: Placed = 148308         (Fixed = 99)
*info: Unplaced = 0           
Placement Density:99.54%(917866/922147)
Finished checkPlace (cpu: total=0:00:01.8, vio checks=0:00:00.7; mem=1801.3M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (98) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1801.3M) ***
#Start route 228 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar 15 00:12:34 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ connects to NET core_instance/CTS_102 at location ( 528.700 545.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ connects to NET core_instance/CTS_102 at location ( 540.300 548.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ connects to NET core_instance/CTS_102 at location ( 538.700 547.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ connects to NET core_instance/CTS_102 at location ( 532.700 547.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_66_ connects to NET core_instance/CTS_102 at location ( 532.100 549.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ connects to NET core_instance/CTS_102 at location ( 530.500 550.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ connects to NET core_instance/CTS_102 at location ( 527.300 548.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_70_ connects to NET core_instance/CTS_102 at location ( 524.300 547.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ connects to NET core_instance/CTS_102 at location ( 532.900 540.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ connects to NET core_instance/CTS_102 at location ( 531.500 541.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_70_ connects to NET core_instance/CTS_102 at location ( 525.300 541.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ connects to NET core_instance/CTS_102 at location ( 525.900 538.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ connects to NET core_instance/CTS_102 at location ( 537.300 538.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_ connects to NET core_instance/CTS_102 at location ( 538.100 541.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ connects to NET core_instance/CTS_102 at location ( 537.300 534.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ connects to NET core_instance/CTS_102 at location ( 538.100 529.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ connects to NET core_instance/CTS_102 at location ( 535.900 530.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_ connects to NET core_instance/CTS_102 at location ( 531.100 527.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ connects to NET core_instance/CTS_102 at location ( 524.300 527.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_ connects to NET core_instance/CTS_102 at location ( 526.700 525.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_102 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_101 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_72 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_71 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_70 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_69 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_68 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_67 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_29 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_27 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_26 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_25 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_65 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 46946 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_OFC105_out_78_ core_instance/sfp_instance/FE_OCPC8162_n2620. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC109_out_76_ core_instance/sfp_instance/U3998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18816. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FILLER_25690. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FE_OFC135_out_63_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC137_out_62_ FILLER_25224. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC13_out_124_ core_instance/sfp_instance/U4981. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC157_out_52_ FILLER_19011. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FE_OFC167_out_47_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FILLER_25434. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FILLER_25677. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC189_out_36_ core_instance/sfp_instance/U1659. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC191_out_35_ FILLER_23868. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC197_out_32_ core_instance/sfp_instance/U1849. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC19_out_121_ core_instance/sfp_instance/U4985. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC209_out_26_ FILLER_33831. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC211_out_25_ FILLER_33358. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32610. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32611. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 54749 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1515.82 (MB), peak = 1779.90 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 436.035 430.300 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 496.920 495.090 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 491.720 487.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 491.120 491.490 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.320 482.490 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.320 480.690 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 505.920 496.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 501.920 496.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.120 486.090 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.320 487.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 504.520 505.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.720 491.490 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.920 495.090 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 501.320 505.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 496.120 500.490 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 493.920 489.690 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 493.120 502.290 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 486.920 500.490 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 506.920 504.090 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 489.720 493.290 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#86 routed nets are extracted.
#    86 (0.18%) extracted nets are partially routed.
#12 routed nets are imported.
#130 (0.28%) nets are without wires.
#46720 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 46948.
#
#Number of eco nets is 86
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 15 00:12:42 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 15 00:12:43 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5198         901      124949    95.38%
#  Metal 2        V        3894         706      124949    13.47%
#  Metal 3        H        5275         824      124949    13.16%
#  Metal 4        V        4111         489      124949    13.10%
#  Metal 5        H        6099           0      124949     0.01%
#  Metal 6        V        4600           0      124949     0.02%
#  Metal 7        H        1424         100      124949     2.51%
#  Metal 8        V        1150           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31752       7.60%  999592    17.21%
#
#  228 nets (0.49%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1532.40 (MB), peak = 1779.90 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1536.30 (MB), peak = 1779.90 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1536.43 (MB), peak = 1779.90 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1547.50 (MB), peak = 1779.90 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1538.20 (MB), peak = 1779.90 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
#Total number of nets with skipped attribute = 45144 (skipped).
#Total number of routable nets = 228.
#Total number of nets in the design = 46948.
#
#212 routable nets have only global wires.
#16 routable nets have only detail routed wires.
#45144 skipped nets have only detail routed wires.
#212 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#16 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                212               0  
#------------------------------------------------
#        Total                212               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                228                314           44830  
#-------------------------------------------------------------------
#        Total                228                314           44830  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      3(0.03%)   (0.03%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 38926 um.
#Total half perimeter of net bounding box = 15608 um.
#Total wire length on LAYER M1 = 5 um.
#Total wire length on LAYER M2 = 612 um.
#Total wire length on LAYER M3 = 21218 um.
#Total wire length on LAYER M4 = 16954 um.
#Total wire length on LAYER M5 = 134 um.
#Total wire length on LAYER M6 = 3 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15660
#Total number of multi-cut vias = 75 (  0.5%)
#Total number of single cut vias = 15585 ( 99.5%)
#Up-Via Summary (total 15660):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5503 ( 98.7%)        75 (  1.3%)       5578
#  Metal 2        4836 (100.0%)         0 (  0.0%)       4836
#  Metal 3        5158 (100.0%)         0 (  0.0%)       5158
#  Metal 4          86 (100.0%)         0 (  0.0%)         86
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                15585 ( 99.5%)        75 (  0.5%)      15660 
#
#Total number of involved priority nets 212
#Maximum src to sink distance for priority net 370.8
#Average of max src_to_sink distance for priority net 59.6
#Average of ave src_to_sink distance for priority net 37.7
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1540.52 (MB), peak = 1779.90 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1530.71 (MB), peak = 1779.90 (MB)
#Start Track Assignment.
#Done with 1534 horizontal wires in 4 hboxes and 793 vertical wires in 3 hboxes.
#Done with 21 horizontal wires in 4 hboxes and 9 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 40176 um.
#Total half perimeter of net bounding box = 15608 um.
#Total wire length on LAYER M1 = 1146 um.
#Total wire length on LAYER M2 = 620 um.
#Total wire length on LAYER M3 = 21233 um.
#Total wire length on LAYER M4 = 17017 um.
#Total wire length on LAYER M5 = 157 um.
#Total wire length on LAYER M6 = 4 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15368
#Total number of multi-cut vias = 75 (  0.5%)
#Total number of single cut vias = 15293 ( 99.5%)
#Up-Via Summary (total 15368):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5371 ( 98.6%)        75 (  1.4%)       5446
#  Metal 2        4703 (100.0%)         0 (  0.0%)       4703
#  Metal 3        5136 (100.0%)         0 (  0.0%)       5136
#  Metal 4          82 (100.0%)         0 (  0.0%)         82
#  Metal 5           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                15293 ( 99.5%)        75 (  0.5%)      15368 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1547.12 (MB), peak = 1779.90 (MB)
#
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 41.82 (MB)
#Total memory = 1547.12 (MB)
#Peak memory = 1779.90 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1585.57 (MB), peak = 1779.90 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1576.97 (MB), peak = 1779.90 (MB)
#    completing 30% with 4 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1577.46 (MB), peak = 1779.90 (MB)
#    completing 40% with 19 violations
#    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1584.42 (MB), peak = 1779.90 (MB)
#    completing 50% with 24 violations
#    cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1578.90 (MB), peak = 1779.90 (MB)
#    completing 60% with 27 violations
#    cpu time = 00:00:45, elapsed time = 00:00:45, memory = 1571.00 (MB), peak = 1779.90 (MB)
#    completing 70% with 28 violations
#    cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1579.58 (MB), peak = 1779.90 (MB)
#    completing 80% with 28 violations
#    cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1588.62 (MB), peak = 1779.90 (MB)
#    completing 90% with 28 violations
#    cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1588.63 (MB), peak = 1779.90 (MB)
#    completing 100% with 28 violations
#    cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1588.63 (MB), peak = 1779.90 (MB)
# ECO: 2.7% of the total area was rechecked for DRC, and 15.5% required routing.
#    number of violations = 28
#
#    By Layer and Type :
#	          Short   CutSpc   CShort   MinCut   AdjCut   Totals
#	M1           20        2        1        3        1       27
#	M2            1        0        0        0        0        1
#	Totals       21        2        1        3        1       28
#1782 out of 148308 instances need to be verified(marked ipoed).
#10.0% of the total area is being checked for drcs
#10.0% of the total area was checked
#    number of violations = 28
#
#    By Layer and Type :
#	          Short   CutSpc   CShort   MinCut   AdjCut   Totals
#	M1           20        2        1        3        1       27
#	M2            1        0        0        0        0        1
#	Totals       21        2        1        3        1       28
#cpu time = 00:00:58, elapsed time = 00:00:58, memory = 1578.90 (MB), peak = 1779.90 (MB)
#start 1st optimization iteration ...
#    number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   MinCut   Totals
#	M1            3        8        2        2       15
#	M2            1        0        0        0        1
#	Totals        4        8        2        2       16
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1553.07 (MB), peak = 1779.90 (MB)
#start 2nd optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            3        2        5
#	Totals        3        2        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.25 (MB), peak = 1779.90 (MB)
#start 3rd optimization iteration ...
#    number of violations = 7
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            5        2        7
#	Totals        5        2        7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.57 (MB), peak = 1779.90 (MB)
#start 4th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            3        2        5
#	Totals        3        2        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.65 (MB), peak = 1779.90 (MB)
#start 5th optimization iteration ...
#    number of violations = 7
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            5        2        7
#	Totals        5        2        7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.66 (MB), peak = 1779.90 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 33825 um.
#Total half perimeter of net bounding box = 15608 um.
#Total wire length on LAYER M1 = 93 um.
#Total wire length on LAYER M2 = 5585 um.
#Total wire length on LAYER M3 = 16289 um.
#Total wire length on LAYER M4 = 11858 um.
#Total wire length on LAYER M5 = 1 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12661
#Total number of multi-cut vias = 219 (  1.7%)
#Total number of single cut vias = 12442 ( 98.3%)
#Up-Via Summary (total 12661):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5415 ( 96.1%)       219 (  3.9%)       5634
#  Metal 2        4226 (100.0%)         0 (  0.0%)       4226
#  Metal 3        2799 (100.0%)         0 (  0.0%)       2799
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                12442 ( 98.3%)       219 (  1.7%)      12661 
#
#Total number of DRC violations = 7
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 7
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:01:01
#Elapsed time = 00:01:01
#Increased memory = -11.43 (MB)
#Total memory = 1535.70 (MB)
#Peak memory = 1779.90 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:01
#Elapsed time = 00:01:01
#Increased memory = -11.43 (MB)
#Total memory = 1535.70 (MB)
#Peak memory = 1779.90 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:15
#Elapsed time = 00:01:15
#Increased memory = -30.16 (MB)
#Total memory = 1475.48 (MB)
#Peak memory = 1779.90 (MB)
#Number of warnings = 85
#Total number of warnings = 158
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 15 00:13:49 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar 15 00:13:49 2025
#
#Generating timing data, please wait...
#45372 total nets, 228 already routed, 228 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1886.76 CPU=0:00:08.3 REAL=0:00:08.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1460.43 (MB), peak = 1779.90 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_3097.tif.gz ...
#Read in timing information for 358 ports, 39673 instances from timing file .timing_file_3097.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 46946 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 54749 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#314/45372 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1468.09 (MB), peak = 1779.90 (MB)
#Merging special wires...
#Number of eco nets is 1238
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 15 00:14:14 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 15 00:14:15 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5198         901      124949    95.38%
#  Metal 2        V        3894         706      124949    13.47%
#  Metal 3        H        5275         824      124949    13.16%
#  Metal 4        V        4111         489      124949    13.10%
#  Metal 5        H        6099           0      124949     0.01%
#  Metal 6        V        4600           0      124949     0.02%
#  Metal 7        H        1424         100      124949     2.51%
#  Metal 8        V        1150           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31752       7.60%  999592    17.21%
#
#  228 nets (0.49%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1483.25 (MB), peak = 1779.90 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1486.71 (MB), peak = 1779.90 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1500.29 (MB), peak = 1779.90 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1509.14 (MB), peak = 1779.90 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1541.04 (MB), peak = 1779.90 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
#Total number of routable nets = 45372.
#Total number of nets in the design = 46948.
#
#44670 routable nets have only global wires.
#702 routable nets have only detail routed wires.
#314 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#228 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                314           44356  
#------------------------------------------------
#        Total                314           44356  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                228                314           44830  
#-------------------------------------------------------------------
#        Total                228                314           44830  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-7)        (8-10)       (11-14)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     36(0.35%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.35%)
#   Metal 2    695(0.64%)    165(0.15%)     50(0.05%)      3(0.00%)   (0.84%)
#   Metal 3     48(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    779(0.09%)    165(0.02%)     50(0.01%)      3(0.00%)   (0.12%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 14
#  Overflow after GR: 0.02% H + 0.19% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1249136 um.
#Total half perimeter of net bounding box = 1224832 um.
#Total wire length on LAYER M1 = 472 um.
#Total wire length on LAYER M2 = 255293 um.
#Total wire length on LAYER M3 = 367386 um.
#Total wire length on LAYER M4 = 237902 um.
#Total wire length on LAYER M5 = 199391 um.
#Total wire length on LAYER M6 = 124635 um.
#Total wire length on LAYER M7 = 22662 um.
#Total wire length on LAYER M8 = 41394 um.
#Total number of vias = 301820
#Total number of multi-cut vias = 219 (  0.1%)
#Total number of single cut vias = 301601 ( 99.9%)
#Up-Via Summary (total 301820):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      149522 ( 99.9%)       219 (  0.1%)     149741
#  Metal 2       97826 (100.0%)         0 (  0.0%)      97826
#  Metal 3       28230 (100.0%)         0 (  0.0%)      28230
#  Metal 4       13424 (100.0%)         0 (  0.0%)      13424
#  Metal 5        5730 (100.0%)         0 (  0.0%)       5730
#  Metal 6        3739 (100.0%)         0 (  0.0%)       3739
#  Metal 7        3130 (100.0%)         0 (  0.0%)       3130
#-----------------------------------------------------------
#               301601 ( 99.9%)       219 (  0.1%)     301820 
#
#Max overcon = 14 tracks.
#Total overcon = 0.12%.
#Worst layer Gcell overcon rate = 0.04%.
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1541.29 (MB), peak = 1779.90 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.67 (MB), peak = 1779.90 (MB)
#Start Track Assignment.
#Done with 59876 horizontal wires in 4 hboxes and 61026 vertical wires in 3 hboxes.
#Done with 12113 horizontal wires in 4 hboxes and 10657 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1288134 um.
#Total half perimeter of net bounding box = 1224832 um.
#Total wire length on LAYER M1 = 29909 um.
#Total wire length on LAYER M2 = 253320 um.
#Total wire length on LAYER M3 = 376339 um.
#Total wire length on LAYER M4 = 238004 um.
#Total wire length on LAYER M5 = 200964 um.
#Total wire length on LAYER M6 = 125014 um.
#Total wire length on LAYER M7 = 22887 um.
#Total wire length on LAYER M8 = 41698 um.
#Total number of vias = 301820
#Total number of multi-cut vias = 219 (  0.1%)
#Total number of single cut vias = 301601 ( 99.9%)
#Up-Via Summary (total 301820):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      149522 ( 99.9%)       219 (  0.1%)     149741
#  Metal 2       97826 (100.0%)         0 (  0.0%)      97826
#  Metal 3       28230 (100.0%)         0 (  0.0%)      28230
#  Metal 4       13424 (100.0%)         0 (  0.0%)      13424
#  Metal 5        5730 (100.0%)         0 (  0.0%)       5730
#  Metal 6        3739 (100.0%)         0 (  0.0%)       3739
#  Metal 7        3130 (100.0%)         0 (  0.0%)       3130
#-----------------------------------------------------------
#               301601 ( 99.9%)       219 (  0.1%)     301820 
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1527.44 (MB), peak = 1779.90 (MB)
#
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = 67.95 (MB)
#Total memory = 1527.44 (MB)
#Peak memory = 1779.90 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 32 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1556.67 (MB), peak = 1779.90 (MB)
#    completing 20% with 43 violations
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1558.52 (MB), peak = 1779.90 (MB)
#    completing 30% with 3237 violations
#    cpu time = 00:01:18, elapsed time = 00:01:18, memory = 1563.47 (MB), peak = 1779.90 (MB)
#    completing 40% with 6984 violations
#    cpu time = 00:03:17, elapsed time = 00:03:17, memory = 1563.20 (MB), peak = 1779.90 (MB)
#    completing 50% with 14402 violations
#    cpu time = 00:06:04, elapsed time = 00:06:04, memory = 1576.03 (MB), peak = 1779.90 (MB)
#    completing 60% with 21006 violations
#    cpu time = 00:08:24, elapsed time = 00:08:24, memory = 1584.63 (MB), peak = 1779.90 (MB)
#    completing 70% with 25665 violations
#    cpu time = 00:09:55, elapsed time = 00:09:55, memory = 1590.55 (MB), peak = 1779.90 (MB)
#    completing 80% with 26300 violations
#    cpu time = 00:10:14, elapsed time = 00:10:14, memory = 1578.48 (MB), peak = 1779.90 (MB)
#    completing 90% with 26300 violations
#    cpu time = 00:10:15, elapsed time = 00:10:15, memory = 1578.65 (MB), peak = 1779.90 (MB)
#    completing 100% with 26300 violations
#    cpu time = 00:10:17, elapsed time = 00:10:17, memory = 1573.32 (MB), peak = 1779.90 (MB)
#    number of violations = 26301
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1          737      159     2443     9937     1480      619      465    15840
#	M2         4411     3506     2367        1        1        0      161    10447
#	M3            3        1        7        0        0        0        0       11
#	M4            0        0        3        0        0        0        0        3
#	Totals     5151     3666     4820     9938     1481      619      626    26301
#cpu time = 00:10:17, elapsed time = 00:10:17, memory = 1573.53 (MB), peak = 1779.90 (MB)
#start 1st optimization iteration ...
#    completing 10% with 25338 violations
#    cpu time = 00:04:43, elapsed time = 00:04:43, memory = 1840.67 (MB), peak = 1858.76 (MB)
#    completing 20% with 24462 violations
#    cpu time = 00:09:13, elapsed time = 00:09:13, memory = 1731.79 (MB), peak = 1890.34 (MB)
#    completing 30% with 23695 violations
#    cpu time = 00:14:33, elapsed time = 00:14:33, memory = 1815.77 (MB), peak = 1890.34 (MB)
#    completing 40% with 22697 violations
#    cpu time = 00:21:12, elapsed time = 00:21:12, memory = 1829.63 (MB), peak = 1890.34 (MB)
#    completing 50% with 21766 violations
#    cpu time = 00:26:58, elapsed time = 00:26:58, memory = 1987.00 (MB), peak = 1987.04 (MB)
#    completing 60% with 21067 violations
#    cpu time = 00:31:42, elapsed time = 00:31:42, memory = 1702.13 (MB), peak = 1987.04 (MB)
#    completing 70% with 20864 violations
#    cpu time = 00:33:14, elapsed time = 00:33:14, memory = 1777.89 (MB), peak = 1987.04 (MB)
#    completing 80% with 20566 violations
#    cpu time = 00:34:33, elapsed time = 00:34:33, memory = 1755.92 (MB), peak = 1987.04 (MB)
#    completing 90% with 20066 violations
#    cpu time = 00:36:46, elapsed time = 00:36:46, memory = 1700.49 (MB), peak = 1987.04 (MB)
#    completing 100% with 19585 violations
#    cpu time = 00:39:01, elapsed time = 00:39:01, memory = 1720.57 (MB), peak = 1987.04 (MB)
#    number of violations = 19585
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1687      326     5961     2769      606      541      425    12315
#	M2         2262     3055     1125       22       56        0      481     7001
#	M3           38       19      128        6        3        0       62      256
#	M4            1        1       10        0        0        0        1       13
#	Totals     3988     3401     7224     2797      665      541      969    19585
#cpu time = 00:39:01, elapsed time = 00:39:01, memory = 1720.76 (MB), peak = 1987.04 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1298328 um.
#Total half perimeter of net bounding box = 1224832 um.
#Total wire length on LAYER M1 = 3079 um.
#Total wire length on LAYER M2 = 265146 um.
#Total wire length on LAYER M3 = 386507 um.
#Total wire length on LAYER M4 = 262651 um.
#Total wire length on LAYER M5 = 196517 um.
#Total wire length on LAYER M6 = 128236 um.
#Total wire length on LAYER M7 = 18445 um.
#Total wire length on LAYER M8 = 37746 um.
#Total number of vias = 357203
#Total number of multi-cut vias = 3551 (  1.0%)
#Total number of single cut vias = 353652 ( 99.0%)
#Up-Via Summary (total 357203):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      154288 ( 98.7%)      2069 (  1.3%)     156357
#  Metal 2      142677 (100.0%)         0 (  0.0%)     142677
#  Metal 3       38592 (100.0%)         0 (  0.0%)      38592
#  Metal 4       12214 (100.0%)         0 (  0.0%)      12214
#  Metal 5        2671 ( 64.3%)      1482 ( 35.7%)       4153
#  Metal 6        1741 (100.0%)         0 (  0.0%)       1741
#  Metal 7        1469 (100.0%)         0 (  0.0%)       1469
#-----------------------------------------------------------
#               353652 ( 99.0%)      3551 (  1.0%)     357203 
#
#Total number of DRC violations = 19585
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 12315
#Total number of violations on LAYER M2 = 7001
#Total number of violations on LAYER M3 = 256
#Total number of violations on LAYER M4 = 13
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:49:20
#Elapsed time = 00:49:20
#Increased memory = 33.43 (MB)
#Total memory = 1560.88 (MB)
#Peak memory = 1987.04 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 15 01:04:15 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1562.61 (MB), peak = 1987.04 (MB)
#
#Start Post Route Wire Spread.
#Done with 12463 horizontal wires in 7 hboxes and 12094 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1308711 um.
#Total half perimeter of net bounding box = 1224832 um.
#Total wire length on LAYER M1 = 3081 um.
#Total wire length on LAYER M2 = 266836 um.
#Total wire length on LAYER M3 = 390082 um.
#Total wire length on LAYER M4 = 265809 um.
#Total wire length on LAYER M5 = 197848 um.
#Total wire length on LAYER M6 = 128463 um.
#Total wire length on LAYER M7 = 18625 um.
#Total wire length on LAYER M8 = 37967 um.
#Total number of vias = 357203
#Total number of multi-cut vias = 3551 (  1.0%)
#Total number of single cut vias = 353652 ( 99.0%)
#Up-Via Summary (total 357203):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      154288 ( 98.7%)      2069 (  1.3%)     156357
#  Metal 2      142677 (100.0%)         0 (  0.0%)     142677
#  Metal 3       38592 (100.0%)         0 (  0.0%)      38592
#  Metal 4       12214 (100.0%)         0 (  0.0%)      12214
#  Metal 5        2671 ( 64.3%)      1482 ( 35.7%)       4153
#  Metal 6        1741 (100.0%)         0 (  0.0%)       1741
#  Metal 7        1469 (100.0%)         0 (  0.0%)       1469
#-----------------------------------------------------------
#               353652 ( 99.0%)      3551 (  1.0%)     357203 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1622.56 (MB), peak = 1987.04 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1308711 um.
#Total half perimeter of net bounding box = 1224832 um.
#Total wire length on LAYER M1 = 3081 um.
#Total wire length on LAYER M2 = 266836 um.
#Total wire length on LAYER M3 = 390082 um.
#Total wire length on LAYER M4 = 265809 um.
#Total wire length on LAYER M5 = 197848 um.
#Total wire length on LAYER M6 = 128463 um.
#Total wire length on LAYER M7 = 18625 um.
#Total wire length on LAYER M8 = 37967 um.
#Total number of vias = 357203
#Total number of multi-cut vias = 3551 (  1.0%)
#Total number of single cut vias = 353652 ( 99.0%)
#Up-Via Summary (total 357203):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      154288 ( 98.7%)      2069 (  1.3%)     156357
#  Metal 2      142677 (100.0%)         0 (  0.0%)     142677
#  Metal 3       38592 (100.0%)         0 (  0.0%)      38592
#  Metal 4       12214 (100.0%)         0 (  0.0%)      12214
#  Metal 5        2671 ( 64.3%)      1482 ( 35.7%)       4153
#  Metal 6        1741 (100.0%)         0 (  0.0%)       1741
#  Metal 7        1469 (100.0%)         0 (  0.0%)       1469
#-----------------------------------------------------------
#               353652 ( 99.0%)      3551 (  1.0%)     357203 
#
#
#Start DRC checking..
#    number of violations = 19877
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1708      333     6018     2788      617      559      462    12485
#	M2         2288     3087     1188       22       56        0      485     7126
#	M3           40       20      124        6        3        0       62      255
#	M4            1        1        8        0        0        0        1       11
#	Totals     4037     3441     7338     2816      676      559     1010    19877
#cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1659.88 (MB), peak = 1987.04 (MB)
#CELL_VIEW fullchip,init has 19877 DRC violations
#Total number of DRC violations = 19877
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 12485
#Total number of violations on LAYER M2 = 7126
#Total number of violations on LAYER M3 = 255
#Total number of violations on LAYER M4 = 11
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 292 DRCs
#
#Start Post Route via swapping..
#    number of violations = 19884
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1708      333     6018     2788      617      559      462    12485
#	M2         2288     3094     1188       22       56        0      485     7133
#	M3           40       20      124        6        3        0       62      255
#	M4            1        1        8        0        0        0        1       11
#	Totals     4037     3448     7338     2816      676      559     1010    19884
#cpu time = 00:00:54, elapsed time = 00:00:54, memory = 1569.73 (MB), peak = 1987.04 (MB)
#    number of violations = 19652
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1692      327     5962     2788      614      551      449    12383
#	M2         2273     2994     1192       22       56        0      468     7005
#	M3           36       20      126        6        3        0       62      253
#	M4            1        1        8        0        0        0        1       11
#	Totals     4002     3342     7288     2816      673      551      980    19652
#cpu time = 00:02:33, elapsed time = 00:02:33, memory = 1571.79 (MB), peak = 1987.04 (MB)
#CELL_VIEW fullchip,init has 19652 DRC violations
#Total number of DRC violations = 19652
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 12383
#Total number of violations on LAYER M2 = 7005
#Total number of violations on LAYER M3 = 253
#Total number of violations on LAYER M4 = 11
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 228
#Total wire length = 1308711 um.
#Total half perimeter of net bounding box = 1224832 um.
#Total wire length on LAYER M1 = 3081 um.
#Total wire length on LAYER M2 = 266836 um.
#Total wire length on LAYER M3 = 390082 um.
#Total wire length on LAYER M4 = 265809 um.
#Total wire length on LAYER M5 = 197848 um.
#Total wire length on LAYER M6 = 128463 um.
#Total wire length on LAYER M7 = 18625 um.
#Total wire length on LAYER M8 = 37967 um.
#Total number of vias = 357203
#Total number of multi-cut vias = 210250 ( 58.9%)
#Total number of single cut vias = 146953 ( 41.1%)
#Up-Via Summary (total 357203):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      126469 ( 80.9%)     29888 ( 19.1%)     156357
#  Metal 2       18322 ( 12.8%)    124355 ( 87.2%)     142677
#  Metal 3        1927 (  5.0%)     36665 ( 95.0%)      38592
#  Metal 4         139 (  1.1%)     12075 ( 98.9%)      12214
#  Metal 5           4 (  0.1%)      4149 ( 99.9%)       4153
#  Metal 6          69 (  4.0%)      1672 ( 96.0%)       1741
#  Metal 7          23 (  1.6%)      1446 ( 98.4%)       1469
#-----------------------------------------------------------
#               146953 ( 41.1%)    210250 ( 58.9%)     357203 
#
#detailRoute Statistics:
#Cpu time = 00:52:43
#Elapsed time = 00:52:43
#Increased memory = 42.62 (MB)
#Total memory = 1570.06 (MB)
#Peak memory = 1987.04 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:53:51
#Elapsed time = 00:53:52
#Increased memory = 15.04 (MB)
#Total memory = 1490.52 (MB)
#Peak memory = 1987.04 (MB)
#Number of warnings = 1
#Total number of warnings = 159
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 15 01:07:41 2025
#
#routeDesign: cpu time = 00:55:08, elapsed time = 00:55:10, memory = 1429.50 (MB), peak = 1987.04 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148308 and nets=46948 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1928.0M)
Extracted 10.0003% (CPU Time= 0:00:01.1  MEM= 1995.1M)
Extracted 20.0004% (CPU Time= 0:00:01.5  MEM= 1995.1M)
Extracted 30.0002% (CPU Time= 0:00:01.8  MEM= 1995.1M)
Extracted 40.0003% (CPU Time= 0:00:02.5  MEM= 1999.1M)
Extracted 50.0004% (CPU Time= 0:00:03.4  MEM= 1999.1M)
Extracted 60.0003% (CPU Time= 0:00:04.2  MEM= 1999.1M)
Extracted 70.0004% (CPU Time= 0:00:04.5  MEM= 1999.1M)
Extracted 80.0002% (CPU Time= 0:00:04.9  MEM= 1999.1M)
Extracted 90.0003% (CPU Time= 0:00:05.6  MEM= 1999.1M)
Extracted 100% (CPU Time= 0:00:07.1  MEM= 1999.1M)
Number of Extracted Resistors     : 922548
Number of Extracted Ground Cap.   : 894586
Number of Extracted Coupling Cap. : 1578436
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1983.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.4  Real Time: 0:00:08.0  MEM: 1983.090M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1958.0M, totSessionCpu=2:02:28 **
#Created 848 library cell signatures
#Created 46948 NETS and 0 SPECIALNETS signatures
#Created 148309 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1500.27 (MB), peak = 1987.04 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1500.34 (MB), peak = 1987.04 (MB)
Begin checking placement ... (start mem=1958.0M, init mem=1958.0M)
Overlapping with other instance:	82897
Orientation Violation:	73894
Placement Blockage Violation:	597
*info: Placed = 148308         (Fixed = 99)
*info: Unplaced = 0           
Placement Density:99.54%(917866/922147)
Finished checkPlace (cpu: total=0:00:01.7, vio checks=0:00:00.6; mem=1958.0M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39673

Instance distribution across the VT partitions:

 LVT : inst = 13427 (33.8%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13427 (33.8%)

 HVT : inst = 26242 (66.1%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26242 (66.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148308 and nets=46948 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1950.0M)
Extracted 10.0003% (CPU Time= 0:00:01.2  MEM= 2025.1M)
Extracted 20.0004% (CPU Time= 0:00:01.6  MEM= 2025.1M)
Extracted 30.0002% (CPU Time= 0:00:02.0  MEM= 2025.1M)
Extracted 40.0003% (CPU Time= 0:00:02.6  MEM= 2029.1M)
Extracted 50.0004% (CPU Time= 0:00:03.6  MEM= 2029.1M)
Extracted 60.0003% (CPU Time= 0:00:04.4  MEM= 2029.1M)
Extracted 70.0004% (CPU Time= 0:00:04.8  MEM= 2029.1M)
Extracted 80.0002% (CPU Time= 0:00:05.1  MEM= 2029.1M)
Extracted 90.0003% (CPU Time= 0:00:05.8  MEM= 2029.1M)
Extracted 100% (CPU Time= 0:00:07.4  MEM= 2029.1M)
Number of Extracted Resistors     : 922548
Number of Extracted Ground Cap.   : 894586
Number of Extracted Coupling Cap. : 1578436
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2009.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.7  Real Time: 0:00:08.0  MEM: 2009.090M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:08.0 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.1 real=0:00:10.0 totSessionCpu=0:00:46.8 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:00:46.9 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46948,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2081.13 CPU=0:00:18.0 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
*** CDM Built up (cpu=0:00:19.5  real=0:00:19.0  mem= 2081.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46948,  25.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2057.18 CPU=0:00:17.6 REAL=0:00:18.0)
*** CDM Built up (cpu=0:00:17.8  real=0:00:18.0  mem= 2057.2M) ***
*** Done Building Timing Graph (cpu=0:00:41.0 real=0:00:41.0 totSessionCpu=2:03:35 mem=2057.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=2057.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=2057.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2057.2M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2057.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.943 | -26.943 |  0.046  |
|           TNS (ns):| -6736.9 | -6736.9 |  0.000  |
|    Violating Paths:|  2833   |  2833   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.018%
       (99.536% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:08, real = 0:01:08, mem = 1971.4M, totSessionCpu=2:03:36 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
**INFO: Start fixing DRV (Mem = 2038.21M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 225 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -26.94 |          0|          0|          0|  99.54  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -26.94 |          0|          0|          0|  99.54  |   0:00:00.0|    2273.4M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 228 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=2273.4M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:16, real = 0:01:16, mem = 2148.8M, totSessionCpu=2:03:44 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 2148.77M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2148.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=2148.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2158.8M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2158.8M

------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.08min mem=2148.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.943 | -26.943 |  0.046  |
|           TNS (ns):| -6736.9 | -6736.9 |  0.000  |
|    Violating Paths:|  2833   |  2833   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.018%
       (99.536% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2158.8M
**optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 2148.8M, totSessionCpu=2:03:46 **
*** Timing NOT met, worst failing slack is -26.943
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 225 clock nets excluded from IPO operation.
*info: 225 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -26.943 TNS Slack -6736.851 Density 99.54
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.943|  -26.943|-6736.851|-6736.851|    99.54%|   0:00:00.0| 2229.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.926|  -26.926|-6735.443|-6735.443|    99.54%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.920|  -26.920|-6735.117|-6735.117|    99.54%|   0:00:00.0| 2249.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.913|  -26.913|-6734.805|-6734.805|    99.54%|   0:00:02.0| 2250.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.914|  -26.914|-6734.483|-6734.483|    99.54%|   0:00:01.0| 2251.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -26.905|  -26.905|-6734.247|-6734.247|    99.54%|   0:00:00.0| 2251.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -26.897|  -26.897|-6733.272|-6733.272|    99.54%|   0:00:05.0| 2273.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -26.891|  -26.891|-6733.102|-6733.102|    99.54%|   0:00:00.0| 2254.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -26.892|  -26.892|-6732.690|-6732.690|    99.54%|   0:00:01.0| 2254.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.681|   -2.681|-3332.695|-3332.695|    99.54%|   0:00:06.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.666|   -2.666|-3332.436|-3332.436|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.640|   -2.640|-3332.005|-3332.005|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.632|   -2.632|-3331.876|-3331.876|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.632|   -2.632|-3331.843|-3331.843|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.608|   -2.608|-3331.476|-3331.476|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.594|   -2.594|-3331.262|-3331.262|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.584|   -2.584|-3331.094|-3331.094|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.576|   -2.576|-3330.997|-3330.997|    99.54%|   0:00:01.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.555|   -2.555|-3330.655|-3330.655|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.545|   -2.545|-3330.464|-3330.464|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.537|   -2.537|-3330.362|-3330.362|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.533|   -2.533|-3330.309|-3330.309|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.525|   -2.525|-3330.175|-3330.175|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.517|   -2.517|-3330.044|-3330.044|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.505|   -2.505|-3329.856|-3329.856|    99.54%|   0:00:01.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.499|   -2.499|-3329.750|-3329.750|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.497|   -2.497|-3329.701|-3329.701|    99.55%|   0:00:01.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.497|   -2.497|-3329.697|-3329.697|    99.55%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.497|   -2.497|-3329.687|-3329.687|    99.55%|   0:00:01.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.497|   -2.497|-3329.687|-3329.687|    99.55%|   0:00:03.0| 2297.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.9 real=0:00:23.0 mem=2297.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:23.1 real=0:00:23.0 mem=2297.4M) ***
** GigaOpt Optimizer WNS Slack -2.497 TNS Slack -3329.687 Density 99.55
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 104 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.498|   -2.498|-3329.712|-3329.712|    99.55%|   0:00:00.0| 2297.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.498|   -2.498|-3329.707|-3329.707|    99.55%|   0:00:01.0| 2297.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2297.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=2297.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 302 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:25.3 real=0:00:26.0 mem=2297.4M) ***
*** Starting refinePlace (2:04:17 mem=2278.4M) ***
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2278.4MB
*** Finished refinePlace (2:04:17 mem=2278.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 227 clock nets excluded from IPO operation.
*info: 227 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.498 TNS Slack -3329.707 Density 99.55
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.498|   -2.498|-3329.707|-3329.707|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.498|   -2.498|-3329.707|-3329.707|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -2.498|   -2.498|-3323.784|-3323.784|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -2.498|   -2.498|-3319.865|-3319.865|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -2.498|   -2.498|-3318.792|-3318.792|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.498|   -2.498|-3316.531|-3316.531|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.498|   -2.498|-3313.362|-3313.362|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -2.498|   -2.498|-3313.343|-3313.343|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -2.498|   -2.498|-3311.423|-3311.423|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -2.498|   -2.498|-3309.109|-3309.109|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -2.498|   -2.498|-3307.496|-3307.496|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -2.498|   -2.498|-3306.664|-3306.664|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -2.498|   -2.498|-3306.531|-3306.531|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -2.498|   -2.498|-3306.344|-3306.344|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -2.498|   -2.498|-3306.098|-3306.098|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.498|   -2.498|-3305.963|-3305.963|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.498|   -2.498|-3300.427|-3300.427|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -2.498|   -2.498|-3298.981|-3298.981|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -2.498|   -2.498|-3298.429|-3298.429|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -2.498|   -2.498|-3297.925|-3297.925|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -2.498|   -2.498|-3297.343|-3297.343|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -2.498|   -2.498|-3297.297|-3297.297|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -2.498|   -2.498|-3296.617|-3296.617|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -2.498|   -2.498|-3295.140|-3295.140|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -2.498|   -2.498|-3295.140|-3295.140|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -2.498|   -2.498|-3295.092|-3295.092|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -2.498|   -2.498|-3295.092|-3295.092|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -2.498|   -2.498|-3295.092|-3295.092|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -2.498|   -2.498|-3295.092|-3295.092|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -2.498|   -2.498|-3295.073|-3295.073|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -2.498|   -2.498|-3295.055|-3295.055|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.498|   -2.498|-3294.802|-3294.802|    99.55%|   0:00:19.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -2.498|   -2.498|-3294.770|-3294.770|    99.55%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -2.498|   -2.498|-3294.747|-3294.747|    99.55%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -2.498|   -2.498|-3294.713|-3294.713|    99.55%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -2.498|   -2.498|-3294.692|-3294.692|    99.55%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
|  -2.498|   -2.498|-3294.675|-3294.675|    99.55%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -2.498|   -2.498|-3294.636|-3294.636|    99.55%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -2.498|   -2.498|-3294.546|-3294.546|    99.55%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -2.498|   -2.498|-3294.524|-3294.524|    99.55%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -2.498|   -2.498|-3294.503|-3294.503|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -2.498|   -2.498|-3294.484|-3294.484|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -2.498|   -2.498|-3294.447|-3294.447|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -2.498|   -2.498|-3294.427|-3294.427|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -2.498|   -2.498|-3294.410|-3294.410|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -2.498|   -2.498|-3294.392|-3294.392|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -2.498|   -2.498|-3294.274|-3294.274|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -2.498|   -2.498|-3294.227|-3294.227|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -2.498|   -2.498|-3294.180|-3294.180|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -2.498|   -2.498|-3293.415|-3293.415|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -2.498|   -2.498|-3293.296|-3293.296|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -2.498|   -2.498|-3293.277|-3293.277|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -2.498|   -2.498|-3293.257|-3293.257|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -2.498|   -2.498|-3293.201|-3293.201|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -2.498|   -2.498|-3293.145|-3293.145|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -2.498|   -2.498|-3293.123|-3293.123|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -2.498|   -2.498|-3293.101|-3293.101|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -2.498|   -2.498|-3293.032|-3293.032|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -2.498|   -2.498|-3293.013|-3293.013|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -2.498|   -2.498|-3292.954|-3292.954|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -2.498|   -2.498|-3292.937|-3292.937|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -2.498|   -2.498|-3292.898|-3292.898|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -2.498|   -2.498|-3292.857|-3292.857|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
|  -2.498|   -2.498|-3292.286|-3292.286|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -2.498|   -2.498|-3292.248|-3292.248|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_6_/D                                       |
|  -2.498|   -2.498|-3292.210|-3292.210|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -2.498|   -2.498|-3291.992|-3291.992|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -2.498|   -2.498|-3291.939|-3291.939|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -2.498|   -2.498|-3291.905|-3291.905|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -2.498|   -2.498|-3291.863|-3291.863|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -2.498|   -2.498|-3291.847|-3291.847|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -2.498|   -2.498|-3291.795|-3291.795|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -2.498|   -2.498|-3291.741|-3291.741|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -2.498|   -2.498|-3291.698|-3291.698|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -2.498|   -2.498|-3291.679|-3291.679|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -2.498|   -2.498|-3291.661|-3291.661|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -2.498|   -2.498|-3291.637|-3291.637|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -2.498|   -2.498|-3291.615|-3291.615|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_6_/D                                       |
|  -2.498|   -2.498|-3291.597|-3291.597|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -2.498|   -2.498|-3291.579|-3291.579|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -2.498|   -2.498|-3291.560|-3291.560|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.498|   -2.498|-3291.523|-3291.523|    99.56%|   0:00:14.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -2.498|   -2.498|-3286.868|-3286.868|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -2.498|   -2.498|-3286.803|-3286.803|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -2.498|   -2.498|-3286.783|-3286.783|    99.56%|   0:00:01.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
|  -2.498|   -2.498|-3285.823|-3285.823|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -2.498|   -2.498|-3285.805|-3285.805|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -2.498|   -2.498|-3285.458|-3285.458|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -2.498|   -2.498|-3285.164|-3285.164|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -2.498|   -2.498|-3284.838|-3284.838|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -2.498|   -2.498|-3284.536|-3284.536|    99.56%|   0:00:01.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -2.498|   -2.498|-3284.445|-3284.445|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -2.498|   -2.498|-3284.369|-3284.369|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -2.498|   -2.498|-3284.369|-3284.369|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -2.498|   -2.498|-3284.350|-3284.350|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -2.498|   -2.498|-3283.975|-3283.975|    99.56%|   0:00:01.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -2.498|   -2.498|-3283.958|-3283.958|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -2.498|   -2.498|-3283.942|-3283.942|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -2.498|   -2.498|-3283.734|-3283.734|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -2.498|   -2.498|-3283.713|-3283.713|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -2.498|   -2.498|-3283.483|-3283.483|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -2.498|   -2.498|-3283.319|-3283.319|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -2.498|   -2.498|-3282.963|-3282.963|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -2.498|   -2.498|-3282.871|-3282.871|    99.56%|   0:00:01.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -2.498|   -2.498|-3282.826|-3282.826|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -2.498|   -2.498|-3282.458|-3282.458|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -2.498|   -2.498|-3282.093|-3282.093|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -2.498|   -2.498|-3281.484|-3281.484|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -2.498|   -2.498|-3281.022|-3281.022|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -2.498|   -2.498|-3280.788|-3280.788|    99.57%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -2.498|   -2.498|-3280.391|-3280.391|    99.57%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -2.498|   -2.498|-3280.000|-3280.000|    99.57%|   0:00:01.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -2.498|   -2.498|-3279.934|-3279.934|    99.57%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -2.498|   -2.498|-3279.219|-3279.219|    99.57%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -2.498|   -2.498|-3279.205|-3279.205|    99.57%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -2.498|   -2.498|-3278.595|-3278.595|    99.57%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -2.498|   -2.498|-3278.456|-3278.456|    99.57%|   0:00:01.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -2.498|   -2.498|-3278.275|-3278.275|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -2.498|   -2.498|-3277.942|-3277.942|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -2.498|   -2.498|-3277.670|-3277.670|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -2.498|   -2.498|-3277.620|-3277.620|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -2.498|   -2.498|-3277.539|-3277.539|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -2.498|   -2.498|-3277.475|-3277.475|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -2.498|   -2.498|-3277.298|-3277.298|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -2.498|   -2.498|-3276.602|-3276.602|    99.57%|   0:00:01.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -2.498|   -2.498|-3276.271|-3276.271|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -2.498|   -2.498|-3276.254|-3276.254|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -2.498|   -2.498|-3276.115|-3276.115|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
|  -2.498|   -2.498|-3275.985|-3275.985|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -2.498|   -2.498|-3275.897|-3275.897|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -2.498|   -2.498|-3275.878|-3275.878|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -2.498|   -2.498|-3275.286|-3275.286|    99.57%|   0:00:01.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -2.498|   -2.498|-3275.024|-3275.024|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -2.498|   -2.498|-3274.706|-3274.706|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
|  -2.498|   -2.498|-3274.593|-3274.593|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -2.498|   -2.498|-3274.417|-3274.417|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -2.498|   -2.498|-3267.143|-3267.143|    99.58%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
|  -2.498|   -2.498|-3266.986|-3266.986|    99.58%|   0:00:01.0| 2349.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -2.498|   -2.498|-3266.819|-3266.819|    99.58%|   0:00:00.0| 2349.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
|  -2.498|   -2.498|-3266.799|-3266.799|    99.58%|   0:00:00.0| 2349.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
|  -2.498|   -2.498|-3266.788|-3266.788|    99.58%|   0:00:00.0| 2349.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
|  -2.498|   -2.498|-3265.562|-3265.562|    99.58%|   0:00:00.0| 2349.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
|  -2.498|   -2.498|-3264.924|-3264.924|    99.58%|   0:00:01.0| 2341.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
|  -2.498|   -2.498|-3264.907|-3264.907|    99.58%|   0:00:00.0| 2341.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
|  -2.498|   -2.498|-3264.907|-3264.907|    99.58%|   0:00:00.0| 2341.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:01 real=0:01:01 mem=2341.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:01 real=0:01:01 mem=2341.3M) ***
** GigaOpt Optimizer WNS Slack -2.498 TNS Slack -3264.907 Density 99.58
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 205 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 310 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:02 real=0:01:02 mem=2341.3M) ***
*** Starting refinePlace (2:05:26 mem=2322.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2322.2MB
*** Finished refinePlace (2:05:26 mem=2322.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=2205.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2205.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2213.6M
** Profile ** DRVs :  cpu=0:00:00.9, mem=2213.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.498  | -2.498  |  0.046  |
|           TNS (ns):| -3264.9 | -3264.9 |  0.000  |
|    Violating Paths:|  2497   |  2497   |    0    |
|          All Paths:|  7435   |  7262   |  4901   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.059%
       (99.577% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2213.6M
Info: 227 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1855.07MB/1855.07MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1855.07MB/1855.07MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1855.07MB/1855.07MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-15 01:10:57 (2025-Mar-15 08:10:57 GMT)
2025-Mar-15 01:10:57 (2025-Mar-15 08:10:57 GMT): 10%
2025-Mar-15 01:10:57 (2025-Mar-15 08:10:57 GMT): 20%
2025-Mar-15 01:10:57 (2025-Mar-15 08:10:57 GMT): 30%
2025-Mar-15 01:10:57 (2025-Mar-15 08:10:57 GMT): 40%
2025-Mar-15 01:10:57 (2025-Mar-15 08:10:57 GMT): 50%
2025-Mar-15 01:10:57 (2025-Mar-15 08:10:57 GMT): 60%
2025-Mar-15 01:10:57 (2025-Mar-15 08:10:57 GMT): 70%
2025-Mar-15 01:10:57 (2025-Mar-15 08:10:57 GMT): 80%
2025-Mar-15 01:10:57 (2025-Mar-15 08:10:57 GMT): 90%

Finished Levelizing
2025-Mar-15 01:10:58 (2025-Mar-15 08:10:58 GMT)

Starting Activity Propagation
2025-Mar-15 01:10:58 (2025-Mar-15 08:10:58 GMT)
2025-Mar-15 01:10:59 (2025-Mar-15 08:10:59 GMT): 10%
2025-Mar-15 01:10:59 (2025-Mar-15 08:10:59 GMT): 20%

Finished Activity Propagation
2025-Mar-15 01:11:00 (2025-Mar-15 08:11:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=1855.80MB/1855.80MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-15 01:11:00 (2025-Mar-15 08:11:00 GMT)
 ... Calculating switching power
2025-Mar-15 01:11:01 (2025-Mar-15 08:11:01 GMT): 10%
2025-Mar-15 01:11:01 (2025-Mar-15 08:11:01 GMT): 20%
2025-Mar-15 01:11:01 (2025-Mar-15 08:11:01 GMT): 30%
2025-Mar-15 01:11:01 (2025-Mar-15 08:11:01 GMT): 40%
2025-Mar-15 01:11:01 (2025-Mar-15 08:11:01 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-15 01:11:02 (2025-Mar-15 08:11:02 GMT): 60%
2025-Mar-15 01:11:05 (2025-Mar-15 08:11:05 GMT): 70%
2025-Mar-15 01:11:08 (2025-Mar-15 08:11:08 GMT): 80%
2025-Mar-15 01:11:09 (2025-Mar-15 08:11:09 GMT): 90%

Finished Calculating power
2025-Mar-15 01:11:10 (2025-Mar-15 08:11:10 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1856.15MB/1856.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1856.15MB/1856.15MB)

Ended Power Analysis: (cpu=0:00:14, real=0:00:14, mem(process/total)=1856.15MB/1856.15MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-15 01:11:10 (2025-Mar-15 08:11:10 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.32238148 	   61.9668%
Total Switching Power:      61.76796580 	   34.3827%
Total Leakage Power:         6.55822455 	    3.6506%
Total Power:               179.64857171
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.23       3.258      0.3067        48.8       27.16
Macro                                  0       0.871       4.848       5.719       3.183
IO                                     0           0     7.6e-07     7.6e-07    4.23e-07
Combinational                      61.11       49.53        1.37         112       62.35
Clock (Combinational)              4.979       8.112     0.03395       13.12       7.306
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.3       61.77       6.558       179.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.3       61.77       6.558       179.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.182       7.559     0.02833       11.77       6.552
-----------------------------------------------------------------------------------------
Total                              4.182       7.559     0.02833       11.77       6.552
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	     0.458
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.43419e-10 F
* 		Total instances in design: 148407
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 108635
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1866.20MB/1866.20MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -2.498  TNS Slack -3264.930 Density 99.58
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.58%|        -|  -2.498|-3264.930|   0:00:00.0| 2486.4M|
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
|    99.16%|     4061|  -2.497|-3263.323|   0:00:44.0| 2486.4M|
|    99.16%|       34|  -2.497|-3263.294|   0:00:02.0| 2486.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -2.497  TNS Slack -3263.294 Density 99.16
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 310 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:48.9) (real = 0:00:49.0) **
*** Starting refinePlace (2:06:34 mem=2442.6M) ***
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2442.6MB
*** Finished refinePlace (2:06:34 mem=2442.6M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:04:06, real = 0:04:06, mem = 2203.6M, totSessionCpu=2:06:35 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=2203.59M, totSessionCpu=2:06:36 .
**optDesign ... cpu = 0:04:07, real = 0:04:07, mem = 2203.6M, totSessionCpu=2:06:36 **

Info: 227 clock nets excluded from IPO operation.
Info: 227 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.497|   -2.497|-3263.294|-3263.294|    99.16%|   0:00:00.0| 2354.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2354.4M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2354.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 310 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1933.41MB/1933.41MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1933.41MB/1933.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1933.41MB/1933.41MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-15 01:12:08 (2025-Mar-15 08:12:08 GMT)
2025-Mar-15 01:12:08 (2025-Mar-15 08:12:08 GMT): 10%
2025-Mar-15 01:12:08 (2025-Mar-15 08:12:08 GMT): 20%
2025-Mar-15 01:12:08 (2025-Mar-15 08:12:08 GMT): 30%
2025-Mar-15 01:12:08 (2025-Mar-15 08:12:08 GMT): 40%
2025-Mar-15 01:12:08 (2025-Mar-15 08:12:08 GMT): 50%
2025-Mar-15 01:12:08 (2025-Mar-15 08:12:08 GMT): 60%
2025-Mar-15 01:12:08 (2025-Mar-15 08:12:08 GMT): 70%
2025-Mar-15 01:12:08 (2025-Mar-15 08:12:08 GMT): 80%
2025-Mar-15 01:12:08 (2025-Mar-15 08:12:08 GMT): 90%

Finished Levelizing
2025-Mar-15 01:12:09 (2025-Mar-15 08:12:09 GMT)

Starting Activity Propagation
2025-Mar-15 01:12:09 (2025-Mar-15 08:12:09 GMT)
2025-Mar-15 01:12:09 (2025-Mar-15 08:12:09 GMT): 10%
2025-Mar-15 01:12:09 (2025-Mar-15 08:12:09 GMT): 20%

Finished Activity Propagation
2025-Mar-15 01:12:11 (2025-Mar-15 08:12:11 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1933.41MB/1933.41MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-15 01:12:11 (2025-Mar-15 08:12:11 GMT)
 ... Calculating switching power
2025-Mar-15 01:12:11 (2025-Mar-15 08:12:11 GMT): 10%
2025-Mar-15 01:12:11 (2025-Mar-15 08:12:11 GMT): 20%
2025-Mar-15 01:12:11 (2025-Mar-15 08:12:11 GMT): 30%
2025-Mar-15 01:12:11 (2025-Mar-15 08:12:11 GMT): 40%
2025-Mar-15 01:12:11 (2025-Mar-15 08:12:11 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-15 01:12:12 (2025-Mar-15 08:12:12 GMT): 60%
2025-Mar-15 01:12:15 (2025-Mar-15 08:12:15 GMT): 70%
2025-Mar-15 01:12:17 (2025-Mar-15 08:12:17 GMT): 80%
2025-Mar-15 01:12:18 (2025-Mar-15 08:12:18 GMT): 90%

Finished Calculating power
2025-Mar-15 01:12:19 (2025-Mar-15 08:12:19 GMT)
Ended Power Computation: (cpu=0:00:07, real=0:00:07, mem(process/total)=1933.41MB/1933.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1933.41MB/1933.41MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:11, mem(process/total)=1933.41MB/1933.41MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-15 01:12:19 (2025-Mar-15 08:12:19 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      106.62275126 	   61.7000%
Total Switching Power:      59.70958611 	   34.5525%
Total Leakage Power:         6.47607256 	    3.7475%
Total Power:               172.80840981
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.23        3.25      0.3067       48.79       28.23
Macro                                  0       0.871       4.848       5.719       3.309
IO                                     0           0     7.6e-07     7.6e-07   4.398e-07
Combinational                      56.41       47.48       1.288       105.2       60.86
Clock (Combinational)              4.979       8.112     0.03395       13.12       7.595
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              106.6       59.71       6.476       172.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      106.6       59.71       6.476       172.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.182       7.559     0.02833       11.77       6.811
-----------------------------------------------------------------------------------------
Total                              4.182       7.559     0.02833       11.77       6.811
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	     0.458
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.3528e-10 F
* 		Total instances in design: 148407
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 108635
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1934.18MB/1934.18MB)

*** Finished Leakage Power Optimization (cpu=0:01:09, real=0:01:08, mem=2203.59M, totSessionCpu=2:06:54).
**ERROR: (IMPOPT-310):	Design density (99.16%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 642
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 642
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:06:54 mem=2203.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 47047,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:17.4 REAL=0:00:17.0)
Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
*** CDM Built up (cpu=0:00:18.9  real=0:00:19.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47047,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:23.0 real=0:00:23.0 totSessionCpu=0:01:12 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:25.1 real=0:00:25.0 totSessionCpu=0:01:12 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [16128 node(s), 18993 edge(s), 1 view(s)] (fixHold) cpu=0:00:26.9 real=0:00:27.0 totSessionCpu=0:01:14 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/coe_eosdata_a6zACi/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:26.3 real=0:00:27.0 totSessionCpu=2:07:20 mem=2203.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2203.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2211.6M
Loading timing data from /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/coe_eosdata_a6zACi/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=2211.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2211.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2211.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.497  | -2.497  |  0.046  |
|           TNS (ns):| -3263.3 | -3263.3 |  0.000  |
|    Violating Paths:|  2497   |  2497   |    0    |
|          All Paths:|  7435   |  7262   |  4901   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.109  | -0.109  |  0.000  |
|           TNS (ns):| -8.404  | -8.404  |  0.000  |
|    Violating Paths:|   185   |   185   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.640%
       (99.158% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:04:55, real = 0:04:56, mem = 2205.6M, totSessionCpu=2:07:23 **
*info: Run optDesign holdfix with 1 thread.
Info: 227 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:29.8 real=0:00:31.0 totSessionCpu=2:07:24 mem=2339.1M density=99.158% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1090
      TNS :      -8.4033
      #VP :          185
  Density :      99.158%
------------------------------------------------------------------------------------------
 cpu=0:00:30.6 real=0:00:31.0 totSessionCpu=2:07:25 mem=2339.1M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1090
      TNS :      -8.4033
      #VP :          185
  Density :      99.158%
------------------------------------------------------------------------------------------
 cpu=0:00:30.7 real=0:00:32.0 totSessionCpu=2:07:25 mem=2339.1M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:31.0 real=0:00:32.0 totSessionCpu=2:07:25 mem=2339.1M density=99.158% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 445 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:31.1 real=0:00:32.0 totSessionCpu=2:07:25 mem=2339.1M density=99.158%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -2.497 ns
Total 0 nets layer assigned (1.6).
GigaOpt: setting up router preferences
        design wns: -2.4967
        slack threshold: -1.0767
GigaOpt: 20 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1404 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -2.497 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: -2.4967
        slack threshold: -1.0767
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1404 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2325.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=2325.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2325.1M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2325.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.497  | -2.497  |  0.046  |
|           TNS (ns):| -3263.3 | -3263.3 |  0.000  |
|    Violating Paths:|  2497   |  2497   |    0    |
|          All Paths:|  7435   |  7262   |  4901   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.640%
       (99.158% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2325.1M
**optDesign ... cpu = 0:05:02, real = 0:05:03, mem = 2146.2M, totSessionCpu=2:07:31 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 15 01:12:57 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/sfp_instance/FE_OFC6242_n1125 connects to NET core_instance/sfp_instance/FE_OCPN9234_n1125 at location ( 201.300 313.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9234_n1125 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A3 of INST core_instance/sfp_instance/U1560 connects to NET core_instance/sfp_instance/FE_OCPN9233_n1125 at location ( 201.900 378.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OCPC9233_n1125 connects to NET core_instance/sfp_instance/FE_OCPN9233_n1125 at location ( 224.700 319.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9233_n1125 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/sfp_instance/FE_OCPC9233_n1125 connects to NET core_instance/sfp_instance/FE_OCPN9232_n1125 at location ( 224.100 318.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9232_n1125 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/sfp_instance/U1553 connects to NET core_instance/sfp_instance/FE_OCPN9231_n1125 at location ( 209.900 376.160 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A3 of INST core_instance/sfp_instance/U1554 connects to NET core_instance/sfp_instance/FE_OCPN9231_n1125 at location ( 208.600 376.160 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OCPC9231_n1125 connects to NET core_instance/sfp_instance/FE_OCPN9231_n1125 at location ( 229.700 315.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9231_n1125 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_72_ connects to NET core_instance/mac_array_instance/CTS_71 at location ( 435.900 644.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_71 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_72_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_12 at location ( 380.100 770.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_72_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_12 at location ( 376.300 766.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_12 at location ( 386.700 761.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_28 at location ( 99.100 831.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_120_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_26 at location ( 234.700 776.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_120_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_26 at location ( 229.300 775.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_26 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_120_ connects to NET core_instance/mac_array_instance/CTS_64 at location ( 732.300 662.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_64 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_ connects to NET core_instance/mac_array_instance/CTS_59 at location ( 295.700 801.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ connects to NET core_instance/mac_array_instance/CTS_59 at location ( 290.700 802.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_59 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ connects to NET core_instance/CTS_93 at location ( 456.700 532.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_93 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_ connects to NET core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_4 at location ( 457.505 469.650 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_4__fifo_instance/q0_reg_0_ connects to NET core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_4 at location ( 452.500 444.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/CTS_45 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_87 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_85 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9097_n1314 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9088_n1574 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9087_n1555 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 102 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 434
#  Number of instances deleted (including moved) = 1698
#  Number of instances resized = 3954
#  Number of instances with same cell size swap = 50
#  Number of instances with different orientation = 3
#  Number of instances with pin swaps = 2
#  Total number of placement changes (moved instances are counted twice) = 6089
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47045 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_OFC105_out_78_ core_instance/sfp_instance/FE_OCPC8162_n2620. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC109_out_76_ core_instance/sfp_instance/U3998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18816. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FILLER_25690. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FE_OFC135_out_63_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC137_out_62_ FILLER_25224. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC13_out_124_ core_instance/sfp_instance/U4981. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC157_out_52_ FILLER_19011. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FE_OFC167_out_47_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FILLER_25434. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FILLER_25677. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC189_out_36_ core_instance/sfp_instance/U1659. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC191_out_35_ FILLER_23868. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC197_out_32_ core_instance/sfp_instance/U1849. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC19_out_121_ core_instance/sfp_instance/U4985. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC209_out_26_ FILLER_33831. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC211_out_25_ FILLER_33358. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32610. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32611. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 53783 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1404/45471 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1748.99 (MB), peak = 1997.52 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 718.120 489.710 ) on M1 for NET core_instance/CTS_85. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 716.320 540.110 ) on M1 for NET core_instance/CTS_85. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 759.075 536.690 ) on M1 for NET core_instance/CTS_87. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 456.795 533.000 ) on M1 for NET core_instance/CTS_93. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 283.530 522.100 ) on M1 for NET core_instance/FE_OCPN8931_array_out_57_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 267.130 487.900 ) on M1 for NET core_instance/FE_OFN1292_array_out_31_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 271.330 430.300 ) on M1 for NET core_instance/FE_OFN1292_array_out_31_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 273.130 487.900 ) on M1 for NET core_instance/FE_OFN1307_array_out_29_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 251.530 435.700 ) on M1 for NET core_instance/FE_OFN1331_array_out_26_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 250.130 441.100 ) on M1 for NET core_instance/FE_OFN1331_array_out_26_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 253.530 475.300 ) on M1 for NET core_instance/FE_OFN1331_array_out_26_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 277.730 473.500 ) on M1 for NET core_instance/FE_OFN1332_array_out_30_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 261.530 448.300 ) on M1 for NET core_instance/FE_OFN1369_array_out_27_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 259.930 486.100 ) on M1 for NET core_instance/FE_OFN1369_array_out_27_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 206.330 462.700 ) on M1 for NET core_instance/FE_OFN1612_array_out_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 178.330 459.100 ) on M1 for NET core_instance/FE_OFN1809_array_out_12_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 190.530 462.700 ) on M1 for NET core_instance/FE_OFN1816_array_out_9_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 174.330 478.900 ) on M1 for NET core_instance/FE_OFN1829_array_out_14_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 205.330 455.500 ) on M1 for NET core_instance/FE_OFN1843_array_out_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 534.960 613.580 ) on M1 for NET core_instance/FE_OFN1897_array_out_105_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[74]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN4594_rd_ptr_0_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET core_instance/ofifo_inst/col_idx_7__fifo_instance/q0[11]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/FE_OCPN7774_n5183. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/FE_OCPN7790_n1545. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/FE_OCPN8016_n3703. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/sfp_instance/FE_OCPN8019_n2582. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/FE_OCPN8182_n6813. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/FE_RN_164. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 9 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n1168. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n1438. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n1760. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n186. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n1970. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/n2856. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 8 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n2857. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 9 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n3081. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n3743. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n3783. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n4459. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (EMS-27) Message (NRDB-874) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#7904 routed nets are extracted.
#    4755 (10.11%) extracted nets are partially routed.
#37472 routed nets are imported.
#95 (0.20%) nets are without wires.
#1576 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47047.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 4755
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 15 01:13:05 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 15 01:13:07 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5198         901      124949    95.35%
#  Metal 2        V        3894         706      124949    13.47%
#  Metal 3        H        5275         824      124949    13.16%
#  Metal 4        V        4111         489      124949    13.10%
#  Metal 5        H        6099           0      124949     0.01%
#  Metal 6        V        4600           0      124949     0.02%
#  Metal 7        H        1424         100      124949     2.51%
#  Metal 8        V        1150           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31752       7.60%  999592    17.20%
#
#  250 nets (0.53%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1760.19 (MB), peak = 1997.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1761.00 (MB), peak = 1997.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1776.40 (MB), peak = 1997.52 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1776.40 (MB), peak = 1997.52 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1776.40 (MB), peak = 1997.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
#Total number of routable nets = 45471.
#Total number of nets in the design = 47047.
#
#4790 routable nets have only global wires.
#40681 routable nets have only detail routed wires.
#168 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#407 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 22                146            4622  
#-------------------------------------------------------------------
#        Total                 22                146            4622  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                250                325           44896  
#-------------------------------------------------------------------
#        Total                250                325           44896  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     22(0.02%)      8(0.01%)   (0.03%)
#   Metal 3      5(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     27(0.00%)      8(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 1308943 um.
#Total half perimeter of net bounding box = 1225253 um.
#Total wire length on LAYER M1 = 2982 um.
#Total wire length on LAYER M2 = 266342 um.
#Total wire length on LAYER M3 = 390630 um.
#Total wire length on LAYER M4 = 265804 um.
#Total wire length on LAYER M5 = 197837 um.
#Total wire length on LAYER M6 = 128477 um.
#Total wire length on LAYER M7 = 18765 um.
#Total wire length on LAYER M8 = 38105 um.
#Total number of vias = 355776
#Total number of multi-cut vias = 207646 ( 58.4%)
#Total number of single cut vias = 148130 ( 41.6%)
#Up-Via Summary (total 355776):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      126155 ( 81.3%)     28988 ( 18.7%)     155143
#  Metal 2       19348 ( 13.6%)    122833 ( 86.4%)     142181
#  Metal 3        2069 (  5.4%)     36550 ( 94.6%)      38619
#  Metal 4         230 (  1.9%)     12046 ( 98.1%)      12276
#  Metal 5          91 (  2.2%)      4131 ( 97.8%)       4222
#  Metal 6         152 (  8.4%)      1656 ( 91.6%)       1808
#  Metal 7          85 (  5.6%)      1442 ( 94.4%)       1527
#-----------------------------------------------------------
#               148130 ( 41.6%)    207646 ( 58.4%)     355776 
#
#Total number of involved priority nets 17
#Maximum src to sink distance for priority net 157.4
#Average of max src_to_sink distance for priority net 91.9
#Average of ave src_to_sink distance for priority net 49.8
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1778.84 (MB), peak = 1997.52 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1766.84 (MB), peak = 1997.52 (MB)
#Start Track Assignment.
#Done with 616 horizontal wires in 4 hboxes and 536 vertical wires in 3 hboxes.
#Done with 24 horizontal wires in 4 hboxes and 35 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 1309649 um.
#Total half perimeter of net bounding box = 1225253 um.
#Total wire length on LAYER M1 = 3403 um.
#Total wire length on LAYER M2 = 266390 um.
#Total wire length on LAYER M3 = 390827 um.
#Total wire length on LAYER M4 = 265813 um.
#Total wire length on LAYER M5 = 197840 um.
#Total wire length on LAYER M6 = 128481 um.
#Total wire length on LAYER M7 = 18778 um.
#Total wire length on LAYER M8 = 38117 um.
#Total number of vias = 355618
#Total number of multi-cut vias = 207646 ( 58.4%)
#Total number of single cut vias = 147972 ( 41.6%)
#Up-Via Summary (total 355618):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      126097 ( 81.3%)     28988 ( 18.7%)     155085
#  Metal 2       19275 ( 13.6%)    122833 ( 86.4%)     142108
#  Metal 3        2063 (  5.3%)     36550 ( 94.7%)      38613
#  Metal 4         224 (  1.8%)     12046 ( 98.2%)      12270
#  Metal 5          85 (  2.0%)      4131 ( 98.0%)       4216
#  Metal 6         146 (  8.1%)      1656 ( 91.9%)       1802
#  Metal 7          82 (  5.4%)      1442 ( 94.6%)       1524
#-----------------------------------------------------------
#               147972 ( 41.6%)    207646 ( 58.4%)     355618 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1840.21 (MB), peak = 1997.52 (MB)
#
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 89.97 (MB)
#Total memory = 1840.21 (MB)
#Peak memory = 1997.52 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 19354 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1826.10 (MB), peak = 1997.52 (MB)
#    completing 20% with 19374 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1825.22 (MB), peak = 1997.52 (MB)
#    completing 30% with 20090 violations
#    cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1844.43 (MB), peak = 1997.52 (MB)
#    completing 40% with 20501 violations
#    cpu time = 00:01:20, elapsed time = 00:01:20, memory = 1838.75 (MB), peak = 1997.52 (MB)
#    completing 50% with 20558 violations
#    cpu time = 00:01:43, elapsed time = 00:01:43, memory = 1837.11 (MB), peak = 1997.52 (MB)
#    completing 60% with 20605 violations
#    cpu time = 00:01:52, elapsed time = 00:01:52, memory = 1836.38 (MB), peak = 1997.52 (MB)
#    completing 70% with 20651 violations
#    cpu time = 00:02:02, elapsed time = 00:02:02, memory = 1834.09 (MB), peak = 1997.52 (MB)
#    completing 80% with 20673 violations
#    cpu time = 00:02:03, elapsed time = 00:02:04, memory = 1839.56 (MB), peak = 1997.52 (MB)
#    completing 90% with 20673 violations
#    cpu time = 00:02:03, elapsed time = 00:02:04, memory = 1839.56 (MB), peak = 1997.52 (MB)
#    completing 100% with 20673 violations
#    cpu time = 00:02:03, elapsed time = 00:02:04, memory = 1839.56 (MB), peak = 1997.52 (MB)
# ECO: 7.3% of the total area was rechecked for DRC, and 12.4% required routing.
#    number of violations = 20674
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1902      372     5979     3196      591      549      501    13090
#	M2         2533     3133     1226       20       41        0      429     7382
#	M3           32       18       86        6        2        0       48      192
#	M4            1        1        7        0        0        0        0        9
#	M5            0        0        1        0        0        0        0        1
#	Totals     4468     3524     7299     3222      634      549      978    20674
#4391 out of 148407 instances need to be verified(marked ipoed).
#9.6% of the total area is being checked for drcs
#9.6% of the total area was checked
#    number of violations = 21724
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1         2111      415     6149      571     3298      599      682    13825
#	M2         2630     3316     1250       72       21       41      365     7695
#	M3           32       19       87       15        6        2       33      194
#	M4            1        1        7        0        0        0        0        9
#	M5            0        0        1        0        0        0        0        1
#	Totals     4774     3751     7494      658     3325      642     1080    21724
#cpu time = 00:02:24, elapsed time = 00:02:25, memory = 1837.62 (MB), peak = 1997.52 (MB)
#start 1st optimization iteration ...
#    completing 10% with 21772 violations
#    cpu time = 00:05:32, elapsed time = 00:05:32, memory = 2065.07 (MB), peak = 2090.80 (MB)
#    completing 20% with 21782 violations
#    cpu time = 00:10:57, elapsed time = 00:10:57, memory = 2040.39 (MB), peak = 2120.78 (MB)
#    completing 30% with 21745 violations
#    cpu time = 00:15:16, elapsed time = 00:15:16, memory = 2013.45 (MB), peak = 2120.78 (MB)
#    completing 40% with 21555 violations
#    cpu time = 00:19:26, elapsed time = 00:19:27, memory = 2051.73 (MB), peak = 2120.78 (MB)
#    completing 50% with 21210 violations
#    cpu time = 00:22:21, elapsed time = 00:22:22, memory = 2022.48 (MB), peak = 2120.78 (MB)
#    completing 60% with 21054 violations
#    cpu time = 00:25:20, elapsed time = 00:25:21, memory = 2030.94 (MB), peak = 2120.78 (MB)
#    completing 70% with 20765 violations
#    cpu time = 00:28:58, elapsed time = 00:28:59, memory = 2041.51 (MB), peak = 2120.78 (MB)
#    completing 80% with 20617 violations
#    cpu time = 00:31:39, elapsed time = 00:31:41, memory = 2028.12 (MB), peak = 2120.78 (MB)
#    completing 90% with 20334 violations
#    cpu time = 00:33:53, elapsed time = 00:33:55, memory = 2026.89 (MB), peak = 2120.78 (MB)
#    completing 100% with 20182 violations
#    cpu time = 00:36:56, elapsed time = 00:36:58, memory = 1969.23 (MB), peak = 2120.78 (MB)
#    number of violations = 20182
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2046      521     6892     2445      561      447      388    13300
#	M2         2156     2785     1086       27       48        0      456     6558
#	M3           66       46       86        6        0        0      105      309
#	M4            3        2        7        0        0        0        3       15
#	Totals     4271     3354     8071     2478      609      447      952    20182
#    number of process antenna violations = 27
#cpu time = 00:36:57, elapsed time = 00:36:58, memory = 1969.28 (MB), peak = 2120.78 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 1303951 um.
#Total half perimeter of net bounding box = 1225253 um.
#Total wire length on LAYER M1 = 3296 um.
#Total wire length on LAYER M2 = 258010 um.
#Total wire length on LAYER M3 = 386041 um.
#Total wire length on LAYER M4 = 269146 um.
#Total wire length on LAYER M5 = 201043 um.
#Total wire length on LAYER M6 = 128872 um.
#Total wire length on LAYER M7 = 19178 um.
#Total wire length on LAYER M8 = 38366 um.
#Total number of vias = 376186
#Total number of multi-cut vias = 174574 ( 46.4%)
#Total number of single cut vias = 201612 ( 53.6%)
#Up-Via Summary (total 376186):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      137416 ( 87.3%)     20026 ( 12.7%)     157442
#  Metal 2       43131 ( 29.2%)    104814 ( 70.8%)     147945
#  Metal 3       15622 ( 33.5%)     31015 ( 66.5%)      46637
#  Metal 4        4181 ( 26.8%)     11428 ( 73.2%)      15609
#  Metal 5         406 (  8.5%)      4382 ( 91.5%)       4788
#  Metal 6         425 ( 21.0%)      1599 ( 79.0%)       2024
#  Metal 7         431 ( 24.8%)      1310 ( 75.2%)       1741
#-----------------------------------------------------------
#               201612 ( 53.6%)    174574 ( 46.4%)     376186 
#
#Total number of DRC violations = 20182
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 13300
#Total number of violations on LAYER M2 = 6558
#Total number of violations on LAYER M3 = 309
#Total number of violations on LAYER M4 = 15
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:39:23
#Elapsed time = 00:39:25
#Increased memory = -38.52 (MB)
#Total memory = 1801.70 (MB)
#Peak memory = 2120.78 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 15 01:52:42 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1803.43 (MB), peak = 2120.78 (MB)
#
#Start Post Route Wire Spread.
#Done with 5192 horizontal wires in 7 hboxes and 5783 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 1307797 um.
#Total half perimeter of net bounding box = 1225253 um.
#Total wire length on LAYER M1 = 3296 um.
#Total wire length on LAYER M2 = 258545 um.
#Total wire length on LAYER M3 = 387294 um.
#Total wire length on LAYER M4 = 270465 um.
#Total wire length on LAYER M5 = 201553 um.
#Total wire length on LAYER M6 = 128980 um.
#Total wire length on LAYER M7 = 19219 um.
#Total wire length on LAYER M8 = 38446 um.
#Total number of vias = 376186
#Total number of multi-cut vias = 174574 ( 46.4%)
#Total number of single cut vias = 201612 ( 53.6%)
#Up-Via Summary (total 376186):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      137416 ( 87.3%)     20026 ( 12.7%)     157442
#  Metal 2       43131 ( 29.2%)    104814 ( 70.8%)     147945
#  Metal 3       15622 ( 33.5%)     31015 ( 66.5%)      46637
#  Metal 4        4181 ( 26.8%)     11428 ( 73.2%)      15609
#  Metal 5         406 (  8.5%)      4382 ( 91.5%)       4788
#  Metal 6         425 ( 21.0%)      1599 ( 79.0%)       2024
#  Metal 7         431 ( 24.8%)      1310 ( 75.2%)       1741
#-----------------------------------------------------------
#               201612 ( 53.6%)    174574 ( 46.4%)     376186 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1862.26 (MB), peak = 2120.78 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 1307797 um.
#Total half perimeter of net bounding box = 1225253 um.
#Total wire length on LAYER M1 = 3296 um.
#Total wire length on LAYER M2 = 258545 um.
#Total wire length on LAYER M3 = 387294 um.
#Total wire length on LAYER M4 = 270465 um.
#Total wire length on LAYER M5 = 201553 um.
#Total wire length on LAYER M6 = 128980 um.
#Total wire length on LAYER M7 = 19219 um.
#Total wire length on LAYER M8 = 38446 um.
#Total number of vias = 376186
#Total number of multi-cut vias = 174574 ( 46.4%)
#Total number of single cut vias = 201612 ( 53.6%)
#Up-Via Summary (total 376186):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      137416 ( 87.3%)     20026 ( 12.7%)     157442
#  Metal 2       43131 ( 29.2%)    104814 ( 70.8%)     147945
#  Metal 3       15622 ( 33.5%)     31015 ( 66.5%)      46637
#  Metal 4        4181 ( 26.8%)     11428 ( 73.2%)      15609
#  Metal 5         406 (  8.5%)      4382 ( 91.5%)       4788
#  Metal 6         425 ( 21.0%)      1599 ( 79.0%)       2024
#  Metal 7         431 ( 24.8%)      1310 ( 75.2%)       1741
#-----------------------------------------------------------
#               201612 ( 53.6%)    174574 ( 46.4%)     376186 
#
#
#Start Post Route via swapping..
#19.29% of area are rerouted by ECO routing.
#    number of violations = 21093
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2100      537     7010     2558      566      490      414    13675
#	M2         2324     3094     1124       28       48        1      459     7078
#	M3           71       49       88        7        0        0      106      321
#	M4            5        4        7        0        0        0        3       19
#	Totals     4500     3684     8229     2593      614      491      982    21093
#cpu time = 00:00:45, elapsed time = 00:00:45, memory = 1804.88 (MB), peak = 2120.78 (MB)
#    number of violations = 20214
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2060      518     6925     2449      561      449      415    13377
#	M2         2147     2741     1102       27       48        0      448     6513
#	M3           68       43       89        6        0        0      103      309
#	M4            3        2        7        0        0        0        3       15
#	Totals     4278     3304     8123     2482      609      449      969    20214
#cpu time = 00:02:47, elapsed time = 00:02:47, memory = 1807.93 (MB), peak = 2120.78 (MB)
#CELL_VIEW fullchip,init has 20214 DRC violations
#Total number of DRC violations = 20214
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 46
#Total number of violations on LAYER M1 = 13377
#Total number of violations on LAYER M2 = 6513
#Total number of violations on LAYER M3 = 309
#Total number of violations on LAYER M4 = 15
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 1307797 um.
#Total half perimeter of net bounding box = 1225253 um.
#Total wire length on LAYER M1 = 3296 um.
#Total wire length on LAYER M2 = 258545 um.
#Total wire length on LAYER M3 = 387294 um.
#Total wire length on LAYER M4 = 270465 um.
#Total wire length on LAYER M5 = 201553 um.
#Total wire length on LAYER M6 = 128980 um.
#Total wire length on LAYER M7 = 19219 um.
#Total wire length on LAYER M8 = 38446 um.
#Total number of vias = 376186
#Total number of multi-cut vias = 234650 ( 62.4%)
#Total number of single cut vias = 141536 ( 37.6%)
#Up-Via Summary (total 376186):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124988 ( 79.4%)     32454 ( 20.6%)     157442
#  Metal 2       13299 (  9.0%)    134646 ( 91.0%)     147945
#  Metal 3        2602 (  5.6%)     44035 ( 94.4%)      46637
#  Metal 4         403 (  2.6%)     15206 ( 97.4%)      15609
#  Metal 5           7 (  0.1%)      4781 ( 99.9%)       4788
#  Metal 6         136 (  6.7%)      1888 ( 93.3%)       2024
#  Metal 7         101 (  5.8%)      1640 ( 94.2%)       1741
#-----------------------------------------------------------
#               141536 ( 37.6%)    234650 ( 62.4%)     376186 
#
#detailRoute Statistics:
#Cpu time = 00:42:23
#Elapsed time = 00:42:25
#Increased memory = -37.78 (MB)
#Total memory = 1802.43 (MB)
#Peak memory = 2120.78 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 47047 NETS and 0 SPECIALNETS signatures
#Created 148408 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.63 (MB), peak = 2120.78 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1804.66 (MB), peak = 2120.78 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:42:46
#Elapsed time = 00:42:49
#Increased memory = -62.45 (MB)
#Total memory = 1735.70 (MB)
#Peak memory = 2120.78 (MB)
#Number of warnings = 106
#Total number of warnings = 266
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 15 01:55:46 2025
#
**optDesign ... cpu = 0:47:48, real = 0:47:52, mem = 2112.8M, totSessionCpu=2:50:17 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148407 and nets=47047 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2112.8M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 2180.0M)
Extracted 20.0002% (CPU Time= 0:00:01.6  MEM= 2180.0M)
Extracted 30.0003% (CPU Time= 0:00:02.0  MEM= 2180.0M)
Extracted 40.0003% (CPU Time= 0:00:02.6  MEM= 2184.0M)
Extracted 50.0004% (CPU Time= 0:00:03.6  MEM= 2184.0M)
Extracted 60.0003% (CPU Time= 0:00:04.4  MEM= 2184.0M)
Extracted 70.0002% (CPU Time= 0:00:04.8  MEM= 2184.0M)
Extracted 80.0003% (CPU Time= 0:00:05.1  MEM= 2184.0M)
Extracted 90.0003% (CPU Time= 0:00:05.9  MEM= 2184.0M)
Extracted 100% (CPU Time= 0:00:07.7  MEM= 2184.0M)
Number of Extracted Resistors     : 976350
Number of Extracted Ground Cap.   : 941069
Number of Extracted Coupling Cap. : 1639200
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2171.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.2  Real Time: 0:00:09.0  MEM: 2171.941M)
**optDesign ... cpu = 0:47:58, real = 0:48:01, mem = 2110.8M, totSessionCpu=2:50:26 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47047,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2210.25 CPU=0:00:20.5 REAL=0:00:21.0)
Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
*** CDM Built up (cpu=0:00:24.3  real=0:00:24.0  mem= 2210.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47047,  26.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2186.29 CPU=0:00:19.0 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:19.1  real=0:00:19.0  mem= 2186.3M) ***
*** Done Building Timing Graph (cpu=0:00:48.4 real=0:00:49.0 totSessionCpu=2:51:14 mem=2186.3M)
**optDesign ... cpu = 0:48:46, real = 0:48:50, mem = 2120.8M, totSessionCpu=2:51:14 **
*** Timing NOT met, worst failing slack is -43.780
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 227 clock nets excluded from IPO operation.
*info: 227 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -43.781 TNS Slack -8633.120 Density 99.16
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -43.781|  -43.781|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:01.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:01.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_4_/D  |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:01.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:01.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:01.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:01.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -43.781|  -43.781|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:06.0 mem=2370.6M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.115|  -43.781|  -0.115|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
|  -0.115|  -43.781|  -0.115|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2370.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.1 real=0:00:06.0 mem=2370.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 310 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.9 real=0:00:06.0 mem=2370.6M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:48:58, real = 0:49:02, mem = 2219.6M, totSessionCpu=2:51:27 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (10)
#Created 848 library cell signatures
#Created 47047 NETS and 0 SPECIALNETS signatures
#Created 148408 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1897.57 (MB), peak = 2120.78 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1897.79 (MB), peak = 2120.78 (MB)
Begin: GigaOpt WNS recovery
Begin: GigaOpt Optimization in WNS mode (Recovery)
Info: 227 clock nets excluded from IPO operation.
*info: 227 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -43.781 TNS Slack -8633.120 Density 99.16
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -43.781|  -43.781|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2371.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -43.593|  -43.593|-8629.361|-8629.361|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -43.493|  -43.493|-8624.697|-8624.697|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -43.452|  -43.452|-8621.755|-8621.755|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -43.359|  -43.359|-8617.912|-8617.912|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -43.346|  -43.346|-8614.902|-8614.902|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -43.264|  -43.264|-8614.397|-8614.397|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -43.209|  -43.209|-8605.900|-8605.900|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -43.058|  -43.058|-8602.551|-8602.551|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -43.041|  -43.041|-8600.505|-8600.505|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -42.956|  -42.956|-8592.109|-8592.109|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -42.859|  -42.859|-8586.993|-8586.993|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -42.841|  -42.841|-8586.686|-8586.686|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -42.817|  -42.817|-8582.972|-8582.972|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -42.803|  -42.803|-8573.214|-8573.214|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -42.700|  -42.700|-8571.065|-8571.065|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -42.657|  -42.657|-8566.664|-8566.664|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -42.617|  -42.617|-8559.240|-8559.240|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -42.583|  -42.583|-8556.836|-8556.836|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -42.562|  -42.562|-8554.564|-8554.564|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -42.508|  -42.508|-8548.223|-8548.223|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -42.496|  -42.496|-8546.277|-8546.277|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -42.469|  -42.469|-8542.385|-8542.385|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -42.432|  -42.432|-8538.357|-8538.357|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -42.416|  -42.416|-8537.454|-8537.454|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -42.387|  -42.387|-8530.520|-8530.520|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -42.302|  -42.302|-8521.124|-8521.124|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -42.106|  -42.106|-8496.120|-8496.120|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -42.093|  -42.093|-8495.997|-8495.997|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -42.072|  -42.072|-8493.127|-8493.127|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -41.995|  -41.995|-8488.753|-8488.753|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -41.983|  -41.983|-8485.173|-8485.173|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -41.965|  -41.965|-8484.433|-8484.433|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -41.950|  -41.950|-8478.217|-8478.217|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -41.884|  -41.884|-8469.468|-8469.468|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -41.853|  -41.853|-8467.067|-8467.067|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -41.816|  -41.816|-8465.854|-8465.854|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -41.804|  -41.804|-8465.685|-8465.685|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -41.793|  -41.793|-8464.420|-8464.420|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -41.764|  -41.764|-8461.866|-8461.866|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -41.741|  -41.741|-8459.998|-8459.998|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -41.719|  -41.719|-8456.604|-8456.604|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -41.671|  -41.671|-8453.520|-8453.520|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -41.656|  -41.656|-8449.962|-8449.962|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -41.618|  -41.618|-8446.229|-8446.229|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -41.592|  -41.592|-8444.646|-8444.646|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -41.581|  -41.581|-8442.743|-8442.743|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -41.566|  -41.566|-8440.420|-8440.420|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -41.538|  -41.538|-8435.058|-8435.058|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -41.507|  -41.507|-8432.877|-8432.877|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -41.497|  -41.497|-8430.359|-8430.359|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -41.481|  -41.481|-8429.008|-8429.008|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -41.465|  -41.465|-8428.900|-8428.900|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -41.457|  -41.457|-8427.704|-8427.704|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -41.429|  -41.429|-8427.291|-8427.291|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -41.405|  -41.405|-8423.445|-8423.445|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -41.382|  -41.382|-8421.367|-8421.367|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -41.358|  -41.358|-8415.438|-8415.438|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -41.308|  -41.308|-8413.646|-8413.646|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -41.299|  -41.299|-8405.263|-8405.263|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -41.268|  -41.268|-8404.377|-8404.377|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -41.255|  -41.255|-8402.207|-8402.207|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -41.142|  -41.142|-8386.752|-8386.752|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -41.124|  -41.124|-8384.912|-8384.912|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -41.109|  -41.109|-8383.396|-8383.396|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -41.050|  -41.050|-8381.896|-8381.896|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -41.034|  -41.034|-8375.493|-8375.493|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.992|  -40.992|-8372.267|-8372.267|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.970|  -40.970|-8370.425|-8370.425|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.932|  -40.932|-8367.241|-8367.241|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -40.921|  -40.921|-8365.665|-8365.665|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -40.903|  -40.903|-8361.455|-8361.455|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -40.873|  -40.873|-8359.217|-8359.217|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.861|  -40.861|-8357.997|-8357.997|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -40.854|  -40.854|-8357.621|-8357.621|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -40.843|  -40.843|-8355.941|-8355.941|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -40.829|  -40.829|-8354.145|-8354.145|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.812|  -40.812|-8352.980|-8352.980|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.787|  -40.787|-8351.903|-8351.903|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -40.771|  -40.771|-8349.793|-8349.793|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.759|  -40.759|-8347.865|-8347.865|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -40.750|  -40.750|-8344.974|-8344.974|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.732|  -40.732|-8344.619|-8344.619|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.703|  -40.703|-8343.083|-8343.083|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -40.694|  -40.694|-8340.287|-8340.287|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -40.681|  -40.681|-8339.172|-8339.172|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -40.655|  -40.655|-8336.777|-8336.777|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.638|  -40.638|-8335.195|-8335.195|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -40.627|  -40.627|-8333.348|-8333.348|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -40.608|  -40.608|-8329.195|-8329.195|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -40.583|  -40.583|-8324.918|-8324.918|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -40.553|  -40.553|-8323.861|-8323.861|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.524|  -40.524|-8321.718|-8321.718|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.517|  -40.517|-8318.929|-8318.929|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -40.495|  -40.495|-8316.969|-8316.969|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.487|  -40.487|-8315.955|-8315.955|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.478|  -40.478|-8315.080|-8315.080|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -40.450|  -40.450|-8313.280|-8313.280|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -40.442|  -40.442|-8311.435|-8311.435|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.422|  -40.422|-8311.035|-8311.035|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.392|  -40.392|-8307.839|-8307.839|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -40.377|  -40.377|-8306.404|-8306.404|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -40.364|  -40.364|-8304.668|-8304.668|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -40.354|  -40.354|-8300.504|-8300.504|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.332|  -40.332|-8299.166|-8299.166|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -40.309|  -40.309|-8297.993|-8297.993|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.296|  -40.296|-8296.637|-8296.637|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -40.287|  -40.287|-8294.373|-8294.373|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.267|  -40.267|-8292.914|-8292.914|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -40.256|  -40.256|-8292.040|-8292.040|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -40.241|  -40.241|-8290.055|-8290.055|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.223|  -40.223|-8288.673|-8288.673|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -40.214|  -40.214|-8285.910|-8285.910|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.197|  -40.197|-8283.616|-8283.616|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -40.173|  -40.173|-8282.312|-8282.312|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.073|  -40.073|-8268.878|-8268.878|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.065|  -40.065|-8268.836|-8268.836|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -40.046|  -40.046|-8265.851|-8265.851|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -40.036|  -40.036|-8264.190|-8264.190|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -40.023|  -40.023|-8263.256|-8263.256|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.998|  -39.998|-8261.688|-8261.688|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.990|  -39.990|-8259.973|-8259.973|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.975|  -39.975|-8258.229|-8258.229|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.963|  -39.963|-8256.512|-8256.512|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.944|  -39.944|-8254.804|-8254.804|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.933|  -39.933|-8253.285|-8253.285|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.915|  -39.915|-8252.115|-8252.115|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.904|  -39.904|-8251.527|-8251.527|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.886|  -39.886|-8248.945|-8248.945|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.875|  -39.875|-8247.597|-8247.597|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.865|  -39.865|-8245.873|-8245.873|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.851|  -39.851|-8244.253|-8244.253|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.839|  -39.839|-8243.147|-8243.147|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.828|  -39.828|-8241.815|-8241.815|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.817|  -39.817|-8239.031|-8239.031|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.806|  -39.806|-8238.115|-8238.115|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.784|  -39.784|-8236.799|-8236.799|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.772|  -39.772|-8236.393|-8236.393|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.764|  -39.764|-8233.143|-8233.143|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.749|  -39.749|-8231.130|-8231.130|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.741|  -39.741|-8229.766|-8229.766|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.719|  -39.719|-8228.558|-8228.558|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.707|  -39.707|-8227.105|-8227.105|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.691|  -39.691|-8226.169|-8226.169|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.683|  -39.683|-8224.840|-8224.840|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.672|  -39.672|-8224.091|-8224.091|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.662|  -39.662|-8223.129|-8223.129|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.653|  -39.653|-8220.659|-8220.659|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.636|  -39.636|-8219.018|-8219.018|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.625|  -39.625|-8218.451|-8218.451|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.615|  -39.615|-8216.329|-8216.329|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.608|  -39.608|-8215.969|-8215.969|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.597|  -39.597|-8214.447|-8214.447|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.575|  -39.575|-8210.666|-8210.666|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.547|  -39.547|-8207.970|-8207.970|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.532|  -39.532|-8207.771|-8207.771|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.522|  -39.522|-8206.351|-8206.351|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.498|  -39.498|-8205.558|-8205.558|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.491|  -39.491|-8203.792|-8203.792|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.467|  -39.467|-8201.211|-8201.211|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.428|  -39.428|-8198.618|-8198.618|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.418|  -39.418|-8196.539|-8196.539|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.409|  -39.409|-8193.646|-8193.646|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.401|  -39.401|-8192.707|-8192.707|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.390|  -39.390|-8191.255|-8191.255|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.362|  -39.362|-8190.077|-8190.077|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.347|  -39.347|-8188.830|-8188.830|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.335|  -39.335|-8186.054|-8186.054|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.321|  -39.321|-8184.870|-8184.870|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.312|  -39.312|-8183.986|-8183.986|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.301|  -39.301|-8182.736|-8182.736|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.279|  -39.279|-8181.526|-8181.526|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.269|  -39.269|-8178.140|-8178.140|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.250|  -39.250|-8176.456|-8176.456|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.241|  -39.241|-8174.994|-8174.994|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.231|  -39.231|-8173.696|-8173.696|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.221|  -39.221|-8171.384|-8171.384|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.211|  -39.211|-8170.918|-8170.918|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.198|  -39.198|-8170.416|-8170.416|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.186|  -39.186|-8168.904|-8168.904|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.177|  -39.177|-8167.955|-8167.955|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.143|  -39.143|-8166.043|-8166.043|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.134|  -39.134|-8164.897|-8164.897|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -39.126|  -39.126|-8163.197|-8163.197|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.116|  -39.116|-8162.069|-8162.069|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.107|  -39.107|-8160.355|-8160.355|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.086|  -39.086|-8158.097|-8158.097|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.077|  -39.077|-8155.875|-8155.875|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.049|  -39.049|-8154.835|-8154.835|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -39.042|  -39.042|-8151.701|-8151.701|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.025|  -39.025|-8150.517|-8150.517|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.018|  -39.018|-8150.121|-8150.121|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.006|  -39.006|-8148.635|-8148.635|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.982|  -38.982|-8146.737|-8146.737|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.970|  -38.970|-8145.533|-8145.533|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -38.957|  -38.957|-8142.647|-8142.647|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -38.934|  -38.934|-8140.327|-8140.327|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -38.922|  -38.922|-8137.623|-8137.623|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.903|  -38.903|-8136.699|-8136.699|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -38.884|  -38.884|-8133.641|-8133.641|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.876|  -38.876|-8132.579|-8132.579|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.857|  -38.857|-8131.203|-8131.203|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.831|  -38.831|-8129.517|-8129.517|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.822|  -38.822|-8127.422|-8127.422|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.810|  -38.810|-8124.756|-8124.756|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -38.798|  -38.798|-8122.634|-8122.634|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.772|  -38.772|-8121.318|-8121.318|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.757|  -38.757|-8119.954|-8119.954|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -38.746|  -38.746|-8118.191|-8118.191|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.732|  -38.732|-8115.542|-8115.542|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.718|  -38.718|-8113.417|-8113.417|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -38.707|  -38.707|-8112.739|-8112.739|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.694|  -38.694|-8110.259|-8110.259|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.681|  -38.681|-8109.396|-8109.396|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -38.667|  -38.667|-8106.785|-8106.785|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.656|  -38.656|-8106.433|-8106.433|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.474|  -38.474|-8082.096|-8082.096|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.464|  -38.464|-8081.422|-8081.422|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -38.450|  -38.450|-8080.892|-8080.892|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.441|  -38.441|-8078.611|-8078.611|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.432|  -38.432|-8076.036|-8076.036|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -38.424|  -38.424|-8075.120|-8075.120|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.406|  -38.406|-8074.762|-8074.762|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.398|  -38.398|-8073.967|-8073.967|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -38.386|  -38.386|-8073.003|-8073.003|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -38.368|  -38.368|-8069.191|-8069.191|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -38.343|  -38.343|-8067.548|-8067.548|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -38.328|  -38.328|-8065.971|-8065.971|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.319|  -38.319|-8064.203|-8064.203|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -38.310|  -38.310|-8063.803|-8063.803|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.299|  -38.299|-8061.884|-8061.884|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.279|  -38.279|-8059.796|-8059.796|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.269|  -38.269|-8057.517|-8057.517|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.262|  -38.262|-8056.449|-8056.449|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -38.242|  -38.242|-8055.069|-8055.069|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -38.234|  -38.234|-8053.309|-8053.309|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -38.216|  -38.216|-8051.980|-8051.980|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.193|  -38.193|-8050.303|-8050.303|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -38.180|  -38.180|-8048.669|-8048.669|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -38.171|  -38.171|-8046.489|-8046.489|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.159|  -38.159|-8044.515|-8044.515|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.145|  -38.145|-8043.784|-8043.784|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -38.130|  -38.130|-8043.083|-8043.083|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -38.123|  -38.123|-8041.641|-8041.641|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.110|  -38.110|-8037.654|-8037.654|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.080|  -38.080|-8036.404|-8036.404|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -38.066|  -38.066|-8032.712|-8032.712|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.058|  -38.058|-8031.689|-8031.689|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -38.047|  -38.047|-8031.053|-8031.053|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.028|  -38.028|-8029.560|-8029.560|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.020|  -38.020|-8028.293|-8028.293|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.010|  -38.010|-8027.705|-8027.705|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -37.991|  -37.991|-8025.422|-8025.422|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.980|  -37.980|-8024.494|-8024.494|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.972|  -37.972|-8022.715|-8022.715|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.959|  -37.959|-8020.913|-8020.913|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.944|  -37.944|-8019.032|-8019.032|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.918|  -37.918|-8017.117|-8017.117|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.910|  -37.910|-8016.337|-8016.337|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.897|  -37.897|-8013.921|-8013.921|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.879|  -37.879|-8012.916|-8012.916|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.857|  -37.857|-8010.700|-8010.700|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.848|  -37.848|-8008.220|-8008.220|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -37.840|  -37.840|-8007.243|-8007.243|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.830|  -37.830|-8006.607|-8006.607|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.815|  -37.815|-8005.500|-8005.500|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -37.802|  -37.802|-8002.824|-8002.824|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.791|  -37.791|-8000.980|-8000.980|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.775|  -37.775|-7999.686|-7999.686|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.750|  -37.750|-7998.590|-7998.590|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.740|  -37.740|-7995.660|-7995.660|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.722|  -37.722|-7994.917|-7994.917|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.701|  -37.701|-7992.753|-7992.753|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.685|  -37.685|-7991.673|-7991.673|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -37.668|  -37.668|-7988.729|-7988.729|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.657|  -37.657|-7986.514|-7986.514|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -37.647|  -37.647|-7986.124|-7986.124|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.631|  -37.631|-7984.998|-7984.998|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.620|  -37.620|-7983.861|-7983.861|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -37.611|  -37.611|-7983.033|-7983.033|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.602|  -37.602|-7981.523|-7981.523|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.594|  -37.594|-7978.450|-7978.450|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.579|  -37.579|-7976.063|-7976.063|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.570|  -37.570|-7974.655|-7974.655|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -37.541|  -37.541|-7973.333|-7973.333|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.534|  -37.534|-7971.740|-7971.740|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.525|  -37.525|-7970.938|-7970.938|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.513|  -37.513|-7970.318|-7970.318|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.504|  -37.504|-7969.074|-7969.074|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -37.494|  -37.494|-7967.083|-7967.083|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.482|  -37.482|-7964.792|-7964.792|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.468|  -37.468|-7963.388|-7963.388|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.451|  -37.451|-7962.426|-7962.426|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.439|  -37.439|-7960.740|-7960.740|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -37.426|  -37.426|-7958.850|-7958.850|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.410|  -37.410|-7956.403|-7956.403|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.395|  -37.395|-7954.035|-7954.035|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.368|  -37.368|-7952.083|-7952.083|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.359|  -37.359|-7950.041|-7950.041|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.346|  -37.346|-7949.521|-7949.521|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.335|  -37.335|-7946.738|-7946.738|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -37.322|  -37.322|-7945.964|-7945.964|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.311|  -37.311|-7943.972|-7943.972|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.291|  -37.291|-7941.518|-7941.518|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.281|  -37.281|-7940.785|-7940.785|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.273|  -37.273|-7940.487|-7940.487|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.265|  -37.265|-7939.577|-7939.577|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.238|  -37.238|-7939.081|-7939.081|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -37.230|  -37.230|-7937.398|-7937.398|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.218|  -37.218|-7934.421|-7934.421|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.195|  -37.195|-7933.894|-7933.894|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.186|  -37.186|-7932.698|-7932.698|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.178|  -37.178|-7932.178|-7932.178|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -37.163|  -37.163|-7929.349|-7929.349|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.143|  -37.143|-7928.524|-7928.524|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -37.135|  -37.135|-7927.813|-7927.813|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.122|  -37.122|-7925.868|-7925.868|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.104|  -37.104|-7924.164|-7924.164|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.093|  -37.093|-7922.201|-7922.201|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.086|  -37.086|-7920.860|-7920.860|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.071|  -37.071|-7919.074|-7919.074|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.063|  -37.063|-7918.610|-7918.610|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.056|  -37.056|-7917.318|-7917.318|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -37.048|  -37.048|-7916.442|-7916.442|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.039|  -37.039|-7915.659|-7915.659|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.030|  -37.030|-7914.641|-7914.641|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.018|  -37.018|-7913.360|-7913.360|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.010|  -37.010|-7912.097|-7912.097|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.991|  -36.991|-7909.517|-7909.517|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.981|  -36.981|-7908.551|-7908.551|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.973|  -36.973|-7908.107|-7908.107|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.960|  -36.960|-7907.722|-7907.722|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.951|  -36.951|-7904.732|-7904.732|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.943|  -36.943|-7904.461|-7904.461|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.936|  -36.936|-7903.557|-7903.557|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.927|  -36.927|-7903.109|-7903.109|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.914|  -36.914|-7901.928|-7901.928|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.898|  -36.898|-7900.726|-7900.726|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -36.885|  -36.885|-7898.932|-7898.932|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -36.875|  -36.875|-7897.105|-7897.105|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.864|  -36.864|-7895.758|-7895.758|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.856|  -36.856|-7894.694|-7894.694|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.828|  -36.828|-7892.774|-7892.774|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.819|  -36.819|-7892.313|-7892.313|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.809|  -36.809|-7891.046|-7891.046|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.797|  -36.797|-7888.989|-7888.989|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.781|  -36.781|-7888.254|-7888.254|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.765|  -36.765|-7887.608|-7887.608|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.756|  -36.756|-7885.516|-7885.516|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.746|  -36.746|-7883.384|-7883.384|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.724|  -36.724|-7882.470|-7882.470|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.710|  -36.710|-7880.673|-7880.673|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.695|  -36.695|-7878.730|-7878.730|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -36.685|  -36.685|-7877.986|-7877.986|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.661|  -36.661|-7874.928|-7874.928|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.647|  -36.647|-7872.216|-7872.216|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.637|  -36.637|-7870.879|-7870.879|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.624|  -36.624|-7870.483|-7870.483|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -36.616|  -36.616|-7869.725|-7869.725|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -36.607|  -36.607|-7867.446|-7867.446|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.590|  -36.590|-7865.895|-7865.895|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -36.582|  -36.582|-7863.729|-7863.729|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.574|  -36.574|-7861.869|-7861.869|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.566|  -36.566|-7860.799|-7860.799|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.554|  -36.554|-7860.208|-7860.208|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.541|  -36.541|-7859.932|-7859.932|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.531|  -36.531|-7859.321|-7859.321|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.521|  -36.521|-7857.928|-7857.928|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.509|  -36.509|-7856.347|-7856.347|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.491|  -36.491|-7855.794|-7855.794|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.482|  -36.482|-7854.398|-7854.398|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -36.468|  -36.468|-7852.863|-7852.863|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.448|  -36.448|-7851.238|-7851.238|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.439|  -36.439|-7850.804|-7850.804|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -36.427|  -36.427|-7849.956|-7849.956|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -36.409|  -36.409|-7846.260|-7846.260|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.394|  -36.394|-7845.342|-7845.342|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.382|  -36.382|-7843.018|-7843.018|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -36.368|  -36.368|-7841.216|-7841.216|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -36.352|  -36.352|-7840.649|-7840.649|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.335|  -36.335|-7838.319|-7838.319|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -36.323|  -36.323|-7837.703|-7837.703|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.298|  -36.298|-7835.803|-7835.803|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.288|  -36.288|-7833.686|-7833.686|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -36.278|  -36.278|-7831.526|-7831.526|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -36.269|  -36.269|-7830.831|-7830.831|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.261|  -36.261|-7828.967|-7828.967|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.248|  -36.248|-7828.383|-7828.383|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.241|  -36.241|-7826.868|-7826.868|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -36.226|  -36.226|-7825.376|-7825.376|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -36.213|  -36.213|-7824.406|-7824.406|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.197|  -36.197|-7824.084|-7824.084|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.182|  -36.182|-7822.606|-7822.606|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -36.164|  -36.164|-7821.158|-7821.158|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.153|  -36.153|-7819.009|-7819.009|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.142|  -36.142|-7818.334|-7818.334|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.134|  -36.134|-7817.750|-7817.750|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.115|  -36.115|-7816.650|-7816.650|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.100|  -36.100|-7815.665|-7815.665|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.088|  -36.088|-7813.862|-7813.862|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -36.080|  -36.080|-7812.452|-7812.452|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -36.071|  -36.071|-7811.514|-7811.514|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -36.053|  -36.053|-7810.612|-7810.612|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.046|  -36.046|-7809.641|-7809.641|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -36.034|  -36.034|-7808.875|-7808.875|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.026|  -36.026|-7806.787|-7806.787|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -36.011|  -36.011|-7804.764|-7804.764|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.985|  -35.985|-7802.738|-7802.738|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -35.977|  -35.977|-7801.596|-7801.596|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.968|  -35.968|-7799.875|-7799.875|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.960|  -35.960|-7798.645|-7798.645|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.950|  -35.950|-7798.119|-7798.119|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.942|  -35.942|-7797.655|-7797.655|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.923|  -35.923|-7794.870|-7794.870|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.916|  -35.916|-7793.951|-7793.951|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -35.908|  -35.908|-7792.719|-7792.719|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -35.898|  -35.898|-7791.447|-7791.447|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.888|  -35.888|-7790.062|-7790.062|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.879|  -35.879|-7788.816|-7788.816|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -35.872|  -35.872|-7788.077|-7788.077|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.862|  -35.862|-7787.529|-7787.529|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -35.852|  -35.852|-7786.553|-7786.553|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -35.839|  -35.839|-7784.057|-7784.057|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.831|  -35.831|-7782.880|-7782.880|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.814|  -35.814|-7781.934|-7781.934|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.634|  -35.634|-7758.501|-7758.501|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.625|  -35.625|-7757.967|-7757.967|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.615|  -35.615|-7754.542|-7754.542|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -35.608|  -35.608|-7753.380|-7753.380|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.596|  -35.596|-7753.114|-7753.114|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.581|  -35.581|-7751.182|-7751.182|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -35.569|  -35.569|-7749.708|-7749.708|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.558|  -35.558|-7748.291|-7748.291|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -35.545|  -35.545|-7746.995|-7746.995|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.537|  -35.537|-7745.803|-7745.803|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.526|  -35.526|-7744.895|-7744.895|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.508|  -35.508|-7743.169|-7743.169|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -35.499|  -35.499|-7740.341|-7740.341|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.491|  -35.491|-7739.759|-7739.759|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.481|  -35.481|-7739.313|-7739.313|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -35.470|  -35.470|-7738.743|-7738.743|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -35.456|  -35.456|-7736.312|-7736.312|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -35.438|  -35.438|-7733.713|-7733.713|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -35.425|  -35.425|-7733.078|-7733.078|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -35.412|  -35.412|-7730.967|-7730.967|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -35.409|  -35.409|-7727.806|-7727.806|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.398|  -35.398|-7727.839|-7727.839|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.382|  -35.382|-7727.833|-7727.833|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -35.375|  -35.375|-7727.758|-7727.758|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -35.365|  -35.365|-7724.879|-7724.879|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -35.353|  -35.353|-7723.951|-7723.951|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -35.334|  -35.334|-7722.474|-7722.474|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -35.326|  -35.326|-7721.549|-7721.549|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -35.315|  -35.315|-7719.705|-7719.705|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.307|  -35.307|-7718.797|-7718.797|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.299|  -35.299|-7717.493|-7717.493|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -35.290|  -35.290|-7716.575|-7716.575|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.278|  -35.278|-7715.451|-7715.451|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.262|  -35.262|-7713.873|-7713.873|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -35.254|  -35.254|-7712.568|-7712.568|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.230|  -35.230|-7709.948|-7709.948|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -35.222|  -35.222|-7708.956|-7708.956|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -35.214|  -35.214|-7707.976|-7707.976|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -35.204|  -35.204|-7706.904|-7706.904|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -35.207|  -35.207|-7706.638|-7706.638|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -35.193|  -35.193|-7705.311|-7705.311|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.184|  -35.184|-7704.965|-7704.965|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -35.173|  -35.173|-7704.284|-7704.284|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.164|  -35.164|-7702.773|-7702.773|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.153|  -35.153|-7700.977|-7700.977|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.145|  -35.145|-7699.770|-7699.770|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -35.126|  -35.126|-7698.662|-7698.662|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -35.118|  -35.118|-7697.078|-7697.078|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.111|  -35.111|-7696.705|-7696.705|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.104|  -35.104|-7696.006|-7696.006|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -35.097|  -35.097|-7694.959|-7694.959|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -35.083|  -35.083|-7694.575|-7694.575|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -35.076|  -35.076|-7692.438|-7692.438|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -35.066|  -35.066|-7690.635|-7690.635|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -35.053|  -35.053|-7689.633|-7689.633|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -35.044|  -35.044|-7689.081|-7689.081|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.019|  -35.019|-7686.463|-7686.463|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.000|  -35.000|-7683.136|-7683.136|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.989|  -34.989|-7682.918|-7682.918|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.978|  -34.978|-7680.237|-7680.237|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -34.967|  -34.967|-7679.754|-7679.754|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.958|  -34.958|-7677.622|-7677.622|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.945|  -34.945|-7676.770|-7676.770|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -34.934|  -34.934|-7674.716|-7674.716|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.920|  -34.920|-7673.600|-7673.600|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -34.910|  -34.910|-7672.861|-7672.861|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.904|  -34.904|-7671.417|-7671.417|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.897|  -34.897|-7669.516|-7669.516|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.880|  -34.880|-7669.148|-7669.148|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -34.865|  -34.865|-7667.205|-7667.205|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -34.856|  -34.856|-7664.994|-7664.994|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -34.843|  -34.843|-7663.722|-7663.722|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.832|  -34.832|-7663.010|-7663.010|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.825|  -34.825|-7662.494|-7662.494|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -34.812|  -34.812|-7661.219|-7661.219|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.734|  -34.734|-7650.051|-7650.051|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.676|  -34.676|-7641.811|-7641.811|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.658|  -34.658|-7641.057|-7641.057|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.650|  -34.650|-7640.899|-7640.899|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.635|  -34.635|-7639.017|-7639.017|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.627|  -34.627|-7636.983|-7636.983|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.618|  -34.618|-7636.427|-7636.427|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.610|  -34.610|-7632.839|-7632.839|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.533|  -34.533|-7624.156|-7624.156|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -34.516|  -34.516|-7622.684|-7622.684|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -34.495|  -34.495|-7620.280|-7620.280|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.479|  -34.479|-7618.666|-7618.666|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.464|  -34.464|-7616.902|-7616.902|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -34.454|  -34.454|-7615.782|-7615.782|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.442|  -34.442|-7614.646|-7614.646|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -34.434|  -34.434|-7612.979|-7612.979|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.425|  -34.425|-7612.656|-7612.656|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.417|  -34.417|-7611.670|-7611.670|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -34.405|  -34.405|-7610.040|-7610.040|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -34.392|  -34.392|-7608.849|-7608.849|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.381|  -34.381|-7607.667|-7607.667|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -34.372|  -34.372|-7607.029|-7607.029|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.363|  -34.363|-7606.677|-7606.677|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -34.356|  -34.356|-7604.816|-7604.816|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -34.347|  -34.347|-7604.264|-7604.264|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.335|  -34.335|-7603.174|-7603.174|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -34.332|  -34.332|-7602.114|-7602.114|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -34.322|  -34.322|-7600.800|-7600.800|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.308|  -34.308|-7599.369|-7599.369|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -34.297|  -34.297|-7599.053|-7599.053|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.284|  -34.284|-7597.456|-7597.456|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -34.273|  -34.273|-7596.246|-7596.246|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.263|  -34.263|-7594.508|-7594.508|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.249|  -34.249|-7593.003|-7593.003|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -34.237|  -34.237|-7591.229|-7591.229|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.224|  -34.224|-7590.169|-7590.169|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -34.215|  -34.215|-7588.769|-7588.769|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.203|  -34.203|-7588.040|-7588.040|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -34.192|  -34.192|-7586.841|-7586.841|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.185|  -34.185|-7586.756|-7586.756|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -34.177|  -34.177|-7585.331|-7585.331|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.169|  -34.169|-7584.581|-7584.581|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.162|  -34.162|-7582.817|-7582.817|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -34.139|  -34.139|-7581.695|-7581.695|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -34.131|  -34.131|-7580.025|-7580.025|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -34.115|  -34.115|-7577.937|-7577.937|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.106|  -34.106|-7577.086|-7577.086|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.096|  -34.096|-7575.864|-7575.864|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -34.086|  -34.086|-7575.091|-7575.091|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -34.073|  -34.073|-7573.441|-7573.441|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.066|  -34.066|-7572.449|-7572.449|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -34.052|  -34.052|-7571.654|-7571.654|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.043|  -34.043|-7570.563|-7570.563|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -34.041|  -34.041|-7569.160|-7569.160|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -34.033|  -34.033|-7568.678|-7568.678|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.019|  -34.019|-7567.965|-7567.965|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -34.011|  -34.011|-7566.423|-7566.423|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.001|  -34.001|-7565.198|-7565.198|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.992|  -33.992|-7564.636|-7564.636|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -33.972|  -33.972|-7563.312|-7563.312|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -33.964|  -33.964|-7561.907|-7561.907|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.956|  -33.956|-7559.500|-7559.500|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.947|  -33.947|-7559.065|-7559.065|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -33.933|  -33.933|-7558.647|-7558.647|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.923|  -33.923|-7555.260|-7555.260|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -33.911|  -33.911|-7554.553|-7554.553|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.903|  -33.903|-7553.648|-7553.648|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -33.896|  -33.896|-7552.080|-7552.080|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -33.880|  -33.880|-7551.556|-7551.556|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -33.872|  -33.872|-7550.163|-7550.163|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -33.864|  -33.864|-7548.763|-7548.763|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.855|  -33.855|-7547.989|-7547.989|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -33.847|  -33.847|-7547.924|-7547.924|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.839|  -33.839|-7546.441|-7546.441|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.830|  -33.830|-7545.463|-7545.463|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.819|  -33.819|-7543.852|-7543.852|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -33.801|  -33.801|-7542.736|-7542.736|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -33.788|  -33.788|-7541.713|-7541.713|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -33.782|  -33.782|-7539.602|-7539.602|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.773|  -33.773|-7538.930|-7538.930|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.759|  -33.759|-7537.684|-7537.684|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -33.749|  -33.749|-7535.599|-7535.599|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.741|  -33.741|-7535.012|-7535.012|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -33.733|  -33.733|-7534.646|-7534.646|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -33.724|  -33.724|-7532.696|-7532.696|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -33.713|  -33.713|-7531.740|-7531.740|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.675|  -33.675|-7527.007|-7527.007|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.668|  -33.668|-7526.280|-7526.280|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -33.619|  -33.619|-7520.218|-7520.218|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.609|  -33.609|-7518.765|-7518.765|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.601|  -33.601|-7518.493|-7518.493|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.593|  -33.593|-7517.303|-7517.303|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -33.580|  -33.580|-7515.209|-7515.209|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -33.569|  -33.569|-7514.684|-7514.684|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.560|  -33.560|-7514.250|-7514.250|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -33.549|  -33.549|-7512.609|-7512.609|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.532|  -33.532|-7511.213|-7511.213|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -33.524|  -33.524|-7509.392|-7509.392|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.507|  -33.507|-7508.480|-7508.480|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -33.500|  -33.500|-7507.573|-7507.573|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.490|  -33.490|-7506.868|-7506.868|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -33.479|  -33.479|-7504.554|-7504.554|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.470|  -33.470|-7503.377|-7503.377|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -33.463|  -33.463|-7502.693|-7502.693|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.408|  -33.408|-7495.521|-7495.521|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.400|  -33.400|-7495.035|-7495.035|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.392|  -33.392|-7493.998|-7493.998|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -33.383|  -33.383|-7493.834|-7493.834|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.375|  -33.375|-7492.548|-7492.548|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -33.362|  -33.362|-7490.040|-7490.040|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.350|  -33.350|-7489.436|-7489.436|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -33.342|  -33.342|-7487.202|-7487.202|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.332|  -33.332|-7487.008|-7487.008|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.283|  -33.283|-7480.517|-7480.517|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.273|  -33.273|-7480.146|-7480.146|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -33.264|  -33.264|-7477.711|-7477.711|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.250|  -33.250|-7477.265|-7477.265|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.242|  -33.242|-7475.461|-7475.461|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.233|  -33.233|-7474.635|-7474.635|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -33.223|  -33.223|-7473.567|-7473.567|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -33.216|  -33.216|-7472.070|-7472.070|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.206|  -33.206|-7471.940|-7471.940|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -33.122|  -33.122|-7459.524|-7459.524|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.122|  -33.122|-7459.014|-7459.014|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.111|  -33.111|-7458.404|-7458.404|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -33.099|  -33.099|-7457.841|-7457.841|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.091|  -33.091|-7456.600|-7456.600|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.082|  -33.082|-7455.253|-7455.253|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.074|  -33.074|-7453.651|-7453.651|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -33.055|  -33.055|-7452.477|-7452.477|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.045|  -33.045|-7450.358|-7450.358|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.027|  -33.027|-7448.584|-7448.584|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -33.016|  -33.016|-7446.270|-7446.270|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -33.001|  -33.001|-7445.003|-7445.003|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -32.992|  -32.992|-7444.086|-7444.086|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.981|  -32.981|-7443.466|-7443.466|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -32.973|  -32.973|-7442.028|-7442.028|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.961|  -32.961|-7440.484|-7440.484|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -32.950|  -32.950|-7439.533|-7439.533|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.939|  -32.939|-7437.763|-7437.763|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -32.929|  -32.929|-7436.523|-7436.523|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.918|  -32.918|-7435.175|-7435.175|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.911|  -32.911|-7434.387|-7434.387|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.900|  -32.900|-7433.139|-7433.139|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.891|  -32.891|-7432.724|-7432.724|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.885|  -32.885|-7430.822|-7430.822|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.875|  -32.875|-7429.398|-7429.398|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.868|  -32.868|-7428.979|-7428.979|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.859|  -32.859|-7427.675|-7427.675|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.849|  -32.849|-7426.771|-7426.771|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.841|  -32.841|-7425.042|-7425.042|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.757|  -32.757|-7414.105|-7414.105|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.744|  -32.744|-7413.469|-7413.469|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.736|  -32.736|-7411.902|-7411.902|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -32.728|  -32.728|-7410.430|-7410.430|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -32.716|  -32.716|-7410.224|-7410.224|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.708|  -32.708|-7409.105|-7409.105|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -32.697|  -32.697|-7408.489|-7408.489|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.683|  -32.683|-7407.289|-7407.289|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -32.668|  -32.668|-7404.632|-7404.632|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.659|  -32.659|-7404.375|-7404.375|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.650|  -32.650|-7402.424|-7402.424|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -32.636|  -32.636|-7402.003|-7402.003|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.625|  -32.625|-7399.646|-7399.646|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -32.617|  -32.617|-7399.229|-7399.229|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.608|  -32.608|-7397.393|-7397.393|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.596|  -32.596|-7396.029|-7396.029|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.586|  -32.586|-7394.660|-7394.660|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -32.576|  -32.576|-7393.598|-7393.598|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.569|  -32.569|-7392.154|-7392.154|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.551|  -32.551|-7390.812|-7390.812|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.542|  -32.542|-7388.892|-7388.892|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.522|  -32.522|-7387.433|-7387.433|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -32.512|  -32.512|-7385.008|-7385.008|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.502|  -32.502|-7384.610|-7384.610|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.494|  -32.494|-7382.631|-7382.631|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.478|  -32.478|-7381.663|-7381.663|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.467|  -32.467|-7380.125|-7380.125|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.459|  -32.459|-7377.934|-7377.934|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.436|  -32.436|-7373.729|-7373.729|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.424|  -32.424|-7373.360|-7373.360|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.415|  -32.415|-7372.660|-7372.660|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.405|  -32.405|-7371.963|-7371.963|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.397|  -32.397|-7371.526|-7371.526|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.388|  -32.388|-7370.386|-7370.386|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.372|  -32.372|-7368.840|-7368.840|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.362|  -32.362|-7367.523|-7367.523|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.349|  -32.349|-7366.095|-7366.095|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.323|  -32.323|-7361.912|-7361.912|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.306|  -32.306|-7359.157|-7359.157|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.298|  -32.298|-7358.221|-7358.221|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.287|  -32.287|-7358.093|-7358.093|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.279|  -32.279|-7356.851|-7356.851|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -32.268|  -32.268|-7356.088|-7356.088|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.261|  -32.261|-7354.952|-7354.952|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.250|  -32.250|-7353.512|-7353.512|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.238|  -32.238|-7352.880|-7352.880|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -32.195|  -32.195|-7347.361|-7347.361|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.187|  -32.187|-7346.039|-7346.039|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -32.179|  -32.179|-7344.501|-7344.501|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.163|  -32.163|-7343.420|-7343.420|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -32.155|  -32.155|-7341.684|-7341.684|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -32.143|  -32.143|-7341.358|-7341.358|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.126|  -32.126|-7339.032|-7339.032|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -32.109|  -32.109|-7336.144|-7336.144|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.100|  -32.100|-7335.840|-7335.840|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.092|  -32.092|-7334.054|-7334.054|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -32.084|  -32.084|-7333.047|-7333.047|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.074|  -32.074|-7332.261|-7332.261|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.065|  -32.065|-7330.962|-7330.962|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.058|  -32.058|-7330.372|-7330.372|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -32.010|  -32.010|-7324.127|-7324.127|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.928|  -31.928|-7312.658|-7312.658|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.920|  -31.920|-7311.848|-7311.848|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.910|  -31.910|-7311.442|-7311.442|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.902|  -31.902|-7310.564|-7310.564|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -31.899|  -31.899|-7309.070|-7309.070|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.785|  -31.785|-7294.516|-7294.516|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.775|  -31.775|-7294.399|-7294.399|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.767|  -31.767|-7293.879|-7293.879|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.758|  -31.758|-7293.036|-7293.036|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.686|  -31.686|-7282.447|-7282.447|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.675|  -31.675|-7281.760|-7281.760|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.659|  -31.659|-7280.167|-7280.167|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.648|  -31.648|-7278.284|-7278.284|    99.23%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -31.639|  -31.639|-7277.785|-7277.785|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.632|  -31.632|-7276.666|-7276.666|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.624|  -31.624|-7275.703|-7275.703|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.616|  -31.616|-7274.730|-7274.730|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.608|  -31.608|-7274.062|-7274.062|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.601|  -31.601|-7272.824|-7272.824|    99.23%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.561|  -31.561|-7267.240|-7267.240|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.552|  -31.552|-7267.057|-7267.057|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.537|  -31.537|-7265.060|-7265.060|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -31.529|  -31.529|-7263.865|-7263.865|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.518|  -31.518|-7262.252|-7262.252|    99.23%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.502|  -31.502|-7260.184|-7260.184|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.491|  -31.491|-7259.762|-7259.762|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.471|  -31.471|-7255.626|-7255.626|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.427|  -31.427|-7249.773|-7249.773|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.419|  -31.419|-7249.455|-7249.455|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.411|  -31.411|-7249.176|-7249.176|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.403|  -31.403|-7247.944|-7247.944|    99.23%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -31.395|  -31.395|-7246.878|-7246.878|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.384|  -31.384|-7245.675|-7245.675|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.376|  -31.376|-7244.726|-7244.726|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.369|  -31.369|-7243.614|-7243.614|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.359|  -31.359|-7242.966|-7242.966|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.328|  -31.328|-7238.190|-7238.190|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.299|  -31.299|-7234.078|-7234.078|    99.23%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.287|  -31.287|-7232.414|-7232.414|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.278|  -31.278|-7232.038|-7232.038|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.269|  -31.269|-7231.355|-7231.355|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.250|  -31.250|-7227.807|-7227.807|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.237|  -31.237|-7226.795|-7226.795|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.229|  -31.229|-7226.579|-7226.579|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.221|  -31.221|-7224.624|-7224.624|    99.23%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.213|  -31.213|-7223.854|-7223.854|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.205|  -31.205|-7223.084|-7223.084|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.197|  -31.197|-7222.395|-7222.395|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -31.188|  -31.188|-7220.520|-7220.520|    99.23%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.179|  -31.179|-7219.639|-7219.639|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.145|  -31.145|-7214.282|-7214.282|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.134|  -31.134|-7212.362|-7212.362|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.125|  -31.125|-7212.048|-7212.048|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.109|  -31.109|-7210.524|-7210.524|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.100|  -31.100|-7207.316|-7207.316|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.091|  -31.091|-7206.910|-7206.910|    99.24%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -31.080|  -31.080|-7206.592|-7206.592|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.066|  -31.066|-7205.286|-7205.286|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.055|  -31.055|-7203.646|-7203.646|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.045|  -31.045|-7202.229|-7202.229|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -31.032|  -31.032|-7200.502|-7200.502|    99.24%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.022|  -31.022|-7199.678|-7199.678|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.014|  -31.014|-7198.819|-7198.819|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.005|  -31.005|-7197.745|-7197.745|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.996|  -30.996|-7195.735|-7195.735|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.986|  -30.986|-7194.887|-7194.887|    99.24%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -30.976|  -30.976|-7194.194|-7194.194|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.962|  -30.962|-7191.771|-7191.771|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.952|  -30.952|-7190.892|-7190.892|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -30.947|  -30.947|-7189.772|-7189.772|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -30.935|  -30.935|-7188.990|-7188.990|    99.24%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.903|  -30.903|-7184.171|-7184.171|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.876|  -30.876|-7179.292|-7179.292|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.859|  -30.859|-7178.205|-7178.205|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.850|  -30.850|-7177.830|-7177.830|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.840|  -30.840|-7175.766|-7175.766|    99.24%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.831|  -30.831|-7175.388|-7175.388|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.824|  -30.824|-7172.948|-7172.948|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.815|  -30.815|-7172.008|-7172.008|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -30.806|  -30.806|-7170.741|-7170.741|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.796|  -30.796|-7170.215|-7170.215|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -30.784|  -30.784|-7169.622|-7169.622|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -30.773|  -30.773|-7168.324|-7168.324|    99.24%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.774|  -30.774|-7167.536|-7167.536|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.765|  -30.765|-7167.479|-7167.479|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -30.757|  -30.757|-7166.841|-7166.841|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.749|  -30.749|-7165.794|-7165.794|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -30.740|  -30.740|-7165.381|-7165.381|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -30.731|  -30.731|-7163.864|-7163.864|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -30.722|  -30.722|-7161.310|-7161.310|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -30.713|  -30.713|-7159.799|-7159.799|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.702|  -30.702|-7158.874|-7158.874|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -30.700|  -30.700|-7158.593|-7158.593|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.687|  -30.687|-7157.832|-7157.832|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -30.678|  -30.678|-7156.910|-7156.910|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.669|  -30.669|-7156.668|-7156.668|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.664|  -30.664|-7155.973|-7155.973|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -30.649|  -30.649|-7154.028|-7154.028|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.600|  -30.600|-7147.341|-7147.341|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.583|  -30.583|-7145.855|-7145.855|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.559|  -30.559|-7140.749|-7140.749|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.539|  -30.539|-7138.716|-7138.716|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.527|  -30.527|-7136.996|-7136.996|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.516|  -30.516|-7135.623|-7135.623|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.509|  -30.509|-7135.145|-7135.145|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.509|  -30.509|-7135.140|-7135.140|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.500|  -30.500|-7134.784|-7134.784|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.484|  -30.484|-7129.873|-7129.873|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.479|  -30.479|-7129.257|-7129.257|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.466|  -30.466|-7127.934|-7127.934|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.449|  -30.449|-7127.263|-7127.263|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.435|  -30.435|-7125.801|-7125.801|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.414|  -30.414|-7123.027|-7123.027|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.403|  -30.403|-7122.774|-7122.774|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.392|  -30.392|-7121.737|-7121.737|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -30.386|  -30.386|-7120.058|-7120.058|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.374|  -30.374|-7117.844|-7117.844|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.362|  -30.362|-7117.546|-7117.546|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.353|  -30.353|-7116.083|-7116.083|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.343|  -30.343|-7114.312|-7114.312|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -30.334|  -30.334|-7113.646|-7113.646|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -30.331|  -30.331|-7112.574|-7112.574|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.327|  -30.327|-7112.268|-7112.268|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.318|  -30.318|-7111.913|-7111.913|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -30.308|  -30.308|-7109.391|-7109.391|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.299|  -30.299|-7108.305|-7108.305|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.290|  -30.290|-7108.124|-7108.124|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.277|  -30.277|-7107.181|-7107.181|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.275|  -30.275|-7106.645|-7106.645|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.267|  -30.267|-7105.861|-7105.861|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.265|  -30.265|-7105.051|-7105.051|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.256|  -30.256|-7104.747|-7104.747|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -30.247|  -30.247|-7102.892|-7102.892|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.234|  -30.234|-7101.705|-7101.705|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.229|  -30.229|-7100.515|-7100.515|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.221|  -30.221|-7099.755|-7099.755|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.214|  -30.214|-7099.499|-7099.499|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.205|  -30.205|-7099.090|-7099.090|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.196|  -30.196|-7097.040|-7097.040|    99.26%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -30.190|  -30.190|-7096.050|-7096.050|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.182|  -30.182|-7094.929|-7094.929|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.170|  -30.170|-7094.462|-7094.462|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.161|  -30.161|-7093.578|-7093.578|    99.26%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.153|  -30.153|-7092.025|-7092.025|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -30.143|  -30.143|-7091.539|-7091.539|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.136|  -30.136|-7089.415|-7089.415|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.128|  -30.128|-7088.973|-7088.973|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.124|  -30.124|-7088.838|-7088.838|    99.26%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.118|  -30.118|-7088.716|-7088.716|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.118|  -30.118|-7087.354|-7087.354|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.107|  -30.107|-7087.130|-7087.130|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.107|  -30.107|-7086.964|-7086.964|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.097|  -30.097|-7087.112|-7087.112|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.097|  -30.097|-7085.010|-7085.010|    99.26%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -30.093|  -30.093|-7084.918|-7084.918|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -30.093|  -30.093|-7084.729|-7084.729|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -30.086|  -30.086|-7084.603|-7084.603|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -30.078|  -30.078|-7083.624|-7083.624|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.067|  -30.067|-7082.459|-7082.459|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -30.061|  -30.061|-7080.636|-7080.636|    99.26%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.052|  -30.052|-7079.861|-7079.861|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -30.042|  -30.042|-7078.901|-7078.901|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.030|  -30.030|-7077.510|-7077.510|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -30.025|  -30.025|-7077.311|-7077.311|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -30.017|  -30.017|-7076.931|-7076.931|    99.26%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -30.004|  -30.004|-7073.806|-7073.806|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -30.000|  -30.000|-7072.913|-7072.913|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.992|  -29.992|-7072.200|-7072.200|    99.26%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -29.983|  -29.983|-7070.468|-7070.468|    99.26%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.976|  -29.976|-7069.748|-7069.748|    99.26%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.969|  -29.969|-7068.417|-7068.417|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.965|  -29.965|-7067.552|-7067.552|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.958|  -29.958|-7067.629|-7067.629|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -29.949|  -29.949|-7066.675|-7066.675|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.944|  -29.944|-7066.429|-7066.429|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.944|  -29.944|-7066.229|-7066.229|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.935|  -29.935|-7065.571|-7065.571|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.926|  -29.926|-7064.303|-7064.303|    99.27%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.914|  -29.914|-7062.537|-7062.537|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -29.907|  -29.907|-7060.833|-7060.833|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.907|  -29.907|-7060.162|-7060.162|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.905|  -29.905|-7060.332|-7060.332|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.895|  -29.895|-7059.929|-7059.929|    99.27%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.895|  -29.895|-7059.268|-7059.268|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.887|  -29.887|-7058.967|-7058.967|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.887|  -29.887|-7058.274|-7058.274|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.881|  -29.881|-7058.196|-7058.196|    99.27%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.872|  -29.872|-7057.992|-7057.992|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.864|  -29.864|-7056.656|-7056.656|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.856|  -29.856|-7056.565|-7056.565|    99.27%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.857|  -29.857|-7056.368|-7056.368|    99.28%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.855|  -29.855|-7055.985|-7055.985|    99.28%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.850|  -29.850|-7055.762|-7055.762|    99.28%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.845|  -29.845|-7054.719|-7054.719|    99.28%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.836|  -29.836|-7054.040|-7054.040|    99.28%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.828|  -29.828|-7052.483|-7052.483|    99.28%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.810|  -29.810|-7047.768|-7047.768|    99.28%|   0:00:06.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.799|  -29.799|-7046.640|-7046.640|    99.28%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -29.783|  -29.783|-7045.819|-7045.819|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.771|  -29.771|-7044.669|-7044.669|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.763|  -29.763|-7044.677|-7044.677|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.754|  -29.754|-7043.953|-7043.953|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.747|  -29.747|-7043.813|-7043.813|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.739|  -29.739|-7043.296|-7043.296|    99.28%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -29.738|  -29.738|-7042.570|-7042.570|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.736|  -29.736|-7038.821|-7038.821|    99.28%|   0:00:05.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.736|  -29.736|-7037.535|-7037.535|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.736|  -29.736|-7037.535|-7037.535|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:04 real=0:02:08 mem=2392.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:04 real=0:02:08 mem=2392.5M) ***
** GigaOpt Optimizer WNS Slack -29.736 TNS Slack -7037.535 Density 99.28
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 738 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.771|  -29.771|-7044.559|-7044.559|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.752|  -29.752|-7042.071|-7042.071|    99.28%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.747|  -29.747|-7041.625|-7041.625|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.730|  -29.730|-7041.635|-7041.635|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.722|  -29.722|-7040.298|-7040.298|    99.28%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.713|  -29.713|-7037.758|-7037.758|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.701|  -29.701|-7037.044|-7037.044|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.694|  -29.694|-7034.972|-7034.972|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.686|  -29.686|-7034.196|-7034.196|    99.28%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.677|  -29.677|-7033.526|-7033.526|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.661|  -29.661|-7032.495|-7032.495|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.652|  -29.652|-7029.387|-7029.387|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.654|  -29.654|-7028.514|-7028.514|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.639|  -29.639|-7028.348|-7028.348|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.629|  -29.629|-7026.992|-7026.992|    99.28%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -29.627|  -29.627|-7026.957|-7026.957|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -29.619|  -29.619|-7025.804|-7025.804|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.603|  -29.603|-7024.203|-7024.203|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.597|  -29.597|-7022.316|-7022.316|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.588|  -29.588|-7022.594|-7022.594|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.574|  -29.574|-7021.045|-7021.045|    99.29%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.562|  -29.562|-7019.008|-7019.008|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.547|  -29.547|-7017.703|-7017.703|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.542|  -29.542|-7016.942|-7016.942|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.533|  -29.533|-7016.400|-7016.400|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.524|  -29.524|-7015.360|-7015.360|    99.29%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.516|  -29.516|-7013.826|-7013.826|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.508|  -29.508|-7013.383|-7013.383|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -29.498|  -29.498|-7011.921|-7011.921|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.490|  -29.490|-7010.440|-7010.440|    99.29%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.478|  -29.478|-7008.733|-7008.733|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.458|  -29.458|-7006.109|-7006.109|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.448|  -29.448|-7005.798|-7005.798|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.437|  -29.437|-7003.972|-7003.972|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.432|  -29.432|-7003.254|-7003.254|    99.29%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.424|  -29.424|-7003.266|-7003.266|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.423|  -29.423|-7001.958|-7001.958|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.415|  -29.415|-7000.900|-7000.900|    99.29%|   0:00:03.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -29.407|  -29.407|-7000.570|-7000.570|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -29.409|  -29.409|-7000.000|-7000.000|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.406|  -29.406|-6999.829|-6999.829|    99.29%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.406|  -29.406|-6998.757|-6998.757|    99.29%|   0:00:03.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.393|  -29.393|-6999.014|-6999.014|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.383|  -29.383|-6997.472|-6997.472|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.374|  -29.374|-6996.582|-6996.582|    99.29%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.373|  -29.373|-6996.227|-6996.227|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.361|  -29.361|-6995.078|-6995.078|    99.29%|   0:00:03.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.357|  -29.357|-6994.652|-6994.652|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.357|  -29.357|-6994.635|-6994.635|    99.29%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.353|  -29.353|-6994.562|-6994.562|    99.29%|   0:00:02.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.352|  -29.352|-6993.754|-6993.754|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.352|  -29.352|-6993.636|-6993.636|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.352|  -29.352|-6990.841|-6990.841|    99.29%|   0:00:04.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.352|  -29.352|-6990.841|-6990.841|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:25.3 real=0:00:26.0 mem=2392.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:25.5 real=0:00:26.0 mem=2392.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 310 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:02:31 real=0:02:36 mem=2392.5M) ***
*** Starting refinePlace (2:54:05 mem=2358.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2358.2MB
*** Finished refinePlace (2:54:05 mem=2358.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
Running hardenOpt in Setup Recovery Mode
Begin: GigaOpt harden opt (Recovery)
Info: 227 clock nets excluded from IPO operation.
*info: 227 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.352|  -29.352|-6990.841|-6990.841|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.338|  -29.338|-6978.926|-6978.926|    99.30%|   0:00:04.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.338|  -29.338|-6978.779|-6978.779|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:04.8 real=0:00:05.0 mem=2392.5M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:06.0 real=0:00:06.0 mem=2392.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 310 constrained nets 
**** End NDR-Layer Usage Statistics ****
*** Starting refinePlace (2:54:16 mem=2358.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2358.2MB
*** Finished refinePlace (2:54:17 mem=2358.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt harden opt
End: GigaOpt WNS recovery
Checking setup slack degradation ...
Begin: GigaOpt TNS recovery
Begin: GigaOpt Optimization in TNS mode (Recovery)
Info: 227 clock nets excluded from IPO operation.
*info: 227 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -29.338 TNS Slack -6978.779 Density 99.30
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.338|  -29.338|-6978.779|-6978.779|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.305|  -29.305|-6978.114|-6978.114|    99.30%|   0:00:03.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -29.305|  -29.305|-6978.074|-6978.074|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -29.305|  -29.305|-6978.034|-6978.034|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.305|  -29.305|-6977.962|-6977.962|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.305|  -29.305|-6976.145|-6976.145|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -29.305|  -29.305|-6976.005|-6976.005|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -29.305|  -29.305|-6974.735|-6974.735|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -29.305|  -29.305|-6974.453|-6974.453|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -29.305|  -29.305|-6973.384|-6973.384|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -29.305|  -29.305|-6971.706|-6971.706|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -29.305|  -29.305|-6971.598|-6971.598|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -29.306|  -29.306|-6971.589|-6971.589|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -29.306|  -29.306|-6969.365|-6969.365|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -29.306|  -29.306|-6968.951|-6968.951|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -29.308|  -29.308|-6968.356|-6968.356|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -29.308|  -29.308|-6967.346|-6967.346|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -29.308|  -29.308|-6966.998|-6966.998|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -29.308|  -29.308|-6966.892|-6966.892|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -29.309|  -29.309|-6966.081|-6966.081|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.309|  -29.309|-6965.877|-6965.877|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -29.309|  -29.309|-6965.835|-6965.835|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -29.309|  -29.309|-6964.969|-6964.969|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -29.309|  -29.309|-6964.850|-6964.850|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -29.309|  -29.309|-6964.463|-6964.463|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -29.309|  -29.309|-6964.192|-6964.192|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -29.310|  -29.310|-6963.401|-6963.401|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -29.310|  -29.310|-6962.682|-6962.682|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
| -29.310|  -29.310|-6962.223|-6962.223|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -29.311|  -29.311|-6961.644|-6961.644|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -29.311|  -29.311|-6961.029|-6961.029|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -29.312|  -29.312|-6960.992|-6960.992|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_5_/D  |
| -29.312|  -29.312|-6960.675|-6960.675|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_5_/D  |
| -29.312|  -29.312|-6960.444|-6960.444|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
| -29.312|  -29.312|-6960.286|-6960.286|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
| -29.312|  -29.312|-6959.797|-6959.797|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_13_/D |
| -29.312|  -29.312|-6959.398|-6959.398|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -29.312|  -29.312|-6958.606|-6958.606|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
| -29.313|  -29.313|-6958.528|-6958.528|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
| -29.313|  -29.313|-6958.208|-6958.208|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -29.313|  -29.313|-6957.900|-6957.900|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -29.313|  -29.313|-6956.964|-6956.964|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -29.313|  -29.313|-6956.824|-6956.824|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -29.313|  -29.313|-6956.540|-6956.540|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -29.313|  -29.313|-6955.961|-6955.961|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -29.313|  -29.313|-6955.488|-6955.488|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -29.313|  -29.313|-6955.445|-6955.445|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -29.313|  -29.313|-6955.239|-6955.239|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
| -29.313|  -29.313|-6954.720|-6954.720|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -29.313|  -29.313|-6954.582|-6954.582|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -29.313|  -29.313|-6953.945|-6953.945|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
| -29.313|  -29.313|-6953.591|-6953.591|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
| -29.313|  -29.313|-6953.329|-6953.329|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -29.313|  -29.313|-6952.881|-6952.881|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -29.313|  -29.313|-6952.779|-6952.779|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -29.313|  -29.313|-6952.609|-6952.609|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -29.313|  -29.313|-6952.493|-6952.493|    99.30%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -29.313|  -29.313|-6952.056|-6952.056|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -29.313|  -29.313|-6951.779|-6951.779|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
| -29.313|  -29.313|-6951.624|-6951.624|    99.31%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
| -29.313|  -29.313|-6951.253|-6951.253|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -29.313|  -29.313|-6951.188|-6951.188|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -29.313|  -29.313|-6951.143|-6951.143|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -29.313|  -29.313|-6950.929|-6950.929|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -29.313|  -29.313|-6950.667|-6950.667|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -29.313|  -29.313|-6949.922|-6949.922|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -29.313|  -29.313|-6949.714|-6949.714|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -29.313|  -29.313|-6949.560|-6949.560|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -29.313|  -29.313|-6949.385|-6949.385|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -29.313|  -29.313|-6949.007|-6949.007|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
| -29.313|  -29.313|-6948.866|-6948.866|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
| -29.313|  -29.313|-6948.682|-6948.682|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -29.313|  -29.313|-6948.340|-6948.340|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
| -29.313|  -29.313|-6948.231|-6948.231|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_10_/D |
| -29.313|  -29.313|-6948.203|-6948.203|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_10_/D |
| -29.313|  -29.313|-6947.948|-6947.948|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -29.313|  -29.313|-6947.831|-6947.831|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -29.313|  -29.313|-6947.731|-6947.731|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -29.313|  -29.313|-6947.715|-6947.715|    99.31%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -29.313|  -29.313|-6947.686|-6947.686|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -29.313|  -29.313|-6947.538|-6947.538|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.313|  -29.313|-6947.458|-6947.458|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -29.313|  -29.313|-6947.411|-6947.411|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -29.313|  -29.313|-6947.401|-6947.401|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -29.313|  -29.313|-6947.383|-6947.383|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -29.313|  -29.313|-6947.338|-6947.338|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.313|  -29.313|-6947.221|-6947.221|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.313|  -29.313|-6947.144|-6947.144|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
| -29.313|  -29.313|-6947.069|-6947.069|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
| -29.313|  -29.313|-6946.947|-6946.947|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
| -29.313|  -29.313|-6946.852|-6946.852|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -29.313|  -29.313|-6946.811|-6946.811|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -29.313|  -29.313|-6946.802|-6946.802|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -29.313|  -29.313|-6946.649|-6946.649|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.313|  -29.313|-6946.507|-6946.507|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.313|  -29.313|-6946.386|-6946.386|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.313|  -29.313|-6946.363|-6946.363|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.313|  -29.313|-6946.314|-6946.314|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -29.313|  -29.313|-6946.265|-6946.265|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -29.313|  -29.313|-6946.249|-6946.249|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_2_/D  |
| -29.313|  -29.313|-6946.219|-6946.219|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -29.313|  -29.313|-6946.108|-6946.108|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -29.313|  -29.313|-6946.458|-6946.458|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.5 real=0:00:35.0 mem=2392.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.7 real=0:00:35.0 mem=2392.5M) ***
** GigaOpt Optimizer WNS Slack -29.313 TNS Slack -6946.458 Density 99.31
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 242 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.315|  -29.315|-6947.106|-6947.106|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.315|  -29.315|-6947.059|-6947.059|    99.31%|   0:00:03.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.315|  -29.315|-6946.038|-6946.038|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -29.316|  -29.316|-6945.972|-6945.972|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -29.316|  -29.316|-6945.759|-6945.759|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -29.316|  -29.316|-6944.964|-6944.964|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -29.316|  -29.316|-6944.911|-6944.911|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
| -29.316|  -29.316|-6944.427|-6944.427|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -29.316|  -29.316|-6943.578|-6943.578|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -29.316|  -29.316|-6943.025|-6943.025|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -29.316|  -29.316|-6942.843|-6942.843|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
| -29.316|  -29.316|-6942.573|-6942.573|    99.31%|   0:00:02.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
| -29.316|  -29.316|-6942.288|-6942.288|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -29.316|  -29.316|-6942.244|-6942.244|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.316|  -29.316|-6942.080|-6942.080|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_5_/D  |
| -29.316|  -29.316|-6941.952|-6941.952|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -29.316|  -29.316|-6941.908|-6941.908|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -29.316|  -29.316|-6941.807|-6941.807|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -29.316|  -29.316|-6941.779|-6941.779|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
| -29.316|  -29.316|-6941.607|-6941.607|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_12_/D |
| -29.316|  -29.316|-6941.160|-6941.160|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -29.316|  -29.316|-6940.792|-6940.792|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
| -29.316|  -29.316|-6940.652|-6940.652|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_10_/D |
| -29.316|  -29.316|-6940.652|-6940.652|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -29.316|  -29.316|-6940.550|-6940.550|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -29.316|  -29.316|-6940.521|-6940.521|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
| -29.316|  -29.316|-6940.421|-6940.421|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -29.316|  -29.316|-6940.380|-6940.380|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
| -29.316|  -29.316|-6940.348|-6940.348|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -29.316|  -29.316|-6940.310|-6940.310|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -29.316|  -29.316|-6940.310|-6940.310|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -29.316|  -29.316|-6940.310|-6940.310|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
| -29.316|  -29.316|-6940.234|-6940.234|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.316|  -29.316|-6940.132|-6940.132|    99.31%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.316|  -29.316|-6940.074|-6940.074|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.316|  -29.316|-6939.898|-6939.898|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.316|  -29.316|-6939.764|-6939.764|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.316|  -29.316|-6939.646|-6939.646|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.316|  -29.316|-6939.509|-6939.509|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -29.316|  -29.316|-6939.354|-6939.354|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -29.316|  -29.316|-6939.313|-6939.313|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.316|  -29.316|-6939.249|-6939.249|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.316|  -29.316|-6939.168|-6939.168|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.316|  -29.316|-6939.033|-6939.033|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.316|  -29.316|-6939.033|-6939.033|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -29.316|  -29.316|-6940.266|-6940.266|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:25.9 real=0:00:26.0 mem=2392.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:26.1 real=0:00:26.0 mem=2392.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 311 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:02 real=0:01:03 mem=2392.5M) ***
*** Starting refinePlace (2:55:25 mem=2358.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2358.2MB
*** Finished refinePlace (2:55:25 mem=2358.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
End: GigaOpt TNS recovery
Default Rule : ""
Non Default Rules :
Worst Slack : -29.316 ns
Total 0 nets layer assigned (0.4).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1407 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -29.316 ns
Total 0 nets layer assigned (0.4).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1407 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2358.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=2358.2M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2358.2M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2358.2M

------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.316 | -29.316 |  0.045  |
|           TNS (ns):| -6940.3 | -6940.3 |  0.000  |
|    Violating Paths:|  2642   |  2642   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.793%
       (99.311% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2358.2M
**optDesign ... cpu = 0:52:59, real = 0:53:08, mem = 2156.8M, totSessionCpu=2:55:27 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 15 02:01:02 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47149 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 53654 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1407/45575 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1768.39 (MB), peak = 2120.78 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#3966 routed nets are extracted.
#    1925 (4.08%) extracted nets are partially routed.
#41596 routed nets are imported.
#13 (0.03%) nets are without wires.
#1576 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47151.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1925
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 15 02:01:08 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 15 02:01:11 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5198         901      124949    95.39%
#  Metal 2        V        3894         706      124949    13.47%
#  Metal 3        H        5275         824      124949    13.16%
#  Metal 4        V        4111         489      124949    13.10%
#  Metal 5        H        6099           0      124949     0.01%
#  Metal 6        V        4600           0      124949     0.02%
#  Metal 7        H        1424         100      124949     2.51%
#  Metal 8        V        1150           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31752       7.60%  999592    17.21%
#
#  250 nets (0.53%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1785.41 (MB), peak = 2120.78 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1796.43 (MB), peak = 2120.78 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.44 (MB), peak = 2120.78 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1796.46 (MB), peak = 2120.78 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
#Total number of routable nets = 45575.
#Total number of nets in the design = 47151.
#
#1932 routable nets have only global wires.
#43643 routable nets have only detail routed wires.
#57 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#519 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  1                 56            1875  
#-------------------------------------------------------------------
#        Total                  1                 56            1875  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                250                326           44999  
#-------------------------------------------------------------------
#        Total                250                326           44999  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      3(0.00%)      0(0.00%)      1(0.00%)   (0.00%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      3(0.00%)      0(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 1308398 um.
#Total half perimeter of net bounding box = 1226558 um.
#Total wire length on LAYER M1 = 3208 um.
#Total wire length on LAYER M2 = 258964 um.
#Total wire length on LAYER M3 = 387546 um.
#Total wire length on LAYER M4 = 270428 um.
#Total wire length on LAYER M5 = 201553 um.
#Total wire length on LAYER M6 = 128978 um.
#Total wire length on LAYER M7 = 19263 um.
#Total wire length on LAYER M8 = 38460 um.
#Total number of vias = 375605
#Total number of multi-cut vias = 233584 ( 62.2%)
#Total number of single cut vias = 142021 ( 37.8%)
#Up-Via Summary (total 375605):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125040 ( 79.6%)     32124 ( 20.4%)     157164
#  Metal 2       13647 (  9.2%)    134026 ( 90.8%)     147673
#  Metal 3        2624 (  5.6%)     43949 ( 94.4%)      46573
#  Metal 4         421 (  2.7%)     15194 ( 97.3%)      15615
#  Metal 5          25 (  0.5%)      4773 ( 99.5%)       4798
#  Metal 6         154 (  7.6%)      1881 ( 92.4%)       2035
#  Metal 7         110 (  6.3%)      1637 ( 93.7%)       1747
#-----------------------------------------------------------
#               142021 ( 37.8%)    233584 ( 62.2%)     375605 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 89.8
#Average of max src_to_sink distance for priority net 89.8
#Average of ave src_to_sink distance for priority net 57.0
#Max overcon = 3 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1798.95 (MB), peak = 2120.78 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1786.91 (MB), peak = 2120.78 (MB)
#Start Track Assignment.
#Done with 247 horizontal wires in 4 hboxes and 340 vertical wires in 3 hboxes.
#Done with 14 horizontal wires in 4 hboxes and 21 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 1308667 um.
#Total half perimeter of net bounding box = 1226558 um.
#Total wire length on LAYER M1 = 3337 um.
#Total wire length on LAYER M2 = 259006 um.
#Total wire length on LAYER M3 = 387629 um.
#Total wire length on LAYER M4 = 270431 um.
#Total wire length on LAYER M5 = 201554 um.
#Total wire length on LAYER M6 = 128978 um.
#Total wire length on LAYER M7 = 19271 um.
#Total wire length on LAYER M8 = 38461 um.
#Total number of vias = 375550
#Total number of multi-cut vias = 233584 ( 62.2%)
#Total number of single cut vias = 141966 ( 37.8%)
#Up-Via Summary (total 375550):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125019 ( 79.6%)     32124 ( 20.4%)     157143
#  Metal 2       13622 (  9.2%)    134026 ( 90.8%)     147648
#  Metal 3        2622 (  5.6%)     43949 ( 94.4%)      46571
#  Metal 4         419 (  2.7%)     15194 ( 97.3%)      15613
#  Metal 5          23 (  0.5%)      4773 ( 99.5%)       4796
#  Metal 6         152 (  7.5%)      1881 ( 92.5%)       2033
#  Metal 7         109 (  6.2%)      1637 ( 93.8%)       1746
#-----------------------------------------------------------
#               141966 ( 37.8%)    233584 ( 62.2%)     375550 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1863.30 (MB), peak = 2120.78 (MB)
#
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 104.20 (MB)
#Total memory = 1863.30 (MB)
#Peak memory = 2120.78 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 20001 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1840.21 (MB), peak = 2120.78 (MB)
#    completing 20% with 20003 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1841.05 (MB), peak = 2120.78 (MB)
#    completing 30% with 19951 violations
#    cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1848.54 (MB), peak = 2120.78 (MB)
#    completing 40% with 19872 violations
#    cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1850.32 (MB), peak = 2120.78 (MB)
#    completing 50% with 19872 violations
#    cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1850.48 (MB), peak = 2120.78 (MB)
#    completing 60% with 19871 violations
#    cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1850.48 (MB), peak = 2120.78 (MB)
#    completing 70% with 19871 violations
#    cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1850.48 (MB), peak = 2120.78 (MB)
#    completing 80% with 19871 violations
#    cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1850.48 (MB), peak = 2120.78 (MB)
#    completing 90% with 19871 violations
#    cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1850.48 (MB), peak = 2120.78 (MB)
#    completing 100% with 19871 violations
#    cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1850.48 (MB), peak = 2120.78 (MB)
# ECO: 6.0% of the total area was rechecked for DRC, and 4.3% required routing.
#    number of violations = 19871
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2069      510     6701     2515      498      457      415    13165
#	M2         2167     2769     1017       28       36        0      408     6425
#	M3           63       40       70        3        0        0       92      268
#	M4            3        2        6        0        0        0        2       13
#	Totals     4302     3321     7794     2546      534      457      917    19871
#2539 out of 148511 instances need to be verified(marked ipoed).
#4.0% of the total area is being checked for drcs
#4.0% of the total area was checked
#    number of violations = 20113
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2109      522     6751     2545      500      460      417    13304
#	M2         2199     2825     1020       28       36        0      417     6525
#	M3           63       40       70        3        0        0       95      271
#	M4            3        2        6        0        0        0        2       13
#	Totals     4374     3389     7847     2576      536      460      931    20113
#cpu time = 00:01:04, elapsed time = 00:01:04, memory = 1850.91 (MB), peak = 2120.78 (MB)
#start 1st optimization iteration ...
#    completing 10% with 20114 violations
#    cpu time = 00:05:10, elapsed time = 00:05:10, memory = 2116.16 (MB), peak = 2152.59 (MB)
#    completing 20% with 20115 violations
#    cpu time = 00:11:17, elapsed time = 00:11:16, memory = 1954.20 (MB), peak = 2152.59 (MB)
#    completing 30% with 20127 violations
#    cpu time = 00:15:18, elapsed time = 00:15:18, memory = 2146.59 (MB), peak = 2169.44 (MB)
#    completing 40% with 20116 violations
#    cpu time = 00:19:06, elapsed time = 00:19:06, memory = 2105.04 (MB), peak = 2169.44 (MB)
#    completing 50% with 20004 violations
#    cpu time = 00:21:43, elapsed time = 00:21:43, memory = 2057.55 (MB), peak = 2169.44 (MB)
#    completing 60% with 19922 violations
#    cpu time = 00:24:47, elapsed time = 00:24:47, memory = 2035.75 (MB), peak = 2169.44 (MB)
#    completing 70% with 19897 violations
#    cpu time = 00:28:19, elapsed time = 00:28:18, memory = 2156.81 (MB), peak = 2169.44 (MB)
#    completing 80% with 19838 violations
#    cpu time = 00:31:08, elapsed time = 00:31:07, memory = 2098.11 (MB), peak = 2169.44 (MB)
#    completing 90% with 19694 violations
#    cpu time = 00:33:00, elapsed time = 00:32:59, memory = 2049.28 (MB), peak = 2169.44 (MB)
#    completing 100% with 19604 violations
#    cpu time = 00:36:09, elapsed time = 00:36:09, memory = 2157.52 (MB), peak = 2169.44 (MB)
#    number of violations = 19604
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1946      479     6855     2346      503      418      372    12919
#	M2         2048     2765     1003       26       51        5      454     6352
#	M3           69       40       91        6        3        0      107      316
#	M4            1        1        7        0        0        0        5       14
#	M5            1        0        0        0        0        0        0        1
#	M6            0        0        0        0        0        1        0        1
#	M7            0        0        0        0        0        1        0        1
#	Totals     4065     3285     7956     2378      557      425      938    19604
#    number of process antenna violations = 20
#cpu time = 00:36:10, elapsed time = 00:36:09, memory = 2157.77 (MB), peak = 2169.44 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 1306696 um.
#Total half perimeter of net bounding box = 1226558 um.
#Total wire length on LAYER M1 = 3133 um.
#Total wire length on LAYER M2 = 257814 um.
#Total wire length on LAYER M3 = 385621 um.
#Total wire length on LAYER M4 = 270440 um.
#Total wire length on LAYER M5 = 202749 um.
#Total wire length on LAYER M6 = 129245 um.
#Total wire length on LAYER M7 = 19256 um.
#Total wire length on LAYER M8 = 38439 um.
#Total number of vias = 378627
#Total number of multi-cut vias = 201528 ( 53.2%)
#Total number of single cut vias = 177099 ( 46.8%)
#Up-Via Summary (total 378627):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      134871 ( 85.5%)     22805 ( 14.5%)     157676
#  Metal 2       26850 ( 18.1%)    121239 ( 81.9%)     148089
#  Metal 3       10914 ( 23.0%)     36543 ( 77.0%)      47457
#  Metal 4        3504 ( 21.1%)     13098 ( 78.9%)      16602
#  Metal 5         517 ( 10.3%)      4492 ( 89.7%)       5009
#  Metal 6         210 ( 10.3%)      1823 ( 89.7%)       2033
#  Metal 7         233 ( 13.2%)      1528 ( 86.8%)       1761
#-----------------------------------------------------------
#               177099 ( 46.8%)    201528 ( 53.2%)     378627 
#
#Total number of DRC violations = 19604
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 12919
#Total number of violations on LAYER M2 = 6352
#Total number of violations on LAYER M3 = 316
#Total number of violations on LAYER M4 = 14
#Total number of violations on LAYER M5 = 1
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 1
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:37:15
#Elapsed time = 00:37:14
#Increased memory = -40.00 (MB)
#Total memory = 1823.30 (MB)
#Peak memory = 2169.44 (MB)
#
#Start Post Route via swapping..
#15.92% of area are rerouted by ECO routing.
#    number of violations = 20527
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2005      491     6983     2464      510      463      397    13313
#	M2         2203     3080     1039       28       51        5      463     6869
#	M3           71       44       91        6        3        0      113      328
#	M4            1        1        7        0        0        0        5       14
#	M5            1        0        0        0        0        0        0        1
#	M6            0        0        0        0        0        1        0        1
#	M7            0        0        0        0        0        1        0        1
#	Totals     4281     3616     8120     2498      564      470      978    20527
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1825.04 (MB), peak = 2169.44 (MB)
#    number of violations = 19699
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1964      473     6899     2357      503      423      396    13015
#	M2         2050     2740     1019       26       51        5      454     6345
#	M3           67       40       94        6        3        0      112      322
#	M4            1        1        7        0        0        0        5       14
#	M5            1        0        0        0        0        0        0        1
#	M6            0        0        0        0        0        1        0        1
#	M7            0        0        0        0        0        1        0        1
#	Totals     4083     3254     8019     2389      557      430      967    19699
#cpu time = 00:02:22, elapsed time = 00:02:22, memory = 1823.45 (MB), peak = 2169.44 (MB)
#CELL_VIEW fullchip,init has 19699 DRC violations
#Total number of DRC violations = 19699
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 22
#Total number of violations on LAYER M1 = 13015
#Total number of violations on LAYER M2 = 6345
#Total number of violations on LAYER M3 = 322
#Total number of violations on LAYER M4 = 14
#Total number of violations on LAYER M5 = 1
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 1
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 1306696 um.
#Total half perimeter of net bounding box = 1226558 um.
#Total wire length on LAYER M1 = 3133 um.
#Total wire length on LAYER M2 = 257814 um.
#Total wire length on LAYER M3 = 385621 um.
#Total wire length on LAYER M4 = 270440 um.
#Total wire length on LAYER M5 = 202749 um.
#Total wire length on LAYER M6 = 129245 um.
#Total wire length on LAYER M7 = 19256 um.
#Total wire length on LAYER M8 = 38439 um.
#Total number of vias = 378627
#Total number of multi-cut vias = 240013 ( 63.4%)
#Total number of single cut vias = 138614 ( 36.6%)
#Up-Via Summary (total 378627):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124942 ( 79.2%)     32734 ( 20.8%)     157676
#  Metal 2       10768 (  7.3%)    137321 ( 92.7%)     148089
#  Metal 3        2223 (  4.7%)     45234 ( 95.3%)      47457
#  Metal 4         490 (  3.0%)     16112 ( 97.0%)      16602
#  Metal 5          21 (  0.4%)      4988 ( 99.6%)       5009
#  Metal 6          88 (  4.3%)      1945 ( 95.7%)       2033
#  Metal 7          82 (  4.7%)      1679 ( 95.3%)       1761
#-----------------------------------------------------------
#               138614 ( 36.6%)    240013 ( 63.4%)     378627 
#
#detailRoute Statistics:
#Cpu time = 00:39:39
#Elapsed time = 00:39:39
#Increased memory = -41.59 (MB)
#Total memory = 1821.71 (MB)
#Peak memory = 2169.44 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:39:59
#Elapsed time = 00:39:59
#Increased memory = -79.44 (MB)
#Total memory = 1744.17 (MB)
#Peak memory = 2169.44 (MB)
#Number of warnings = 1
#Total number of warnings = 267
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 15 02:41:01 2025
#
**optDesign ... cpu = 1:32:58, real = 1:33:07, mem = 2133.3M, totSessionCpu=3:35:26 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148511 and nets=47151 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2131.3M)
Extracted 10.0002% (CPU Time= 0:00:01.3  MEM= 2198.4M)
Extracted 20.0002% (CPU Time= 0:00:01.6  MEM= 2198.4M)
Extracted 30.0003% (CPU Time= 0:00:01.9  MEM= 2198.4M)
Extracted 40.0003% (CPU Time= 0:00:02.6  MEM= 2202.4M)
Extracted 50.0003% (CPU Time= 0:00:03.6  MEM= 2202.4M)
Extracted 60.0003% (CPU Time= 0:00:04.4  MEM= 2202.4M)
Extracted 70.0003% (CPU Time= 0:00:04.8  MEM= 2202.4M)
Extracted 80.0004% (CPU Time= 0:00:05.2  MEM= 2202.4M)
Extracted 90.0004% (CPU Time= 0:00:05.9  MEM= 2202.4M)
Extracted 100% (CPU Time= 0:00:07.5  MEM= 2202.4M)
Number of Extracted Resistors     : 964615
Number of Extracted Ground Cap.   : 929570
Number of Extracted Coupling Cap. : 1626816
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2184.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.9  Real Time: 0:00:09.0  MEM: 2184.410M)
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47151,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2239.38 CPU=0:00:18.2 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
*** CDM Built up (cpu=0:00:30.3  real=0:00:30.0  mem= 2239.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47151,  26.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2215.42 CPU=0:00:18.4 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:18.6  real=0:00:19.0  mem= 2215.4M) ***
*** Done Building Timing Graph (cpu=0:00:53.4 real=0:00:53.0 totSessionCpu=3:36:20 mem=2215.4M)
**optDesign ... cpu = 1:33:51, real = 1:34:00, mem = 2137.9M, totSessionCpu=3:36:20 **
Running LEF-safe VT swap in recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 227 clock nets excluded from IPO operation.
*info: 227 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -29.553 TNS Slack -6966.127 Density 99.31
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:01.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:01.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:01.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:01.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:01.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_5_/D                                        |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:01.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:06.0 mem=2386.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=2386.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 311 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.6 real=0:00:06.0 mem=2386.0M) ***
End: GigaOpt Optimization in post-eco TNS mode
*** Finish setup-recovery (cpu=0:45:04, real=0:45:09, mem=2237.07M, totSessionCpu=3:36:31 .
**optDesign ... cpu = 1:34:03, real = 1:34:12, mem = 2237.1M, totSessionCpu=3:36:31 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:34:04, real = 1:34:13, mem = 2237.1M, totSessionCpu=3:36:33 **
** Profile ** Start :  cpu=0:00:00.0, mem=2294.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=2294.3M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 47151,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:17.2 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
*** CDM Built up (cpu=0:00:18.7  real=0:00:19.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47151,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:23.4 real=0:00:23.0 totSessionCpu=0:01:38 mem=0.0M)
** Profile ** Overall slacks :  cpu=-3:0-4:0-4.-4, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:25.4, mem=2294.3M
** Profile ** Total reports :  cpu=0:00:02.5, mem=2239.1M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2239.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.553 | -29.553 |  0.044  |
|           TNS (ns):| -6966.1 | -6966.1 |  0.000  |
|    Violating Paths:|  2640   |  2640   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.108  | -0.108  |  0.000  |
|           TNS (ns):| -8.796  | -8.796  |  0.000  |
|    Violating Paths:|   196   |   196   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.793%
       (99.311% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2239.1M
**optDesign ... cpu = 1:34:33, real = 1:34:43, mem = 2237.1M, totSessionCpu=3:37:02 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2179.3M, totSessionCpu=3:37:06 **
#Created 848 library cell signatures
#Created 47151 NETS and 0 SPECIALNETS signatures
#Created 148512 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.84 (MB), peak = 2169.44 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1839.89 (MB), peak = 2169.44 (MB)
Begin checking placement ... (start mem=2179.3M, init mem=2179.3M)
Overlapping with other instance:	81645
Orientation Violation:	71749
Placement Blockage Violation:	590
*info: Placed = 148511         (Fixed = 99)
*info: Unplaced = 0           
Placement Density:99.31%(915794/922147)
Finished checkPlace (cpu: total=0:00:01.6, vio checks=0:00:00.5; mem=2179.3M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39876

Instance distribution across the VT partitions:

 LVT : inst = 12501 (31.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 12501 (31.3%)

 HVT : inst = 27371 (68.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 27371 (68.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148511 and nets=47151 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2167.1M)
Extracted 10.0002% (CPU Time= 0:00:01.3  MEM= 2242.3M)
Extracted 20.0002% (CPU Time= 0:00:01.6  MEM= 2242.3M)
Extracted 30.0003% (CPU Time= 0:00:02.0  MEM= 2242.3M)
Extracted 40.0003% (CPU Time= 0:00:02.6  MEM= 2246.3M)
Extracted 50.0003% (CPU Time= 0:00:03.6  MEM= 2246.3M)
Extracted 60.0003% (CPU Time= 0:00:04.4  MEM= 2246.3M)
Extracted 70.0003% (CPU Time= 0:00:04.8  MEM= 2246.3M)
Extracted 80.0004% (CPU Time= 0:00:05.1  MEM= 2246.3M)
Extracted 90.0004% (CPU Time= 0:00:05.8  MEM= 2246.3M)
Extracted 100% (CPU Time= 0:00:07.4  MEM= 2246.3M)
Number of Extracted Resistors     : 964615
Number of Extracted Ground Cap.   : 929570
Number of Extracted Coupling Cap. : 1626816
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2226.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.7  Real Time: 0:00:08.0  MEM: 2226.262M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47151,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2275.44 CPU=0:00:18.2 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
*** CDM Built up (cpu=0:00:19.7  real=0:00:19.0  mem= 2275.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47151,  26.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2251.48 CPU=0:00:18.5 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:18.6  real=0:00:19.0  mem= 2251.5M) ***
*** Done Building Timing Graph (cpu=0:00:42.0 real=0:00:41.0 totSessionCpu=3:38:03 mem=2251.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=2251.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=2251.5M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2251.5M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2251.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.553 | -29.553 |  0.044  |
|           TNS (ns):| -6966.1 | -6966.1 |  0.000  |
|    Violating Paths:|  2640   |  2640   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -482    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.793%
       (99.311% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2251.5M
**optDesign ... cpu = 0:00:58, real = 0:00:57, mem = 2142.8M, totSessionCpu=3:38:04 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
**INFO: Start fixing DRV (Mem = 2207.59M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 227 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |    90   |     2   |      2  |     0   |     0   |     0   |     0   |     0   |     0   | -29.55 |          0|          0|          0|  99.31  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -29.47 |          2|          0|          1|  99.31  |   0:00:01.0|    2436.6M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -29.47 |          0|          0|          0|  99.31  |   0:00:00.0|    2436.6M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 311 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:04.0 mem=2436.6M) ***

*** Starting refinePlace (3:38:15 mem=2490.8M) ***
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2490.8MB
*** Finished refinePlace (3:38:15 mem=2490.8M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:09, real = 0:01:08, mem = 2312.0M, totSessionCpu=3:38:15 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2312.03M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2312.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=2312.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2322.0M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2322.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.14min real=0.15min mem=2312.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.472 | -29.472 |  0.044  |
|           TNS (ns):| -6961.6 | -6961.6 |  0.000  |
|    Violating Paths:|  2640   |  2640   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -482    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.793%
       (99.312% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2322.0M
**optDesign ... cpu = 0:01:10, real = 0:01:09, mem = 2312.0M, totSessionCpu=3:38:17 **
** Profile ** Start :  cpu=0:00:00.0, mem=2302.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=2302.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2302.5M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2302.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.472 | -29.472 |  0.044  |
|           TNS (ns):| -6961.6 | -6961.6 |  0.000  |
|    Violating Paths:|  2640   |  2640   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -482    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.793%
       (99.312% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2302.5M
**optDesign ... cpu = 0:01:13, real = 0:01:12, mem = 2245.3M, totSessionCpu=3:38:19 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 15 02:43:54 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OFC6438_sum_this_core_18_ connects to NET core_instance/sfp_instance/FE_OFN6438_sum_this_core_18_ at location ( 335.500 311.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6438_sum_this_core_18_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/sfp_instance/FE_OFC6438_sum_this_core_18_ connects to NET core_instance/sfp_instance/FE_OFN6435_sum_this_core_18_ at location ( 335.100 311.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6435_sum_this_core_18_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 2 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 4
#  Number of instances deleted (including moved) = 1365
#  Total number of placement changes (moved instances are counted twice) = 1369
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47151 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_OFC105_out_78_ core_instance/sfp_instance/FE_OCPC8162_n2620. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC109_out_76_ core_instance/sfp_instance/U3998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18816. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FILLER_25690. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FE_OFC135_out_63_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC137_out_62_ FILLER_25224. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC13_out_124_ core_instance/sfp_instance/U4981. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC157_out_52_ FILLER_19011. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FE_OFC167_out_47_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FILLER_25434. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FILLER_25677. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC189_out_36_ core_instance/sfp_instance/U1659. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC191_out_35_ FILLER_23868. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC197_out_32_ core_instance/sfp_instance/U1849. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC19_out_121_ core_instance/sfp_instance/U4985. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC209_out_26_ FILLER_33831. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC211_out_25_ FILLER_33358. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32610. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32611. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 53653 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1407/45577 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1908.32 (MB), peak = 2169.44 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 293.115 367.300 ) on M1 for NET core_instance/sfp_instance/FE_OFN6298_sum_this_core_9_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 335.120 313.300 ) on M1 for NET core_instance/sfp_instance/FE_OFN6435_sum_this_core_18_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 335.730 313.305 ) on M1 for NET core_instance/sfp_instance/FE_OFN6438_sum_this_core_18_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 293.685 367.300 ) on M1 for NET core_instance/sfp_instance/FE_PDN9457_FE_OFN6298_sum_this_core_9_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 258.085 383.500 ) on M1 for NET core_instance/sfp_instance/FE_PDN9458_n2623. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 257.515 383.500 ) on M1 for NET core_instance/sfp_instance/n2623. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#10 routed nets are extracted.
#    6 (0.01%) extracted nets are partially routed.
#45567 routed nets are imported.
#1576 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47153.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 6
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 15 02:44:01 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 15 02:44:03 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5198         901      124949    95.39%
#  Metal 2        V        3894         706      124949    13.47%
#  Metal 3        H        5275         824      124949    13.16%
#  Metal 4        V        4111         489      124949    13.10%
#  Metal 5        H        6099           0      124949     0.01%
#  Metal 6        V        4600           0      124949     0.02%
#  Metal 7        H        1424         100      124949     2.51%
#  Metal 8        V        1150           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31752       7.60%  999592    17.21%
#
#  250 nets (0.53%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1919.41 (MB), peak = 2169.44 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1919.54 (MB), peak = 2169.44 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1919.54 (MB), peak = 2169.44 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1919.54 (MB), peak = 2169.44 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
#Total number of routable nets = 45577.
#Total number of nets in the design = 47153.
#
#6 routable nets have only global wires.
#45571 routable nets have only detail routed wires.
#576 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               6  
#-----------------------------
#        Total               6  
#-----------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                250                326           45001  
#-------------------------------------------------------------------
#        Total                250                326           45001  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 1306702 um.
#Total half perimeter of net bounding box = 1226588 um.
#Total wire length on LAYER M1 = 3133 um.
#Total wire length on LAYER M2 = 257820 um.
#Total wire length on LAYER M3 = 385624 um.
#Total wire length on LAYER M4 = 270438 um.
#Total wire length on LAYER M5 = 202748 um.
#Total wire length on LAYER M6 = 129245 um.
#Total wire length on LAYER M7 = 19256 um.
#Total wire length on LAYER M8 = 38439 um.
#Total number of vias = 378633
#Total number of multi-cut vias = 240010 ( 63.4%)
#Total number of single cut vias = 138623 ( 36.6%)
#Up-Via Summary (total 378633):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124947 ( 79.2%)     32733 ( 20.8%)     157680
#  Metal 2       10770 (  7.3%)    137321 ( 92.7%)     148091
#  Metal 3        2225 (  4.7%)     45234 ( 95.3%)      47459
#  Metal 4         490 (  3.0%)     16110 ( 97.0%)      16600
#  Metal 5          21 (  0.4%)      4988 ( 99.6%)       5009
#  Metal 6          88 (  4.3%)      1945 ( 95.7%)       2033
#  Metal 7          82 (  4.7%)      1679 ( 95.3%)       1761
#-----------------------------------------------------------
#               138623 ( 36.6%)    240010 ( 63.4%)     378633 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1922.00 (MB), peak = 2169.44 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1909.98 (MB), peak = 2169.44 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 4 hboxes and 2 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 4 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 1306704 um.
#Total half perimeter of net bounding box = 1226588 um.
#Total wire length on LAYER M1 = 3133 um.
#Total wire length on LAYER M2 = 257820 um.
#Total wire length on LAYER M3 = 385625 um.
#Total wire length on LAYER M4 = 270439 um.
#Total wire length on LAYER M5 = 202748 um.
#Total wire length on LAYER M6 = 129245 um.
#Total wire length on LAYER M7 = 19256 um.
#Total wire length on LAYER M8 = 38439 um.
#Total number of vias = 378633
#Total number of multi-cut vias = 240010 ( 63.4%)
#Total number of single cut vias = 138623 ( 36.6%)
#Up-Via Summary (total 378633):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124947 ( 79.2%)     32733 ( 20.8%)     157680
#  Metal 2       10770 (  7.3%)    137321 ( 92.7%)     148091
#  Metal 3        2225 (  4.7%)     45234 ( 95.3%)      47459
#  Metal 4         490 (  3.0%)     16110 ( 97.0%)      16600
#  Metal 5          21 (  0.4%)      4988 ( 99.6%)       5009
#  Metal 6          88 (  4.3%)      1945 ( 95.7%)       2033
#  Metal 7          82 (  4.7%)      1679 ( 95.3%)       1761
#-----------------------------------------------------------
#               138623 ( 36.6%)    240010 ( 63.4%)     378633 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1967.50 (MB), peak = 2169.44 (MB)
#
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 58.30 (MB)
#Total memory = 1967.50 (MB)
#Peak memory = 2169.44 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 19491 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1913.09 (MB), peak = 2169.44 (MB)
#    completing 20% with 19491 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1913.09 (MB), peak = 2169.44 (MB)
#    completing 30% with 19491 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1942.04 (MB), peak = 2169.44 (MB)
#    completing 40% with 19498 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.42 (MB), peak = 2169.44 (MB)
#    completing 50% with 19498 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.42 (MB), peak = 2169.44 (MB)
#    completing 60% with 19497 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.42 (MB), peak = 2169.44 (MB)
#    completing 70% with 19497 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.43 (MB), peak = 2169.44 (MB)
#    completing 80% with 19497 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.44 (MB), peak = 2169.44 (MB)
#    completing 90% with 19497 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.44 (MB), peak = 2169.44 (MB)
#    completing 100% with 19497 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.44 (MB), peak = 2169.44 (MB)
# ECO: 0.0% of the total area was rechecked for DRC, and 0.1% required routing.
#    number of violations = 19497
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1965      471     6881     2357      435      423      395    12927
#	M2         2051     2717      942       27       49        5      451     6242
#	M3           67       40       86        6        3        0      111      313
#	M4            1        1        5        0        0        0        5       12
#	M5            1        0        0        0        0        0        0        1
#	M6            0        0        0        0        0        1        0        1
#	M7            0        0        0        0        0        1        0        1
#	Totals     4085     3229     7914     2390      487      430      962    19497
#4 out of 148513 instances need to be verified(marked ipoed).
#0.1% of the total area is being checked for drcs
#0.1% of the total area was checked
#    number of violations = 19506
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1969      471     6882     2357      435      423      395    12932
#	M2         2052     2719      942       28       49        5      451     6246
#	M3           67       40       86        6        3        0      111      313
#	M4            1        1        5        0        0        0        5       12
#	M5            1        0        0        0        0        0        0        1
#	M6            0        0        0        0        0        1        0        1
#	M7            0        0        0        0        0        1        0        1
#	Totals     4090     3231     7915     2391      487      430      962    19506
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1949.20 (MB), peak = 2169.44 (MB)
#start 1st optimization iteration ...
#    completing 10% with 19426 violations
#    cpu time = 00:04:59, elapsed time = 00:04:59, memory = 2129.51 (MB), peak = 2293.70 (MB)
#    completing 20% with 19390 violations
#    cpu time = 00:10:38, elapsed time = 00:10:37, memory = 2254.81 (MB), peak = 2293.70 (MB)
#    completing 30% with 19484 violations
#    cpu time = 00:14:33, elapsed time = 00:14:33, memory = 2123.87 (MB), peak = 2293.70 (MB)
#    completing 40% with 19515 violations
#    cpu time = 00:18:34, elapsed time = 00:18:33, memory = 2198.82 (MB), peak = 2293.70 (MB)
#    completing 50% with 19503 violations
#    cpu time = 00:21:02, elapsed time = 00:21:02, memory = 2156.40 (MB), peak = 2293.70 (MB)
#    completing 60% with 19598 violations
#    cpu time = 00:23:51, elapsed time = 00:23:50, memory = 2176.91 (MB), peak = 2293.70 (MB)
#    completing 70% with 19544 violations
#    cpu time = 00:27:26, elapsed time = 00:27:26, memory = 2191.23 (MB), peak = 2293.70 (MB)
#    completing 80% with 19483 violations
#    cpu time = 00:30:29, elapsed time = 00:30:29, memory = 2141.21 (MB), peak = 2302.69 (MB)
#    completing 90% with 19522 violations
#    cpu time = 00:32:31, elapsed time = 00:32:31, memory = 2185.79 (MB), peak = 2302.69 (MB)
#    completing 100% with 19508 violations
#    cpu time = 00:35:40, elapsed time = 00:35:40, memory = 2248.68 (MB), peak = 2302.69 (MB)
#    number of violations = 19508
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2023      514     6882     2277      511      419      393    13019
#	M2         2002     2664      986       20       56       10      437     6175
#	M3           64       38       90        2        1        1      109      305
#	M4            1        0        4        0        0        0        1        6
#	M5            0        0        2        0        0        0        1        3
#	Totals     4090     3216     7964     2299      568      430      941    19508
#    number of process antenna violations = 21
#cpu time = 00:35:40, elapsed time = 00:35:41, memory = 2248.83 (MB), peak = 2302.69 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 1306233 um.
#Total half perimeter of net bounding box = 1226588 um.
#Total wire length on LAYER M1 = 3121 um.
#Total wire length on LAYER M2 = 257236 um.
#Total wire length on LAYER M3 = 384896 um.
#Total wire length on LAYER M4 = 270691 um.
#Total wire length on LAYER M5 = 203336 um.
#Total wire length on LAYER M6 = 129233 um.
#Total wire length on LAYER M7 = 19267 um.
#Total wire length on LAYER M8 = 38454 um.
#Total number of vias = 379571
#Total number of multi-cut vias = 216371 ( 57.0%)
#Total number of single cut vias = 163200 ( 43.0%)
#Up-Via Summary (total 379571):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      132585 ( 84.0%)     25181 ( 16.0%)     157766
#  Metal 2       18239 ( 12.3%)    129908 ( 87.7%)     148147
#  Metal 3        8727 ( 18.2%)     39148 ( 81.8%)      47875
#  Metal 4        2948 ( 17.4%)     13977 ( 82.6%)      16925
#  Metal 5         452 (  9.0%)      4576 ( 91.0%)       5028
#  Metal 6          96 (  4.7%)      1952 ( 95.3%)       2048
#  Metal 7         153 (  8.6%)      1629 ( 91.4%)       1782
#-----------------------------------------------------------
#               163200 ( 43.0%)    216371 ( 57.0%)     379571 
#
#Total number of DRC violations = 19508
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 13019
#Total number of violations on LAYER M2 = 6175
#Total number of violations on LAYER M3 = 305
#Total number of violations on LAYER M4 = 6
#Total number of violations on LAYER M5 = 3
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:35:43
#Elapsed time = 00:35:43
#Increased memory = -19.44 (MB)
#Total memory = 1948.06 (MB)
#Peak memory = 2302.69 (MB)
#
#Start Post Route via swapping..
#14.31% of area are rerouted by ECO routing.
#    number of violations = 20421
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2092      533     7018     2387      517      471      417    13435
#	M2         2143     2957     1021       21       56       11      447     6656
#	M3           71       43       93        2        1        1      109      320
#	M4            1        0        4        0        0        0        1        6
#	M5            0        0        3        0        0        0        1        4
#	Totals     4307     3533     8139     2410      574      483      975    20421
#cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1949.80 (MB), peak = 2302.69 (MB)
#    number of violations = 19598
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2042      512     6926     2279      513      430      414    13116
#	M2         1999     2654      991       20       56       10      437     6167
#	M3           65       37       92        2        1        1      108      306
#	M4            1        0        4        0        0        0        1        6
#	M5            0        0        2        0        0        0        1        3
#	Totals     4107     3203     8015     2301      570      441      961    19598
#cpu time = 00:02:21, elapsed time = 00:02:22, memory = 1954.66 (MB), peak = 2302.69 (MB)
#CELL_VIEW fullchip,init has 19598 DRC violations
#Total number of DRC violations = 19598
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 25
#Total number of violations on LAYER M1 = 13116
#Total number of violations on LAYER M2 = 6167
#Total number of violations on LAYER M3 = 306
#Total number of violations on LAYER M4 = 6
#Total number of violations on LAYER M5 = 3
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 1306233 um.
#Total half perimeter of net bounding box = 1226588 um.
#Total wire length on LAYER M1 = 3121 um.
#Total wire length on LAYER M2 = 257236 um.
#Total wire length on LAYER M3 = 384896 um.
#Total wire length on LAYER M4 = 270691 um.
#Total wire length on LAYER M5 = 203336 um.
#Total wire length on LAYER M6 = 129233 um.
#Total wire length on LAYER M7 = 19267 um.
#Total wire length on LAYER M8 = 38454 um.
#Total number of vias = 379571
#Total number of multi-cut vias = 242373 ( 63.9%)
#Total number of single cut vias = 137198 ( 36.1%)
#Up-Via Summary (total 379571):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124729 ( 79.1%)     33037 ( 20.9%)     157766
#  Metal 2        9649 (  6.5%)    138498 ( 93.5%)     148147
#  Metal 3        2133 (  4.5%)     45742 ( 95.5%)      47875
#  Metal 4         488 (  2.9%)     16437 ( 97.1%)      16925
#  Metal 5          27 (  0.5%)      5001 ( 99.5%)       5028
#  Metal 6          88 (  4.3%)      1960 ( 95.7%)       2048
#  Metal 7          84 (  4.7%)      1698 ( 95.3%)       1782
#-----------------------------------------------------------
#               137198 ( 36.1%)    242373 ( 63.9%)     379571 
#
#detailRoute Statistics:
#Cpu time = 00:38:07
#Elapsed time = 00:38:07
#Increased memory = -14.58 (MB)
#Total memory = 1952.92 (MB)
#Peak memory = 2302.69 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 47153 NETS and 0 SPECIALNETS signatures
#Created 148514 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1954.35 (MB), peak = 2302.69 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1954.58 (MB), peak = 2302.69 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:38:26
#Elapsed time = 00:38:26
#Increased memory = -38.36 (MB)
#Total memory = 1901.09 (MB)
#Peak memory = 2302.69 (MB)
#Number of warnings = 32
#Total number of warnings = 299
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 15 03:22:20 2025
#
**optDesign ... cpu = 0:39:39, real = 0:39:38, mem = 2264.0M, totSessionCpu=4:16:45 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148513 and nets=47153 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2264.0M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 2331.2M)
Extracted 20.0002% (CPU Time= 0:00:01.7  MEM= 2331.2M)
Extracted 30.0004% (CPU Time= 0:00:02.0  MEM= 2331.2M)
Extracted 40.0003% (CPU Time= 0:00:02.7  MEM= 2335.2M)
Extracted 50.0004% (CPU Time= 0:00:03.7  MEM= 2335.2M)
Extracted 60.0003% (CPU Time= 0:00:04.5  MEM= 2335.2M)
Extracted 70.0002% (CPU Time= 0:00:04.8  MEM= 2335.2M)
Extracted 80.0004% (CPU Time= 0:00:05.2  MEM= 2335.2M)
Extracted 90.0003% (CPU Time= 0:00:05.9  MEM= 2335.2M)
Extracted 100% (CPU Time= 0:00:07.5  MEM= 2335.2M)
Number of Extracted Resistors     : 964436
Number of Extracted Ground Cap.   : 929414
Number of Extracted Coupling Cap. : 1625004
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2319.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.9  Real Time: 0:00:09.0  MEM: 2319.176M)
**optDesign ... cpu = 0:39:47, real = 0:39:47, mem = 2262.0M, totSessionCpu=4:16:54 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47153,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2359.23 CPU=0:00:19.0 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
*** CDM Built up (cpu=0:00:22.2  real=0:00:22.0  mem= 2359.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47153,  26.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2335.28 CPU=0:00:19.1 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:19.2  real=0:00:19.0  mem= 2335.3M) ***
*** Done Building Timing Graph (cpu=0:00:46.0 real=0:00:46.0 totSessionCpu=4:17:40 mem=2335.3M)
**optDesign ... cpu = 0:40:34, real = 0:40:33, mem = 2266.5M, totSessionCpu=4:17:40 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:40:35, real = 0:40:34, mem = 2266.5M, totSessionCpu=4:17:41 **
** Profile ** Start :  cpu=0:00:00.0, mem=2285.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2285.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2285.6M
** Profile ** Total reports :  cpu=0:00:03.2, mem=2268.5M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2268.5M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.504 | -29.504 |  0.039  |
|           TNS (ns):| -6966.3 | -6966.3 |  0.000  |
|    Violating Paths:|  2646   |  2646   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -482    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.793%
       (99.312% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2268.5M
**optDesign ... cpu = 0:40:40, real = 0:40:39, mem = 2266.5M, totSessionCpu=4:17:46 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2224.9M, totSessionCpu=4:17:51 **
**INFO: DRVs not fixed with -incr option
#Created 848 library cell signatures
#Created 47153 NETS and 0 SPECIALNETS signatures
#Created 148514 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1898.57 (MB), peak = 2302.69 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1898.63 (MB), peak = 2302.69 (MB)
Begin checking placement ... (start mem=2224.9M, init mem=2224.9M)
Overlapping with other instance:	81643
Orientation Violation:	71749
Placement Blockage Violation:	590
*info: Placed = 148513         (Fixed = 99)
*info: Unplaced = 0           
Placement Density:99.31%(915799/922147)
Finished checkPlace (cpu: total=0:00:01.8, vio checks=0:00:00.6; mem=2224.9M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39878

Instance distribution across the VT partitions:

 LVT : inst = 12504 (31.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 12504 (31.4%)

 HVT : inst = 27370 (68.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 27370 (68.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148513 and nets=47153 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2212.8M)
Extracted 10.0003% (CPU Time= 0:00:01.4  MEM= 2304.0M)
Extracted 20.0002% (CPU Time= 0:00:01.7  MEM= 2304.0M)
Extracted 30.0004% (CPU Time= 0:00:02.1  MEM= 2304.0M)
Extracted 40.0003% (CPU Time= 0:00:02.8  MEM= 2308.0M)
Extracted 50.0004% (CPU Time= 0:00:03.8  MEM= 2308.0M)
Extracted 60.0003% (CPU Time= 0:00:04.6  MEM= 2308.0M)
Extracted 70.0002% (CPU Time= 0:00:05.0  MEM= 2308.0M)
Extracted 80.0004% (CPU Time= 0:00:05.4  MEM= 2308.0M)
Extracted 90.0003% (CPU Time= 0:00:06.1  MEM= 2308.0M)
Extracted 100% (CPU Time= 0:00:07.7  MEM= 2308.0M)
Number of Extracted Resistors     : 964436
Number of Extracted Ground Cap.   : 929414
Number of Extracted Coupling Cap. : 1625004
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2288.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.1  Real Time: 0:00:09.0  MEM: 2287.973M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47153,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2318.07 CPU=0:00:19.3 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
*** CDM Built up (cpu=0:00:20.8  real=0:00:21.0  mem= 2318.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47153,  26.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2294.11 CPU=0:00:19.3 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:19.4  real=0:00:19.0  mem= 2294.1M) ***
*** Done Building Timing Graph (cpu=0:00:44.4 real=0:00:44.0 totSessionCpu=4:18:51 mem=2294.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=2294.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=2294.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2294.1M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2294.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.504 | -29.504 |  0.039  |
|           TNS (ns):| -6966.3 | -6966.3 |  0.000  |
|    Violating Paths:|  2646   |  2646   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -482    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.793%
       (99.312% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2294.1M
**optDesign ... cpu = 0:01:02, real = 0:01:01, mem = 2195.8M, totSessionCpu=4:18:53 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -29.504
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 227 clock nets excluded from IPO operation.
*info: 227 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -29.504 TNS Slack -6966.345 Density 99.31
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.504|  -29.504|-6966.345|-6966.345|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.470|  -29.470|-6965.675|-6965.675|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.447|  -29.447|-6963.160|-6963.160|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.420|  -29.420|-6963.225|-6963.225|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.418|  -29.418|-6961.876|-6961.876|    99.31%|   0:00:01.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.398|  -29.398|-6961.480|-6961.480|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.381|  -29.381|-6960.392|-6960.392|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.378|  -29.378|-6960.370|-6960.370|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.345|  -29.345|-6958.987|-6958.987|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.329|  -29.329|-6958.662|-6958.662|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.310|  -29.310|-6958.290|-6958.290|    99.31%|   0:00:01.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.296|  -29.296|-6957.013|-6957.013|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.286|  -29.286|-6956.979|-6956.979|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.270|  -29.270|-6956.718|-6956.718|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.259|  -29.259|-6956.302|-6956.302|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.236|  -29.236|-6956.085|-6956.085|    99.32%|   0:00:01.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.222|  -29.222|-6955.344|-6955.344|    99.32%|   0:00:01.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.220|  -29.220|-6955.160|-6955.160|    99.32%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.203|  -29.203|-6954.991|-6954.991|    99.32%|   0:00:07.0| 2449.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -29.200|  -29.200|-6954.825|-6954.825|    99.32%|   0:00:01.0| 2449.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.200|  -29.200|-6954.523|-6954.523|    99.32%|   0:00:00.0| 2449.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.200|  -29.200|-6954.518|-6954.518|    99.32%|   0:00:00.0| 2449.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.200|  -29.200|-6953.656|-6953.656|    99.32%|   0:00:00.0| 2449.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.200|  -29.200|-6953.656|-6953.656|    99.32%|   0:00:05.0| 2479.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:17.8 real=0:00:17.0 mem=2479.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.9 real=0:00:18.0 mem=2479.1M) ***
** GigaOpt Optimizer WNS Slack -29.200 TNS Slack -6953.656 Density 99.32
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 30 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.200|  -29.200|-6953.661|-6953.661|    99.32%|   0:00:00.0| 2479.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.194|  -29.194|-6952.401|-6952.401|    99.32%|   0:00:03.0| 2489.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.194|  -29.194|-6952.401|-6952.401|    99.32%|   0:00:00.0| 2489.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:03.0 mem=2489.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:03.0 mem=2489.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 311 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:21.9 real=0:00:22.0 mem=2489.8M) ***
*** Starting refinePlace (4:19:25 mem=2478.7M) ***
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2478.7MB
*** Finished refinePlace (4:19:25 mem=2478.7M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 227 clock nets excluded from IPO operation.
*info: 227 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -29.194 TNS Slack -6952.401 Density 99.32
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.194|  -29.194|-6952.401|-6952.401|    99.32%|   0:00:00.0| 2466.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.194|  -29.194|-6952.192|-6952.192|    99.32%|   0:00:03.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -29.194|  -29.194|-6951.148|-6951.148|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -29.194|  -29.194|-6950.216|-6950.216|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -29.194|  -29.194|-6950.074|-6950.074|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -29.194|  -29.194|-6948.551|-6948.551|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -29.194|  -29.194|-6948.492|-6948.492|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -29.194|  -29.194|-6947.598|-6947.598|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.194|  -29.194|-6946.861|-6946.861|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.194|  -29.194|-6946.861|-6946.861|    99.32%|   0:00:03.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -29.194|  -29.194|-6946.576|-6946.576|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_15_/D |
| -29.194|  -29.194|-6946.576|-6946.576|    99.32%|   0:00:02.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -29.194|  -29.194|-6946.576|-6946.576|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -29.194|  -29.194|-6946.162|-6946.162|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.194|  -29.194|-6946.090|-6946.090|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -29.194|  -29.194|-6946.090|-6946.090|    99.32%|   0:00:02.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
| -29.194|  -29.194|-6945.691|-6945.691|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -29.194|  -29.194|-6945.312|-6945.312|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -29.194|  -29.194|-6945.312|-6945.312|    99.32%|   0:00:02.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -29.194|  -29.194|-6945.312|-6945.312|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
| -29.194|  -29.194|-6945.025|-6945.025|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -29.194|  -29.194|-6944.868|-6944.868|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -29.194|  -29.194|-6944.742|-6944.742|    99.32%|   0:00:01.0| 2466.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -29.194|  -29.194|-6944.742|-6944.742|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_6_/D  |
| -29.194|  -29.194|-6944.742|-6944.742|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
| -29.194|  -29.194|-6944.742|-6944.742|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -29.194|  -29.194|-6944.742|-6944.742|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_8_/D  |
| -29.194|  -29.194|-6944.714|-6944.714|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
| -29.194|  -29.194|-6944.662|-6944.662|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -29.194|  -29.194|-6944.662|-6944.662|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_4_/D  |
| -29.194|  -29.194|-6944.622|-6944.622|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -29.194|  -29.194|-6944.589|-6944.589|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -29.194|  -29.194|-6944.553|-6944.553|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -29.194|  -29.194|-6944.377|-6944.377|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -29.194|  -29.194|-6944.235|-6944.235|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -29.194|  -29.194|-6944.168|-6944.168|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -29.194|  -29.194|-6944.134|-6944.134|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -29.194|  -29.194|-6944.066|-6944.066|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -29.194|  -29.194|-6944.066|-6944.066|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.194|  -29.194|-6944.066|-6944.066|    99.32%|   0:00:11.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
| -29.194|  -29.194|-6943.922|-6943.922|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -29.194|  -29.194|-6942.079|-6942.079|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -29.194|  -29.194|-6941.661|-6941.661|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -29.194|  -29.194|-6941.661|-6941.661|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -29.194|  -29.194|-6938.623|-6938.623|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
| -29.194|  -29.194|-6936.162|-6936.162|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -29.194|  -29.194|-6936.162|-6936.162|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
| -29.194|  -29.194|-6936.162|-6936.162|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -29.194|  -29.194|-6935.932|-6935.932|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -29.194|  -29.194|-6935.525|-6935.525|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -29.194|  -29.194|-6934.818|-6934.818|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -29.194|  -29.194|-6933.890|-6933.890|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
| -29.194|  -29.194|-6933.204|-6933.204|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
| -29.194|  -29.194|-6931.028|-6931.028|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
| -29.194|  -29.194|-6931.011|-6931.011|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
| -29.194|  -29.194|-6929.896|-6929.896|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
| -29.194|  -29.194|-6928.123|-6928.123|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
| -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
| -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
| -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
| -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
| -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
| -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
| -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
| -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
| -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
| -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
| -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
| -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
| -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
| -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
| -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
| -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
| -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
| -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
| -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:01.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
| -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:01.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
| -29.194|  -29.194|-6927.655|-6927.655|    99.32%|   0:00:00.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -29.194|  -29.194|-6927.654|-6927.654|    99.32%|   0:00:00.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -29.194|  -29.194|-6927.654|-6927.654|    99.32%|   0:00:01.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
| -29.194|  -29.194|-6927.654|-6927.654|    99.32%|   0:00:01.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
| -29.194|  -29.194|-6927.654|-6927.654|    99.32%|   0:00:01.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
| -29.194|  -29.194|-6927.654|-6927.654|    99.32%|   0:00:00.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
| -29.194|  -29.194|-6927.654|-6927.654|    99.32%|   0:00:00.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
| -29.194|  -29.194|-6927.654|-6927.654|    99.32%|   0:00:01.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
| -29.194|  -29.194|-6927.245|-6927.245|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
| -29.194|  -29.194|-6926.494|-6926.494|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
| -29.194|  -29.194|-6926.440|-6926.440|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
| -29.194|  -29.194|-6926.440|-6926.440|    99.32%|   0:00:01.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
| -29.194|  -29.194|-6926.440|-6926.440|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
| -29.194|  -29.194|-6926.422|-6926.422|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
| -29.194|  -29.194|-6926.171|-6926.171|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
| -29.194|  -29.194|-6926.124|-6926.124|    99.32%|   0:00:01.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
| -29.194|  -29.194|-6926.104|-6926.104|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
| -29.194|  -29.194|-6926.089|-6926.089|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
| -29.194|  -29.194|-6925.974|-6925.974|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -29.194|  -29.194|-6925.921|-6925.921|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -29.194|  -29.194|-6925.921|-6925.921|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -29.194|  -29.194|-6925.921|-6925.921|    99.32%|   0:00:01.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -29.194|  -29.194|-6925.876|-6925.876|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -29.194|  -29.194|-6925.659|-6925.659|    99.32%|   0:00:01.0| 2500.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -29.194|  -29.194|-6925.635|-6925.635|    99.32%|   0:00:00.0| 2500.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -29.194|  -29.194|-6925.598|-6925.598|    99.32%|   0:00:00.0| 2500.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -29.194|  -29.194|-6925.556|-6925.556|    99.33%|   0:00:01.0| 2500.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -29.194|  -29.194|-6925.556|-6925.556|    99.33%|   0:00:00.0| 2500.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:04 real=0:01:04 mem=2500.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:04 real=0:01:04 mem=2500.2M) ***
** GigaOpt Optimizer WNS Slack -29.194 TNS Slack -6925.556 Density 99.33
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 84 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 313 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:05 real=0:01:05 mem=2500.2M) ***
*** Starting refinePlace (4:20:37 mem=2481.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2481.2MB
*** Finished refinePlace (4:20:37 mem=2481.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -29.194 ns
Total 0 nets layer assigned (0.8).
GigaOpt: setting up router preferences
        design wns: -29.1939
        slack threshold: -27.7739
GigaOpt: 19 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1408 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -29.194 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: -29.1939
        slack threshold: -27.7739
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1408 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2472.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=2472.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2472.4M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2472.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.194 | -29.194 |  0.039  |
|           TNS (ns):| -6925.6 | -6925.6 |  0.000  |
|    Violating Paths:|  2627   |  2627   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -482    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.808%
       (99.326% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2472.4M
**optDesign ... cpu = 0:02:50, real = 0:02:50, mem = 2297.2M, totSessionCpu=4:20:41 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 15 03:26:16 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_87_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_29 at location ( 182.900 875.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_29 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_27 at location ( 136.500 871.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_27 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_98_ connects to NET core_instance/mac_array_instance/CTS_58 at location ( 306.500 788.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_58 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_100_ connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_11 at location ( 639.900 534.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1201 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN9021_q_temp_237_ at location ( 250.845 803.040 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN9021_q_temp_237_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U639 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN8811_n888 at location ( 247.500 808.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN8811_n888 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OCPC8616_n3624 connects to NET core_instance/sfp_instance/FE_OCPN8616_n3624 at location ( 269.900 275.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN8616_n3624 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OCPC8346_n3515 connects to NET core_instance/sfp_instance/FE_OCPN8346_n3515 at location ( 284.900 320.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN8346_n3515 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST core_instance/sfp_instance/U1960 connects to NET core_instance/sfp_instance/FE_OCPN7790_n1545 at location ( 215.285 293.420 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN7790_n1545 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST core_instance/sfp_instance/U2738 connects to NET core_instance/sfp_instance/FE_OFN7681_sum_this_core_8_ at location ( 246.500 405.070 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN7681_sum_this_core_8_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/sfp_instance/U2243 connects to NET core_instance/sfp_instance/FE_OCPN7332_FE_OFN6267_sum_this_core_7_ at location ( 266.700 378.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/sfp_instance/U2243 connects to NET core_instance/sfp_instance/FE_OCPN7332_FE_OFN6267_sum_this_core_7_ at location ( 266.650 378.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN7332_FE_OFN6267_sum_this_core_7_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A3 of INST core_instance/sfp_instance/U2243 connects to NET core_instance/sfp_instance/FE_OCPN7182_n1797 at location ( 267.300 378.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN7182_n1797 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/sfp_instance/U3489 connects to NET core_instance/sfp_instance/FE_OCPN7131_n3096 at location ( 305.300 355.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN7131_n3096 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OCPC6980_n3101 connects to NET core_instance/sfp_instance/FE_OCPN6980_n3101 at location ( 268.100 309.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN6980_n3101 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST core_instance/sfp_instance/U5366 connects to NET core_instance/sfp_instance/FE_OFN6812_sum_this_core_15_ at location ( 359.500 315.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6812_sum_this_core_15_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/sfp_instance/U2377 connects to NET core_instance/sfp_instance/FE_OFN6432_sum_this_core_18_ at location ( 263.695 333.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6432_sum_this_core_18_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/sfp_instance/U1400 connects to NET core_instance/sfp_instance/FE_OFN6379_sum_this_core_19_ at location ( 229.900 322.150 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6379_sum_this_core_19_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OFC6329_n4588 connects to NET core_instance/sfp_instance/FE_OFN6329_n4588 at location ( 308.100 309.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6329_n4588 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST core_instance/sfp_instance/U3850 connects to NET core_instance/sfp_instance/FE_OFN6150_sum_this_core_14_ at location ( 282.900 334.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6150_sum_this_core_14_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/FE_OFN5068_array_out_121_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 38 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 86
#  Number of instances deleted (including moved) = 1420
#  Number of instances resized = 92
#  Number of instances with same cell size swap = 1
#  Number of instances with different orientation = 1
#  Number of instances with pin swaps = 31
#  Total number of placement changes (moved instances are counted twice) = 1599
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47180 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_OFC105_out_78_ core_instance/sfp_instance/FE_OCPC8162_n2620. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC109_out_76_ core_instance/sfp_instance/U3998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18816. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FILLER_25690. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FE_OFC135_out_63_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC137_out_62_ FILLER_25224. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC13_out_124_ core_instance/sfp_instance/U4981. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC157_out_52_ FILLER_19011. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FE_OFC167_out_47_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FILLER_25434. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FILLER_25677. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC189_out_36_ core_instance/sfp_instance/U1659. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC191_out_35_ FILLER_23868. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC197_out_32_ core_instance/sfp_instance/U1849. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC19_out_121_ core_instance/sfp_instance/U4985. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC209_out_26_ FILLER_33831. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC211_out_25_ FILLER_33358. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32610. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32611. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 53635 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1408/45606 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1920.88 (MB), peak = 2302.69 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 182.130 516.700 ) on M1 for NET core_instance/FE_OFN1971_array_out_11_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 215.730 460.900 ) on M1 for NET core_instance/FE_OFN2099_array_out_2_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 673.730 457.300 ) on M1 for NET core_instance/FE_OFN2251_array_out_141_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 538.130 491.500 ) on M1 for NET core_instance/FE_OFN2268_array_out_101_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 574.730 432.100 ) on M1 for NET core_instance/FE_OFN5068_array_out_121_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 465.730 462.700 ) on M1 for NET core_instance/FE_OFN854_array_out_81_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 306.675 788.690 ) on M1 for NET core_instance/mac_array_instance/CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 305.695 788.685 ) on M1 for NET core_instance/mac_array_instance/FE_OFN2116_q_temp_226_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 136.120 871.310 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 182.120 874.910 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_29. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 161.130 840.680 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN5749_q_temp_179_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 232.555 864.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_PSN9482_q_temp_189_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 185.910 874.905 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_128. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 139.910 871.305 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_157. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 245.015 802.935 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/DP_OP_78J4_122_5511_n1078. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 247.845 808.300 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/DP_OP_78J4_122_5511_n1092. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 245.055 837.080 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/DP_OP_78J4_122_5511_n1299. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 248.200 808.200 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN8811_n888. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 250.900 802.910 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN9021_q_temp_237_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 114.930 795.715 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN3380_q_temp_141_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/n2850. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/n3626. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#547 routed nets are extracted.
#    246 (0.52%) extracted nets are partially routed.
#45055 routed nets are imported.
#4 (0.01%) nets are without wires.
#1576 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47182.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 246
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 15 03:26:23 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 15 03:26:26 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5198         901      124949    95.39%
#  Metal 2        V        3894         706      124949    13.47%
#  Metal 3        H        5275         824      124949    13.16%
#  Metal 4        V        4111         489      124949    13.10%
#  Metal 5        H        6099           0      124949     0.01%
#  Metal 6        V        4600           0      124949     0.02%
#  Metal 7        H        1424         100      124949     2.51%
#  Metal 8        V        1150           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31752       7.60%  999592    17.21%
#
#  269 nets (0.57%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1932.10 (MB), peak = 2302.69 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1932.39 (MB), peak = 2302.69 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1932.51 (MB), peak = 2302.69 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1932.51 (MB), peak = 2302.69 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1932.51 (MB), peak = 2302.69 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
#Total number of routable nets = 45606.
#Total number of nets in the design = 47182.
#
#247 routable nets have only global wires.
#45359 routable nets have only detail routed wires.
#18 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#579 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  5                 13             229  
#-------------------------------------------------------------------
#        Total                  5                 13             229  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                269                328           45009  
#-------------------------------------------------------------------
#        Total                269                328           45009  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2     12(0.01%)   (0.01%)
#   Metal 3      1(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     13(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 269
#Total wire length = 1306415 um.
#Total half perimeter of net bounding box = 1226924 um.
#Total wire length on LAYER M1 = 3116 um.
#Total wire length on LAYER M2 = 257332 um.
#Total wire length on LAYER M3 = 384957 um.
#Total wire length on LAYER M4 = 270699 um.
#Total wire length on LAYER M5 = 203335 um.
#Total wire length on LAYER M6 = 129232 um.
#Total wire length on LAYER M7 = 19285 um.
#Total wire length on LAYER M8 = 38457 um.
#Total number of vias = 379575
#Total number of multi-cut vias = 242235 ( 63.8%)
#Total number of single cut vias = 137340 ( 36.2%)
#Up-Via Summary (total 379575):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124772 ( 79.1%)     33003 ( 20.9%)     157775
#  Metal 2        9709 (  6.6%)    138422 ( 93.4%)     148131
#  Metal 3        2155 (  4.5%)     45720 ( 95.5%)      47875
#  Metal 4         493 (  2.9%)     16435 ( 97.1%)      16928
#  Metal 5          32 (  0.6%)      4999 ( 99.4%)       5031
#  Metal 6          93 (  4.5%)      1958 ( 95.5%)       2051
#  Metal 7          86 (  4.8%)      1698 ( 95.2%)       1784
#-----------------------------------------------------------
#               137340 ( 36.2%)    242235 ( 63.8%)     379575 
#
#Total number of involved priority nets 4
#Maximum src to sink distance for priority net 142.5
#Average of max src_to_sink distance for priority net 107.2
#Average of ave src_to_sink distance for priority net 62.9
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1935.02 (MB), peak = 2302.69 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1922.95 (MB), peak = 2302.69 (MB)
#Start Track Assignment.
#Done with 42 horizontal wires in 4 hboxes and 56 vertical wires in 3 hboxes.
#Done with 5 horizontal wires in 4 hboxes and 6 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 269
#Total wire length = 1306450 um.
#Total half perimeter of net bounding box = 1226924 um.
#Total wire length on LAYER M1 = 3137 um.
#Total wire length on LAYER M2 = 257329 um.
#Total wire length on LAYER M3 = 384967 um.
#Total wire length on LAYER M4 = 270704 um.
#Total wire length on LAYER M5 = 203335 um.
#Total wire length on LAYER M6 = 129232 um.
#Total wire length on LAYER M7 = 19287 um.
#Total wire length on LAYER M8 = 38458 um.
#Total number of vias = 379565
#Total number of multi-cut vias = 242235 ( 63.8%)
#Total number of single cut vias = 137330 ( 36.2%)
#Up-Via Summary (total 379565):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124769 ( 79.1%)     33003 ( 20.9%)     157772
#  Metal 2        9708 (  6.6%)    138422 ( 93.4%)     148130
#  Metal 3        2153 (  4.5%)     45720 ( 95.5%)      47873
#  Metal 4         492 (  2.9%)     16435 ( 97.1%)      16927
#  Metal 5          31 (  0.6%)      4999 ( 99.4%)       5030
#  Metal 6          92 (  4.5%)      1958 ( 95.5%)       2050
#  Metal 7          85 (  4.8%)      1698 ( 95.2%)       1783
#-----------------------------------------------------------
#               137330 ( 36.2%)    242235 ( 63.8%)     379565 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1998.95 (MB), peak = 2302.69 (MB)
#
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 76.97 (MB)
#Total memory = 1998.95 (MB)
#Peak memory = 2302.69 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 19397 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1927.52 (MB), peak = 2302.69 (MB)
#    completing 20% with 19397 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1927.52 (MB), peak = 2302.69 (MB)
#    completing 30% with 19424 violations
#    cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1989.15 (MB), peak = 2302.69 (MB)
#    completing 40% with 19427 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1987.48 (MB), peak = 2302.69 (MB)
#    completing 50% with 19413 violations
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1990.59 (MB), peak = 2302.69 (MB)
#    completing 60% with 19416 violations
#    cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1989.24 (MB), peak = 2302.69 (MB)
#    completing 70% with 19427 violations
#    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1988.18 (MB), peak = 2302.69 (MB)
#    completing 80% with 19438 violations
#    cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1988.00 (MB), peak = 2302.69 (MB)
#    completing 90% with 19438 violations
#    cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1988.19 (MB), peak = 2302.69 (MB)
#    completing 100% with 19438 violations
#    cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1988.19 (MB), peak = 2302.69 (MB)
# ECO: 0.9% of the total area was rechecked for DRC, and 2.8% required routing.
#    number of violations = 19439
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2056      511     6919     2285      459      432      402    13064
#	M2         2016     2637      941       21       49       10      410     6084
#	M3           64       38       77        2        1        1       98      281
#	M4            1        0        4        0        0        0        1        6
#	M5            0        0        3        0        0        0        1        4
#	Totals     4137     3186     7944     2308      509      443      912    19439
#179 out of 148542 instances need to be verified(marked ipoed).
#2.0% of the total area is being checked for drcs
#2.0% of the total area was checked
#    number of violations = 19673
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2123      521     6983     2291      460      437      429    13244
#	M2         2030     2665      940       21       49       10      419     6134
#	M3           64       38       77        2        1        1      102      285
#	M4            1        0        4        0        0        0        1        6
#	M5            0        0        3        0        0        0        1        4
#	Totals     4218     3224     8007     2314      510      448      952    19673
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1994.32 (MB), peak = 2302.69 (MB)
#start 1st optimization iteration ...
#    completing 10% with 19705 violations
#    cpu time = 00:05:32, elapsed time = 00:05:32, memory = 2226.30 (MB), peak = 2302.69 (MB)
#    completing 20% with 19724 violations
#    cpu time = 00:11:06, elapsed time = 00:11:05, memory = 2181.31 (MB), peak = 2310.85 (MB)
#    completing 30% with 19643 violations
#    cpu time = 00:15:10, elapsed time = 00:15:10, memory = 2300.70 (MB), peak = 2310.85 (MB)
#    completing 40% with 19599 violations
#    cpu time = 00:18:35, elapsed time = 00:18:35, memory = 2259.90 (MB), peak = 2310.85 (MB)
#    completing 50% with 19598 violations
#    cpu time = 00:21:12, elapsed time = 00:21:11, memory = 2124.35 (MB), peak = 2310.85 (MB)
#    completing 60% with 19515 violations
#    cpu time = 00:24:15, elapsed time = 00:24:15, memory = 2173.73 (MB), peak = 2310.85 (MB)
#    completing 70% with 19515 violations
#    cpu time = 00:27:39, elapsed time = 00:27:39, memory = 2296.81 (MB), peak = 2310.85 (MB)
#    completing 80% with 19450 violations
#    cpu time = 00:30:25, elapsed time = 00:30:25, memory = 2317.18 (MB), peak = 2317.36 (MB)
#    completing 90% with 19408 violations
#    cpu time = 00:32:31, elapsed time = 00:32:30, memory = 2175.02 (MB), peak = 2317.36 (MB)
#    completing 100% with 19297 violations
#    cpu time = 00:35:53, elapsed time = 00:35:52, memory = 2192.29 (MB), peak = 2317.36 (MB)
#    number of violations = 19297
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2030      476     6926     2208      496      410      387    12933
#	M2         1980     2592      967       17       41        1      440     6038
#	M3           68       49       85        3        1        0       92      298
#	M4            2        1       10        0        0        0        6       19
#	M5            1        1        1        0        0        0        3        6
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        2        1        3
#	Totals     4081     3119     7989     2228      538      413      929    19297
#    number of process antenna violations = 24
#cpu time = 00:35:53, elapsed time = 00:35:53, memory = 2192.47 (MB), peak = 2317.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 269
#Total wire length = 1306190 um.
#Total half perimeter of net bounding box = 1226924 um.
#Total wire length on LAYER M1 = 3081 um.
#Total wire length on LAYER M2 = 256758 um.
#Total wire length on LAYER M3 = 384310 um.
#Total wire length on LAYER M4 = 270905 um.
#Total wire length on LAYER M5 = 203989 um.
#Total wire length on LAYER M6 = 129371 um.
#Total wire length on LAYER M7 = 19319 um.
#Total wire length on LAYER M8 = 38457 um.
#Total number of vias = 380745
#Total number of multi-cut vias = 218333 ( 57.3%)
#Total number of single cut vias = 162412 ( 42.7%)
#Up-Via Summary (total 380745):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      132668 ( 84.1%)     25176 ( 15.9%)     157844
#  Metal 2       17500 ( 11.8%)    130626 ( 88.2%)     148126
#  Metal 3        8347 ( 17.3%)     40000 ( 82.7%)      48347
#  Metal 4        3101 ( 17.8%)     14338 ( 82.2%)      17439
#  Metal 5         529 ( 10.3%)      4614 ( 89.7%)       5143
#  Metal 6         125 (  6.1%)      1940 ( 93.9%)       2065
#  Metal 7         142 (  8.0%)      1639 ( 92.0%)       1781
#-----------------------------------------------------------
#               162412 ( 42.7%)    218333 ( 57.3%)     380745 
#
#Total number of DRC violations = 19297
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 12933
#Total number of violations on LAYER M2 = 6038
#Total number of violations on LAYER M3 = 298
#Total number of violations on LAYER M4 = 19
#Total number of violations on LAYER M5 = 6
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 3
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:36:19
#Elapsed time = 00:36:18
#Increased memory = -32.15 (MB)
#Total memory = 1966.79 (MB)
#Peak memory = 2317.36 (MB)
#
#Start Post Route via swapping..
#15.24% of area are rerouted by ECO routing.
#    number of violations = 20119
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2091      495     7049     2309      504      446      412    13306
#	M2         2119     2860      988       17       41        1      445     6471
#	M3           73       51       86        3        1        0       95      309
#	M4            2        1       10        0        0        0        6       19
#	M5            1        1        1        0        0        0        3        6
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        5        3        8
#	Totals     4286     3408     8134     2329      546      452      964    20119
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1968.53 (MB), peak = 2317.36 (MB)
#    number of violations = 19377
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2052      476     6962     2209      497      412      412    13020
#	M2         1973     2577      976       17       41        1      436     6021
#	M3           69       47       93        3        1        0       92      305
#	M4            3        2       10        0        0        0        6       21
#	M5            1        1        1        0        0        0        3        6
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        3        1        4
#	Totals     4098     3103     8042     2229      539      416      950    19377
#cpu time = 00:02:25, elapsed time = 00:02:25, memory = 1969.21 (MB), peak = 2317.36 (MB)
#CELL_VIEW fullchip,init has 19377 DRC violations
#Total number of DRC violations = 19377
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 26
#Total number of violations on LAYER M1 = 13020
#Total number of violations on LAYER M2 = 6021
#Total number of violations on LAYER M3 = 305
#Total number of violations on LAYER M4 = 21
#Total number of violations on LAYER M5 = 6
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 4
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 269
#Total wire length = 1306190 um.
#Total half perimeter of net bounding box = 1226924 um.
#Total wire length on LAYER M1 = 3081 um.
#Total wire length on LAYER M2 = 256758 um.
#Total wire length on LAYER M3 = 384310 um.
#Total wire length on LAYER M4 = 270905 um.
#Total wire length on LAYER M5 = 203989 um.
#Total wire length on LAYER M6 = 129371 um.
#Total wire length on LAYER M7 = 19319 um.
#Total wire length on LAYER M8 = 38457 um.
#Total number of vias = 380745
#Total number of multi-cut vias = 244233 ( 64.1%)
#Total number of single cut vias = 136512 ( 35.9%)
#Up-Via Summary (total 380745):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124709 ( 79.0%)     33135 ( 21.0%)     157844
#  Metal 2        9062 (  6.1%)    139064 ( 93.9%)     148126
#  Metal 3        2039 (  4.2%)     46308 ( 95.8%)      48347
#  Metal 4         476 (  2.7%)     16963 ( 97.3%)      17439
#  Metal 5          46 (  0.9%)      5097 ( 99.1%)       5143
#  Metal 6          89 (  4.3%)      1976 ( 95.7%)       2065
#  Metal 7          91 (  5.1%)      1690 ( 94.9%)       1781
#-----------------------------------------------------------
#               136512 ( 35.9%)    244233 ( 64.1%)     380745 
#
#detailRoute Statistics:
#Cpu time = 00:38:46
#Elapsed time = 00:38:46
#Increased memory = -31.46 (MB)
#Total memory = 1967.48 (MB)
#Peak memory = 2317.36 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 47182 NETS and 0 SPECIALNETS signatures
#Created 148543 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1970.20 (MB), peak = 2317.36 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1970.40 (MB), peak = 2317.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:39:09
#Elapsed time = 00:39:09
#Increased memory = -30.74 (MB)
#Total memory = 1930.89 (MB)
#Peak memory = 2317.36 (MB)
#Number of warnings = 87
#Total number of warnings = 386
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 15 04:05:25 2025
#
**optDesign ... cpu = 0:41:59, real = 0:41:59, mem = 2286.2M, totSessionCpu=4:59:50 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148542 and nets=47182 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2286.2M)
Extracted 10.0003% (CPU Time= 0:00:01.4  MEM= 2353.3M)
Extracted 20.0004% (CPU Time= 0:00:01.7  MEM= 2353.3M)
Extracted 30.0003% (CPU Time= 0:00:02.1  MEM= 2353.3M)
Extracted 40.0004% (CPU Time= 0:00:02.7  MEM= 2357.3M)
Extracted 50.0003% (CPU Time= 0:00:03.8  MEM= 2357.3M)
Extracted 60.0004% (CPU Time= 0:00:04.6  MEM= 2357.3M)
Extracted 70.0003% (CPU Time= 0:00:05.0  MEM= 2357.3M)
Extracted 80.0004% (CPU Time= 0:00:05.4  MEM= 2357.3M)
Extracted 90.0003% (CPU Time= 0:00:06.1  MEM= 2357.3M)
Extracted 100% (CPU Time= 0:00:07.8  MEM= 2357.3M)
Number of Extracted Resistors     : 965901
Number of Extracted Ground Cap.   : 930461
Number of Extracted Coupling Cap. : 1626428
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2345.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.2  Real Time: 0:00:09.0  MEM: 2345.293M)
**optDesign ... cpu = 0:42:08, real = 0:42:08, mem = 2286.2M, totSessionCpu=4:59:59 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47182,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2383.38 CPU=0:00:19.8 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
*** CDM Built up (cpu=0:00:23.3  real=0:00:23.0  mem= 2383.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47182,  26.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2359.42 CPU=0:00:19.6 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:19.8  real=0:00:20.0  mem= 2359.4M) ***
*** Done Building Timing Graph (cpu=0:00:48.0 real=0:00:48.0 totSessionCpu=5:00:47 mem=2359.4M)
**optDesign ... cpu = 0:42:56, real = 0:42:56, mem = 2290.6M, totSessionCpu=5:00:47 **
*** Timing NOT met, worst failing slack is -29.274
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 227 clock nets excluded from IPO operation.
*info: 227 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -29.274 TNS Slack -6931.285 Density 99.33
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:01.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:01.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:01.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:01.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:01.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:01.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.0 real=0:00:06.0 mem=2531.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:06.5 real=0:00:07.0 mem=2531.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 313 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:07.3 real=0:00:07.0 mem=2531.0M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:43:09, real = 0:43:09, mem = 2382.0M, totSessionCpu=5:01:00 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=2382.00M, totSessionCpu=5:01:01 .
**optDesign ... cpu = 0:43:10, real = 0:43:09, mem = 2382.0M, totSessionCpu=5:01:01 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1866.53MB/1866.53MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1866.86MB/1866.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1866.91MB/1866.91MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-15 04:06:37 (2025-Mar-15 11:06:37 GMT)
2025-Mar-15 04:06:37 (2025-Mar-15 11:06:37 GMT): 10%
2025-Mar-15 04:06:37 (2025-Mar-15 11:06:37 GMT): 20%
2025-Mar-15 04:06:37 (2025-Mar-15 11:06:37 GMT): 30%
2025-Mar-15 04:06:37 (2025-Mar-15 11:06:37 GMT): 40%
2025-Mar-15 04:06:37 (2025-Mar-15 11:06:37 GMT): 50%
2025-Mar-15 04:06:37 (2025-Mar-15 11:06:37 GMT): 60%
2025-Mar-15 04:06:37 (2025-Mar-15 11:06:37 GMT): 70%
2025-Mar-15 04:06:37 (2025-Mar-15 11:06:37 GMT): 80%
2025-Mar-15 04:06:37 (2025-Mar-15 11:06:37 GMT): 90%

Finished Levelizing
2025-Mar-15 04:06:38 (2025-Mar-15 11:06:38 GMT)

Starting Activity Propagation
2025-Mar-15 04:06:38 (2025-Mar-15 11:06:38 GMT)
2025-Mar-15 04:06:38 (2025-Mar-15 11:06:38 GMT): 10%
2025-Mar-15 04:06:39 (2025-Mar-15 11:06:39 GMT): 20%

Finished Activity Propagation
2025-Mar-15 04:06:40 (2025-Mar-15 11:06:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1867.75MB/1867.75MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-15 04:06:40 (2025-Mar-15 11:06:40 GMT)
 ... Calculating switching power
2025-Mar-15 04:06:40 (2025-Mar-15 11:06:40 GMT): 10%
2025-Mar-15 04:06:40 (2025-Mar-15 11:06:40 GMT): 20%
2025-Mar-15 04:06:40 (2025-Mar-15 11:06:40 GMT): 30%
2025-Mar-15 04:06:40 (2025-Mar-15 11:06:40 GMT): 40%
2025-Mar-15 04:06:40 (2025-Mar-15 11:06:40 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-15 04:06:41 (2025-Mar-15 11:06:41 GMT): 60%
2025-Mar-15 04:06:44 (2025-Mar-15 11:06:44 GMT): 70%
2025-Mar-15 04:06:47 (2025-Mar-15 11:06:47 GMT): 80%
2025-Mar-15 04:06:47 (2025-Mar-15 11:06:47 GMT): 90%

Finished Calculating power
2025-Mar-15 04:06:48 (2025-Mar-15 11:06:48 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total)=1869.07MB/1869.07MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1869.07MB/1869.07MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:12, mem(process/total)=1869.10MB/1869.10MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-15 04:06:48 (2025-Mar-15 11:06:48 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      109.02304777 	   61.6393%
Total Switching Power:      61.33568551 	   34.6779%
Total Leakage Power:         6.51402190 	    3.6829%
Total Power:               176.87275497
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.25       3.288      0.3073       48.85       27.62
Macro                                  0      0.8717       4.848        5.72       3.234
IO                                     0           0     7.6e-07     7.6e-07   4.297e-07
Combinational                      58.79       49.08       1.325       109.2       61.74
Clock (Combinational)              4.978       8.101     0.03395       13.11       7.414
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                109       61.34       6.514       176.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9        109       61.34       6.514       176.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.978       8.101     0.03395       13.11       7.414
-----------------------------------------------------------------------------------------
Total                              4.978       8.101     0.03395       13.11       7.414
-----------------------------------------------------------------------------------------
Total leakage power = 6.51402 mW
Cell usage statistics:  
Library tcbn65gpluswc , 148539 cells ( 100.000000%) , 6.51402 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1874.98MB/1874.98MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:43:23, real = 0:43:23, mem = 2382.0M, totSessionCpu=5:01:14 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:43:25, real = 0:43:25, mem = 2382.0M, totSessionCpu=5:01:16 **
** Profile ** Start :  cpu=0:00:00.0, mem=2439.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=2439.2M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2439.2M
** Profile ** Total reports :  cpu=0:00:03.2, mem=2384.0M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2384.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.274 | -29.274 |  0.041  |
|           TNS (ns):| -6931.3 | -6931.3 |  0.000  |
|    Violating Paths:|  2624   |  2624   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -482    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.808%
       (99.326% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2384.0M
**optDesign ... cpu = 0:43:30, real = 0:43:30, mem = 2382.0M, totSessionCpu=5:01:21 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 195102 markers are saved ...
... 18999 geometry drc markers are saved ...
... 26 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:02.0 mem=2382.0M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 2321.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 35
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 *** End Verify DRC (CPU: 0:00:01.0  ELAPSED TIME: 0.00  MEM: 80.0M) ***

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2405.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 605
  Overlap     : 395
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 0.0M)


*** Memory Usage v#1 (Current mem = 2339.492M, initial mem = 149.258M) ***
