static int F_1 ( const struct V_1 * V_2 )\r\n{\r\nint V_3 = 0 ;\r\nint V_4 , V_5 ;\r\nif ( ! F_2 () )\r\nreturn 0 ;\r\nV_4 = V_2 -> V_4 ;\r\nV_5 = V_2 -> V_5 ;\r\nif ( ( V_4 == - 1 ) || ( V_5 == - 1 ) )\r\nreturn 0 ;\r\nV_3 = F_3 ( V_6 , V_4 , V_5 ) ;\r\nif ( V_3 )\r\nF_4 ( L_1 , V_4 , V_5 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic void T_1 F_5 ( void )\r\n{\r\nV_6 = F_6 ( NULL , L_2 ) ;\r\nif ( F_7 ( V_6 ) ) {\r\nF_8 ( L_3 ) ;\r\nV_6 = NULL ;\r\n} else {\r\nF_8 ( L_4 ) ;\r\n}\r\n}\r\nstatic int F_1 ( const struct V_1 * V_2 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_5 ( void ) { }\r\nstatic void F_9 ( struct V_7 * * V_8 ,\r\nconst struct V_1 * * V_1 )\r\n{\r\nif ( F_10 () ) {\r\nif ( ! V_9 ) {\r\n* V_1 = V_10 ;\r\n* V_8 = V_11 ;\r\n} else {\r\n* V_1 = V_12 ;\r\n* V_8 = V_13 ;\r\n}\r\n} else if ( F_2 () ) {\r\n* V_1 = V_14 ;\r\n* V_8 = V_15 ;\r\n} else {\r\nF_11 () ;\r\n}\r\n}\r\nstatic void F_12 ( void )\r\n{\r\nif ( ! V_16 ) {\r\nV_16 = 416000 ;\r\nF_8 ( L_5 ,\r\nV_16 ) ;\r\n} else {\r\nV_16 *= 1000 ;\r\n}\r\n}\r\nstatic void F_13 ( void )\r\n{\r\nT_2 V_17 = F_14 ( V_18 ) ;\r\nunsigned int V_19 = 0 , V_20 = 0 ;\r\nif ( V_17 & ( V_21 | V_22 ) )\r\nV_19 = F_15 ( V_17 ) ;\r\nif ( V_17 & ( V_23 | V_24 ) )\r\nV_20 = F_16 ( V_17 ) ;\r\nV_25 = 1 << ( 11 + F_17 ( V_20 , V_19 ) ) ;\r\n}\r\nstatic T_3 F_18 ( unsigned int V_26 )\r\n{\r\nT_3 V_27 = V_26 * V_28 / V_25 ;\r\nreturn ( V_27 - ( F_2 () ? 31 : 0 ) ) / 32 ;\r\n}\r\nstatic unsigned int F_19 ( unsigned int V_29 )\r\n{\r\nreturn F_20 ( 0 ) ;\r\n}\r\nstatic int F_21 ( struct V_30 * V_31 , unsigned int V_32 )\r\n{\r\nstruct V_7 * V_33 ;\r\nconst struct V_1 * V_34 ;\r\nunsigned long V_35 ;\r\nunsigned int V_36 , V_37 ;\r\nunsigned int V_38 , V_39 , V_40 , V_41 ;\r\nint V_3 = 0 ;\r\nF_9 ( & V_33 , & V_34 ) ;\r\nV_36 = V_34 [ V_32 ] . V_42 ;\r\nV_37 = V_34 [ V_32 ] . V_43 ;\r\nif ( V_44 )\r\nF_22 ( L_6 ,\r\nV_36 / 1000 , ( V_34 [ V_32 ] . V_45 ) ?\r\n( V_37 / 2000 ) : ( V_37 / 1000 ) ) ;\r\nif ( V_6 && V_36 > V_31 -> V_46 ) {\r\nV_3 = F_1 ( & V_34 [ V_32 ] ) ;\r\nif ( V_3 )\r\nreturn V_3 ;\r\n}\r\nV_39 = V_40 = F_14 ( V_47 ) ;\r\nif ( ( V_39 & V_48 ) > F_18 ( V_37 ) ) {\r\nV_39 = ( V_39 & ~ V_48 ) ;\r\nV_39 |= F_18 ( V_37 ) ;\r\n}\r\nV_40 =\r\n( V_40 & ~ V_48 ) | F_18 ( V_37 ) ;\r\nif ( V_34 [ V_32 ] . V_45 ) {\r\nV_39 |= V_49 ;\r\nV_40 |= V_49 ;\r\n} else {\r\nV_40 &= ~ V_49 ;\r\n}\r\nF_23 ( V_35 ) ;\r\nF_24 ( V_34 [ V_32 ] . V_50 , V_51 ) ;\r\nV_41 = V_34 [ V_32 ] . V_41 ;\r\nasm volatile(" \n\\r\nldr r4, [%1] /* load MDREFR */ \n\\r\nb 2f \n\\r\n.align 5 \n\\r\n1: \n\\r\nstr %3, [%1] /* preset the MDREFR */ \n\\r\nmcr p14, 0, %2, c6, c0, 0 /* set CCLKCFG[FCS] */ \n\\r\nstr %4, [%1] /* postset the MDREFR */ \n\\r\n\n\\r\nb 3f \n\\r\n2: b 1b \n\\r\n3: nop \n\\r\n"\r\n: "=&r" (unused)\r\n: "r" (MDREFR), "r" (cclkcfg),\r\n"r" (preset_mdrefr), "r" (postset_mdrefr)\r\n: "r4", "r5");\r\nF_25 ( V_35 ) ;\r\nif ( V_6 && V_36 < V_31 -> V_46 )\r\nV_3 = F_1 ( & V_34 [ V_32 ] ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_26 ( struct V_30 * V_31 )\r\n{\r\nint V_52 ;\r\nunsigned int V_26 ;\r\nstruct V_7 * V_53 ;\r\nconst struct V_1 * V_54 ;\r\nif ( F_2 () )\r\nF_12 () ;\r\nF_5 () ;\r\nF_13 () ;\r\nV_31 -> V_55 . V_56 = 1000 ;\r\nfor ( V_52 = 0 ; V_52 < V_57 ; V_52 ++ ) {\r\nV_11 [ V_52 ] . V_58 = V_10 [ V_52 ] . V_42 ;\r\nV_11 [ V_52 ] . V_59 = V_52 ;\r\n}\r\nV_11 [ V_52 ] . V_58 = V_60 ;\r\nfor ( V_52 = 0 ; V_52 < V_61 ; V_52 ++ ) {\r\nV_13 [ V_52 ] . V_58 =\r\nV_12 [ V_52 ] . V_42 ;\r\nV_13 [ V_52 ] . V_59 = V_52 ;\r\n}\r\nV_13 [ V_52 ] . V_58 = V_60 ;\r\nV_9 = ! ! V_9 ;\r\nfor ( V_52 = 0 ; V_52 < V_62 ; V_52 ++ ) {\r\nV_26 = V_14 [ V_52 ] . V_42 ;\r\nif ( V_26 > V_16 )\r\nbreak;\r\nV_15 [ V_52 ] . V_58 = V_26 ;\r\nV_15 [ V_52 ] . V_59 = V_52 ;\r\n}\r\nV_15 [ V_52 ] . V_59 = V_52 ;\r\nV_15 [ V_52 ] . V_58 = V_60 ;\r\nif ( F_10 () ) {\r\nF_9 ( & V_53 , & V_54 ) ;\r\nF_8 ( L_7 ,\r\nV_9 ? L_8 : L_9 ) ;\r\nF_27 ( V_31 , V_53 ) ;\r\n}\r\nelse if ( F_2 () ) {\r\nF_27 ( V_31 , V_15 ) ;\r\n}\r\nF_8 ( L_10 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_28 ( void )\r\n{\r\nint V_3 = - V_63 ;\r\nif ( F_10 () || F_2 () )\r\nV_3 = F_29 ( & V_64 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic void T_4 F_30 ( void )\r\n{\r\nF_31 ( & V_64 ) ;\r\n}
