<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
SensorMP_stub.twr -v 30 -l 30 SensorMP_stub_routed.ncd SensorMP_stub.pcf

</twCmdLine><twDesign>SensorMP_stub_routed.ncd</twDesign><twDesignPath>SensorMP_stub_routed.ncd</twDesignPath><twPCF>SensorMP_stub.pcf</twPCF><twPcfPath>SensorMP_stub.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg400"><twDevName>xc7z010</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;fsl_i2s_0_i2s_bck_pin_BUFGP/IBUFG&quot; PERIOD = 50 ns HIGH 50%;</twConstName><twItemCnt>691</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>363</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.748</twMinPer></twConstHead><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.626</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>4.335</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.045</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.096</twRouteDel><twTotDel>4.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.626</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>4.335</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAU2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.045</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.096</twRouteDel><twTotDel>4.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.626</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>4.335</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.045</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.096</twRouteDel><twTotDel>4.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.626</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>4.335</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.045</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.096</twRouteDel><twTotDel>4.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.649</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>4.312</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.022</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.073</twRouteDel><twTotDel>4.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.649</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>4.312</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAL1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.022</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.073</twRouteDel><twTotDel>4.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.751</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>4.210</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAU2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.045</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.971</twRouteDel><twTotDel>4.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.751</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>4.210</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.045</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.971</twRouteDel><twTotDel>4.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.751</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>4.210</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.045</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.971</twRouteDel><twTotDel>4.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.751</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>4.210</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.045</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.971</twRouteDel><twTotDel>4.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.774</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>4.187</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.022</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.948</twRouteDel><twTotDel>4.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.774</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>4.187</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAL1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.022</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.948</twRouteDel><twTotDel>4.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.850</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>4.111</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.821</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.872</twRouteDel><twTotDel>4.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.850</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>4.111</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.821</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.872</twRouteDel><twTotDel>4.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.872</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.090</twTotPathDel><twClkSkew dest = "0.815" src = "0.818">0.003</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y6.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y6.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.851</twRouteDel><twTotDel>4.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.872</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.090</twTotPathDel><twClkSkew dest = "0.815" src = "0.818">0.003</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y6.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y6.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.851</twRouteDel><twTotDel>4.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.872</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.090</twTotPathDel><twClkSkew dest = "0.815" src = "0.818">0.003</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y6.WEAU2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y6.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.851</twRouteDel><twTotDel>4.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.872</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.090</twTotPathDel><twClkSkew dest = "0.815" src = "0.818">0.003</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y6.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y6.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.851</twRouteDel><twTotDel>4.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.975</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>3.986</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.821</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.747</twRouteDel><twTotDel>3.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.975</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twTotPathDel>3.986</twTotPathDel><twClkSkew dest = "0.814" src = "0.818">0.004</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.821</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y6.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.747</twRouteDel><twTotDel>3.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.997</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>3.965</twTotPathDel><twClkSkew dest = "0.815" src = "0.818">0.003</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y6.WEAU2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y6.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.726</twRouteDel><twTotDel>3.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.997</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>3.965</twTotPathDel><twClkSkew dest = "0.815" src = "0.818">0.003</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y6.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y6.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.726</twRouteDel><twTotDel>3.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.997</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>3.965</twTotPathDel><twClkSkew dest = "0.815" src = "0.818">0.003</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y6.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y6.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.726</twRouteDel><twTotDel>3.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.997</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>3.965</twTotPathDel><twClkSkew dest = "0.815" src = "0.818">0.003</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y6.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y6.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.726</twRouteDel><twTotDel>3.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.096</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>3.866</twTotPathDel><twClkSkew dest = "0.815" src = "0.818">0.003</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y6.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y6.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.627</twRouteDel><twTotDel>3.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.096</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>3.866</twTotPathDel><twClkSkew dest = "0.815" src = "0.818">0.003</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y6.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y6.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.627</twRouteDel><twTotDel>3.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.096</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>3.866</twTotPathDel><twClkSkew dest = "0.815" src = "0.818">0.003</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y6.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y6.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.627</twRouteDel><twTotDel>3.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.096</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>3.866</twTotPathDel><twClkSkew dest = "0.815" src = "0.818">0.003</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y6.WEAL1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y6.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.627</twRouteDel><twTotDel>3.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.122</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>3.834</twTotPathDel><twClkSkew dest = "0.809" src = "0.818">0.009</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y5.WEAU2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y5.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.595</twRouteDel><twTotDel>3.834</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.122</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>3.834</twTotPathDel><twClkSkew dest = "0.809" src = "0.818">0.009</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addrgray[0]</twComp><twBEL>SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1_cepot</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y5.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y5.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.595</twRouteDel><twTotDel>3.834</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_0_i2s_bck_pin_BUFGP</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;fsl_i2s_0_i2s_bck_pin_BUFGP/IBUFG&quot; PERIOD = 50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL" locationPin="RAMB36_X1Y5.CLKARDCLKL" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU" locationPin="RAMB36_X1Y5.CLKARDCLKU" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL" locationPin="RAMB36_X2Y6.CLKARDCLKL" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU" locationPin="RAMB36_X2Y6.CLKARDCLKU" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL" locationPin="RAMB36_X2Y5.CLKARDCLKL" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU" locationPin="RAMB36_X2Y5.CLKARDCLKU" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL" locationPin="RAMB36_X1Y6.CLKARDCLKL" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU" locationPin="RAMB36_X1Y6.CLKARDCLKU" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="47.845" period="50.000" constraintValue="50.000" deviceLimit="2.155" freqLimit="464.037" physResource="fsl_i2s_0_i2s_bck_pin_BUFGP/BUFG/I0" logResource="fsl_i2s_0_i2s_bck_pin_BUFGP/BUFG/I0" locationPin="BUFGCTRL_X0Y4.I0" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP/IBUFG"/><twPinLimit anchorID="77" type="MINLOWPULSE" name="Tmpw" slack="48.040" period="50.000" constraintValue="25.000" deviceLimit="0.980" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/FSL_Rst/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/POR_SRL_I/CLK" locationPin="SLICE_X28Y21.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="78" type="MINHIGHPULSE" name="Tmpw" slack="48.040" period="50.000" constraintValue="25.000" deviceLimit="0.980" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/FSL_Rst/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/POR_SRL_I/CLK" locationPin="SLICE_X28Y21.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="79" type="MINLOWPULSE" name="Tmpw" slack="48.040" period="50.000" constraintValue="25.000" deviceLimit="0.980" physResource="SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Data[28]/CLK" logResource="SensorMP_i/fsl_i2s_0/fsl_i2s_0/Mshreg_adc_sregl_3/CLK" locationPin="SLICE_X32Y28.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="80" type="MINHIGHPULSE" name="Tmpw" slack="48.040" period="50.000" constraintValue="25.000" deviceLimit="0.980" physResource="SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Data[28]/CLK" logResource="SensorMP_i/fsl_i2s_0/fsl_i2s_0/Mshreg_adc_sregl_3/CLK" locationPin="SLICE_X32Y28.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="81" type="MINLOWPULSE" name="Tcl" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK" locationPin="SLICE_X31Y17.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="82" type="MINHIGHPULSE" name="Tch" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK" locationPin="SLICE_X31Y17.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tcp" slack="49.000" period="50.000" constraintValue="50.000" deviceLimit="1.000" freqLimit="1000.000" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK" locationPin="SLICE_X31Y17.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="84" type="MINLOWPULSE" name="Tcl" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK" locationPin="SLICE_X30Y25.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="85" type="MINHIGHPULSE" name="Tch" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK" locationPin="SLICE_X30Y25.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tcp" slack="49.000" period="50.000" constraintValue="50.000" deviceLimit="1.000" freqLimit="1000.000" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK" locationPin="SLICE_X30Y25.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="87" type="MINLOWPULSE" name="Tcl" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK" locationPin="SLICE_X30Y25.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="88" type="MINHIGHPULSE" name="Tch" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK" locationPin="SLICE_X30Y25.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tcp" slack="49.000" period="50.000" constraintValue="50.000" deviceLimit="1.000" freqLimit="1000.000" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK" locationPin="SLICE_X30Y25.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="90" type="MINLOWPULSE" name="Tcl" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK" locationPin="SLICE_X30Y25.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="91" type="MINHIGHPULSE" name="Tch" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK" locationPin="SLICE_X30Y25.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="49.000" period="50.000" constraintValue="50.000" deviceLimit="1.000" freqLimit="1000.000" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK" locationPin="SLICE_X30Y25.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="93" type="MINLOWPULSE" name="Tcl" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK" locationPin="SLICE_X30Y26.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Tch" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK" locationPin="SLICE_X30Y26.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="49.000" period="50.000" constraintValue="50.000" deviceLimit="1.000" freqLimit="1000.000" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK" locationPin="SLICE_X30Y26.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="96" type="MINLOWPULSE" name="Tcl" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK" locationPin="SLICE_X30Y26.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="97" type="MINHIGHPULSE" name="Tch" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK" locationPin="SLICE_X30Y26.CLK" clockNet="fsl_i2s_0_i2s_bck_pin_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="98" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;fsl_i2s_1_i2s_bck_pin_BUFGP/IBUFG&quot; PERIOD = 50 ns HIGH 50%;</twConstName><twItemCnt>691</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>363</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.038</twMinPer></twConstHead><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.481</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.470</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.231</twRouteDel><twTotDel>4.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.481</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.470</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAU2</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.231</twRouteDel><twTotDel>4.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.481</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.470</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.231</twRouteDel><twTotDel>4.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.481</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.470</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.231</twRouteDel><twTotDel>4.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.504</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.447</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.208</twRouteDel><twTotDel>4.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.504</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.447</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAL1</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.208</twRouteDel><twTotDel>4.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.652</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>4.329</twTotPathDel><twClkSkew dest = "0.198" src = "0.182">-0.016</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.090</twRouteDel><twTotDel>4.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.652</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>4.329</twTotPathDel><twClkSkew dest = "0.198" src = "0.182">-0.016</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.090</twRouteDel><twTotDel>4.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.652</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>4.329</twTotPathDel><twClkSkew dest = "0.198" src = "0.182">-0.016</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.090</twRouteDel><twTotDel>4.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.652</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>4.329</twTotPathDel><twClkSkew dest = "0.198" src = "0.182">-0.016</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.WEAU2</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.090</twRouteDel><twTotDel>4.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.675</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>4.306</twTotPathDel><twClkSkew dest = "0.198" src = "0.182">-0.016</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.067</twRouteDel><twTotDel>4.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.675</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>4.306</twTotPathDel><twClkSkew dest = "0.198" src = "0.182">-0.016</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.WEAL1</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.067</twRouteDel><twTotDel>4.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.702</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.249</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.010</twRouteDel><twTotDel>4.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.702</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.249</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAU2</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.010</twRouteDel><twTotDel>4.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.702</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.249</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.010</twRouteDel><twTotDel>4.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.702</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.249</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.010</twRouteDel><twTotDel>4.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.705</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.246</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.007</twRouteDel><twTotDel>4.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.705</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.246</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>3.007</twRouteDel><twTotDel>4.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.725</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.226</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.987</twRouteDel><twTotDel>4.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.725</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.226</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAL1</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.987</twRouteDel><twTotDel>4.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.873</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>4.108</twTotPathDel><twClkSkew dest = "0.198" src = "0.182">-0.016</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.869</twRouteDel><twTotDel>4.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.873</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>4.108</twTotPathDel><twClkSkew dest = "0.198" src = "0.182">-0.016</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.869</twRouteDel><twTotDel>4.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.873</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>4.108</twTotPathDel><twClkSkew dest = "0.198" src = "0.182">-0.016</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.WEAU2</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.869</twRouteDel><twTotDel>4.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.873</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>4.108</twTotPathDel><twClkSkew dest = "0.198" src = "0.182">-0.016</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.869</twRouteDel><twTotDel>4.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.876</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>4.105</twTotPathDel><twClkSkew dest = "0.198" src = "0.182">-0.016</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.866</twRouteDel><twTotDel>4.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.876</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>4.105</twTotPathDel><twClkSkew dest = "0.198" src = "0.182">-0.016</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.866</twRouteDel><twTotDel>4.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.896</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>4.085</twTotPathDel><twClkSkew dest = "0.198" src = "0.182">-0.016</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.WEAL1</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.846</twRouteDel><twTotDel>4.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.896</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>4.085</twTotPathDel><twClkSkew dest = "0.198" src = "0.182">-0.016</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.846</twRouteDel><twTotDel>4.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.926</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.025</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.786</twRouteDel><twTotDel>4.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.926</twSlack><twSrc BELType="FF">SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twTotPathDel>4.025</twTotPathDel><twClkSkew dest = "0.811" src = "0.825">0.014</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[0]</twComp><twBEL>SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y3.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.786</twRouteDel><twTotDel>4.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">fsl_i2s_1_i2s_bck_pin_BUFGP</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="159"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;fsl_i2s_1_i2s_bck_pin_BUFGP/IBUFG&quot; PERIOD = 50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="160" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL" locationPin="RAMB36_X2Y4.CLKARDCLKL" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="161" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU" locationPin="RAMB36_X2Y4.CLKARDCLKU" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="162" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL" locationPin="RAMB36_X1Y3.CLKARDCLKL" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="163" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU" locationPin="RAMB36_X1Y3.CLKARDCLKU" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="164" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL" locationPin="RAMB36_X2Y3.CLKARDCLKL" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="165" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU" locationPin="RAMB36_X2Y3.CLKARDCLKU" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="166" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL" locationPin="RAMB36_X2Y2.CLKARDCLKL" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="167" type="MINPERIOD" name="Trper_CLKA" slack="47.424" period="50.000" constraintValue="50.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU" locationPin="RAMB36_X2Y2.CLKARDCLKU" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="168" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="47.845" period="50.000" constraintValue="50.000" deviceLimit="2.155" freqLimit="464.037" physResource="fsl_i2s_1_i2s_bck_pin_BUFGP/BUFG/I0" logResource="fsl_i2s_1_i2s_bck_pin_BUFGP/BUFG/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP/IBUFG"/><twPinLimit anchorID="169" type="MINLOWPULSE" name="Tmpw" slack="48.040" period="50.000" constraintValue="25.000" deviceLimit="0.980" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/FSL_Rst/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/POR_SRL_I/CLK" locationPin="SLICE_X28Y18.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="170" type="MINHIGHPULSE" name="Tmpw" slack="48.040" period="50.000" constraintValue="25.000" deviceLimit="0.980" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/FSL_Rst/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/POR_SRL_I/CLK" locationPin="SLICE_X28Y18.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="171" type="MINLOWPULSE" name="Tmpw" slack="48.040" period="50.000" constraintValue="25.000" deviceLimit="0.980" physResource="SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Data[28]/CLK" logResource="SensorMP_i/fsl_i2s_1/fsl_i2s_1/Mshreg_adc_sregl_3/CLK" locationPin="SLICE_X34Y23.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="172" type="MINHIGHPULSE" name="Tmpw" slack="48.040" period="50.000" constraintValue="25.000" deviceLimit="0.980" physResource="SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Data[28]/CLK" logResource="SensorMP_i/fsl_i2s_1/fsl_i2s_1/Mshreg_adc_sregl_3/CLK" locationPin="SLICE_X34Y23.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="173" type="MINLOWPULSE" name="Tcl" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK" locationPin="SLICE_X31Y8.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="174" type="MINHIGHPULSE" name="Tch" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK" locationPin="SLICE_X31Y8.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="175" type="MINPERIOD" name="Tcp" slack="49.000" period="50.000" constraintValue="50.000" deviceLimit="1.000" freqLimit="1000.000" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK" locationPin="SLICE_X31Y8.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="176" type="MINLOWPULSE" name="Tcl" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK" locationPin="SLICE_X32Y12.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="177" type="MINHIGHPULSE" name="Tch" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK" locationPin="SLICE_X32Y12.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="178" type="MINPERIOD" name="Tcp" slack="49.000" period="50.000" constraintValue="50.000" deviceLimit="1.000" freqLimit="1000.000" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK" locationPin="SLICE_X32Y12.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="179" type="MINLOWPULSE" name="Tcl" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK" locationPin="SLICE_X32Y12.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="180" type="MINHIGHPULSE" name="Tch" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK" locationPin="SLICE_X32Y12.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="181" type="MINPERIOD" name="Tcp" slack="49.000" period="50.000" constraintValue="50.000" deviceLimit="1.000" freqLimit="1000.000" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK" locationPin="SLICE_X32Y12.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="182" type="MINLOWPULSE" name="Tcl" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK" locationPin="SLICE_X32Y12.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="183" type="MINHIGHPULSE" name="Tch" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK" locationPin="SLICE_X32Y12.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="184" type="MINPERIOD" name="Tcp" slack="49.000" period="50.000" constraintValue="50.000" deviceLimit="1.000" freqLimit="1000.000" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK" locationPin="SLICE_X32Y12.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="185" type="MINLOWPULSE" name="Tcl" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK" locationPin="SLICE_X32Y13.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="186" type="MINHIGHPULSE" name="Tch" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK" locationPin="SLICE_X32Y13.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="187" type="MINPERIOD" name="Tcp" slack="49.000" period="50.000" constraintValue="50.000" deviceLimit="1.000" freqLimit="1000.000" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK" locationPin="SLICE_X32Y13.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="188" type="MINLOWPULSE" name="Tcl" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK" locationPin="SLICE_X32Y13.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/><twPinLimit anchorID="189" type="MINHIGHPULSE" name="Tch" slack="49.000" period="50.000" constraintValue="25.000" deviceLimit="0.500" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK" locationPin="SLICE_X32Y13.CLK" clockNet="fsl_i2s_1_i2s_bck_pin_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="190" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="191"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="192" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="SensorMP_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="193" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="SensorMP_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="194" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="6.751" period="8.000" constraintValue="8.000" deviceLimit="1.249" freqLimit="800.641" physResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" logResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" locationPin="MMCME2_ADV_X0Y0.CLKOUT0" clockNet="SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0"/><twPinLimit anchorID="195" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="8.751" period="10.000" constraintValue="10.000" deviceLimit="1.249" freqLimit="800.641" physResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="SensorMP_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="196" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="8.751" period="10.000" constraintValue="10.000" deviceLimit="1.249" freqLimit="800.641" physResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" logResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" locationPin="MMCME2_ADV_X0Y0.CLKFBOUT" clockNet="SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT"/><twPinLimit anchorID="197" type="MAXPERIOD" name="Tmmcmper_CLKIN(Finmin)" slack="90.000" period="10.000" constraintValue="10.000" deviceLimit="100.000" freqLimit="10.000" physResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="SensorMP_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="198" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="203.360" period="10.000" constraintValue="10.000" deviceLimit="213.360" freqLimit="4.687" physResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" logResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" locationPin="MMCME2_ADV_X0Y0.CLKFBOUT" clockNet="SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT"/><twPinLimit anchorID="199" type="MAXPERIOD" name="Tmmcmper_CLKOUT(Foutmin)" slack="205.360" period="8.000" constraintValue="8.000" deviceLimit="213.360" freqLimit="4.687" physResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" logResource="SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" locationPin="MMCME2_ADV_X0Y0.CLKOUT0" clockNet="SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0"/></twPinLimitRpt></twConst><twConst anchorID="200" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_microblaze_0_axi_periph_reset_resync_path&quot; TIG;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="201"><twUnconstPath anchorID="202" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.259</twTotDel><twSrc BELType="FF">SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>2.630</twDel><twSUTime>0.405</twSUTime><twTotPathDel>3.035</twTotPathDel><twClkSkew dest = "1.364" src = "1.517">0.153</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X23Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN</twComp><twBEL>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y1.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y1.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>2.050</twRouteDel><twTotDel>3.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="203"><twUnconstPath anchorID="204" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.259</twTotDel><twSrc BELType="FF">SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>2.630</twDel><twSUTime>0.405</twSUTime><twTotPathDel>3.035</twTotPathDel><twClkSkew dest = "1.364" src = "1.517">0.153</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X23Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN</twComp><twBEL>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y1.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y1.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>2.050</twRouteDel><twTotDel>3.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="205"><twUnconstPath anchorID="206" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.259</twTotDel><twSrc BELType="FF">SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twDel>2.630</twDel><twSUTime>0.405</twSUTime><twTotPathDel>3.035</twTotPathDel><twClkSkew dest = "1.364" src = "1.517">0.153</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X23Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN</twComp><twBEL>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y1.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y1.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>2.050</twRouteDel><twTotDel>3.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="207"><twUnconstPath anchorID="208" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.110</twTotDel><twSrc BELType="FF">SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.981</twDel><twSUTime>0.058</twSUTime><twTotPathDel>1.039</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X14Y1.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y1.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y1.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>0.525</twRouteDel><twTotDel>1.039</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="209"><twUnconstPath anchorID="210" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.065</twTotDel><twSrc BELType="FF">SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.933</twDel><twSUTime>0.061</twSUTime><twTotPathDel>0.994</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X14Y1.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y1.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y1.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.477</twRouteDel><twTotDel>0.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="211" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_microblaze_0_axi_ipc_reset_resync_path&quot; TIG;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="212"><twUnconstPath anchorID="213" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.405</twTotDel><twSrc BELType="FF">SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>1.775</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.180</twTotPathDel><twClkSkew dest = "1.363" src = "1.517">0.154</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X23Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN</twComp><twBEL>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y1.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y1.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y1.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>1.195</twRouteDel><twTotDel>2.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="214"><twUnconstPath anchorID="215" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.405</twTotDel><twSrc BELType="FF">SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>1.775</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.180</twTotPathDel><twClkSkew dest = "1.363" src = "1.517">0.154</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X23Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN</twComp><twBEL>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y1.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y1.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y1.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>1.195</twRouteDel><twTotDel>2.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="216"><twUnconstPath anchorID="217" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.405</twTotDel><twSrc BELType="FF">SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twDel>1.775</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.180</twTotPathDel><twClkSkew dest = "1.363" src = "1.517">0.154</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X23Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN</twComp><twBEL>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y1.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y1.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y1.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>1.195</twRouteDel><twTotDel>2.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="218"><twUnconstPath anchorID="219" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.084</twTotDel><twSrc BELType="FF">SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.932</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X19Y1.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y1.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y1.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.476</twRouteDel><twTotDel>1.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="220"><twUnconstPath anchorID="221" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.063</twTotDel><twSrc BELType="FF">SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.931</twDel><twSUTime>0.061</twSUTime><twTotPathDel>0.992</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X19Y1.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y1.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y1.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.475</twRouteDel><twTotDel>0.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="222" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_Reset_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="223"><twUnconstPath anchorID="224" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.832</twTotDel><twSrc BELType="FF">SensorMP_i/debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>1.750</twDel><twSUTime>0.047</twSUTime><twTotPathDel>1.797</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">SensorMP_i/debug_module_0_MBDEBUG_0_Dbg_Update</twSrcClk><twPathDel><twSite>SLICE_X20Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SensorMP_i/debug_module_0_MBDEBUG_0_Debug_Rst</twComp><twBEL>SensorMP_i/debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>SensorMP_i/debug_module_0_MBDEBUG_0_Debug_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.565</twLogDel><twRouteDel>1.232</twRouteDel><twTotDel>1.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="225"><twUnconstPath anchorID="226" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.761</twTotDel><twSrc BELType="FF">SensorMP_i/microblaze_0_reset/microblaze_0_reset/MB_Reset</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>1.579</twDel><twSUTime>0.047</twSUTime><twTotPathDel>1.626</twTotPathDel><twClkSkew dest = "0.760" src = "0.824">0.064</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0_reset/microblaze_0_reset/MB_Reset</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X24Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SensorMP_i/microblaze_0_MB_Reset</twComp><twBEL>SensorMP_i/microblaze_0_reset/microblaze_0_reset/MB_Reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>SensorMP_i/microblaze_0_MB_Reset</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.565</twLogDel><twRouteDel>1.061</twRouteDel><twTotDel>1.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="227"><twUnconstPath anchorID="228" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.392</twTotDel><twSrc BELType="FF">SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>1.213</twDel><twSUTime>0.047</twSUTime><twTotPathDel>1.260</twTotPathDel><twClkSkew dest = "0.760" src = "0.821">0.061</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y27.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>SensorMP_i/lmb_v10_1_LMB_Rst</twComp><twBEL>SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>SensorMP_i/lmb_v10_1_LMB_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>1.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="229" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_lmb_v10_0_POR_FF_I_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="230"><twUnconstPath anchorID="231" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.949</twTotDel><twSrc BELType="FF">SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">SensorMP_i/lmb_v10_0/lmb_v10_0/POR_FF_I</twDest><twDel>2.306</twDel><twSUTime>0.524</twSUTime><twTotPathDel>2.830</twTotPathDel><twClkSkew dest = "0.778" src = "0.826">0.048</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>SensorMP_i/lmb_v10_0/lmb_v10_0/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0_reset_Bus_Struct_Reset</twComp><twBEL>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>SensorMP_i/microblaze_0_reset_Bus_Struct_Reset</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y43.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SensorMP_i/lmb_v10_0_LMB_Rst</twComp><twBEL>SensorMP_i/lmb_v10_0/lmb_v10_0/POR_FF_I</twBEL></twPathDel><twLogDel>0.980</twLogDel><twRouteDel>1.850</twRouteDel><twTotDel>2.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="232" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_lmb_v10_1_POR_FF_I_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="233"><twUnconstPath anchorID="234" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.427</twTotDel><twSrc BELType="FF">SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I</twDest><twDel>1.770</twDel><twSUTime>0.524</twSUTime><twTotPathDel>2.294</twTotPathDel><twClkSkew dest = "0.764" src = "0.826">0.062</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0_reset_Bus_Struct_Reset</twComp><twBEL>SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>SensorMP_i/microblaze_0_reset_Bus_Struct_Reset</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SensorMP_i/lmb_v10_1_LMB_Rst</twComp><twBEL>SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I</twBEL></twPathDel><twLogDel>0.980</twLogDel><twRouteDel>1.314</twRouteDel><twTotDel>2.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="235" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_0_CLKOUT0 = PERIOD TIMEGRP &quot;tnm_clk_125MHz&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.944</twMinPer></twConstHead><twPinLimitRpt anchorID="236"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_0_CLKOUT0 = PERIOD TIMEGRP &quot;tnm_clk_125MHz&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="237" type="MINPERIOD" name="Trper_CLKA" slack="5.056" period="8.000" constraintValue="8.000" deviceLimit="2.944" freqLimit="339.674" physResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL" logResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL" locationPin="RAMB36_X0Y11.CLKARDCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="238" type="MINPERIOD" name="Trper_CLKA" slack="5.056" period="8.000" constraintValue="8.000" deviceLimit="2.944" freqLimit="339.674" physResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU" logResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU" locationPin="RAMB36_X0Y11.CLKARDCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="239" type="MINPERIOD" name="Trper_CLKB" slack="5.056" period="8.000" constraintValue="8.000" deviceLimit="2.944" freqLimit="339.674" physResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL" logResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL" locationPin="RAMB36_X0Y11.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="240" type="MINPERIOD" name="Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE)" slack="5.056" period="8.000" constraintValue="8.000" deviceLimit="2.944" freqLimit="339.674" physResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU" logResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU" locationPin="RAMB36_X0Y11.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="241" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X1Y12.CLKARDCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="242" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X1Y12.CLKARDCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="243" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X1Y12.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="244" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X1Y12.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="245" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X2Y11.CLKARDCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="246" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X2Y11.CLKARDCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="247" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X2Y11.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="248" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X2Y11.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="249" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL" locationPin="RAMB36_X1Y10.CLKARDCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="250" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU" locationPin="RAMB36_X1Y10.CLKARDCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="251" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL" locationPin="RAMB36_X1Y10.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="252" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU" locationPin="RAMB36_X1Y10.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="253" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL" locationPin="RAMB36_X1Y11.CLKARDCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="254" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU" locationPin="RAMB36_X1Y11.CLKARDCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="255" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL" locationPin="RAMB36_X1Y11.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="256" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU" locationPin="RAMB36_X1Y11.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="257" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL" locationPin="RAMB36_X2Y4.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="258" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU" locationPin="RAMB36_X2Y4.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="259" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL" locationPin="RAMB36_X1Y5.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="260" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU" locationPin="RAMB36_X1Y5.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="261" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL" locationPin="RAMB36_X1Y3.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="262" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU" locationPin="RAMB36_X1Y3.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="263" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL" locationPin="RAMB36_X2Y6.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="264" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU" locationPin="RAMB36_X2Y6.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="265" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKL" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKL" locationPin="RAMB36_X2Y3.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="266" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKU" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKU" locationPin="RAMB36_X2Y3.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/></twPinLimitRpt></twConst><twConst anchorID="267" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD         TIMEGRP         &quot;SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0&quot;         TS_clk_fpga_0 * 1.25 HIGH 50%;</twConstName><twItemCnt>524614</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>17958</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.985</twMinPer></twConstHead><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30</twDest><twTotPathDel>7.750</twTotPathDel><twClkSkew dest = "1.498" src = "1.662">0.164</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X35Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X35Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[8]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y50.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.byte2</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].Compare_All_Bits.sel_I1</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.byte_equal[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res26</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[31]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3[31]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3241</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30</twBEL></twPathDel><twLogDel>1.912</twLogDel><twRouteDel>5.838</twRouteDel><twTotDel>7.750</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_3</twDest><twTotPathDel>7.688</twTotPathDel><twClkSkew dest = "1.481" src = "1.668">0.187</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X24Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump31</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_freeze_nohalt</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/bram_cntlr_instruction/bram_cntlr_instruction/lmb_as</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg[27]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[6]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_3</twBEL></twPathDel><twLogDel>2.361</twLogDel><twRouteDel>5.327</twRouteDel><twTotDel>7.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_6</twDest><twTotPathDel>7.688</twTotPathDel><twClkSkew dest = "1.481" src = "1.668">0.187</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X24Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump31</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_freeze_nohalt</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/bram_cntlr_instruction/bram_cntlr_instruction/lmb_as</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg[27]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[6]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_6</twBEL></twPathDel><twLogDel>2.361</twLogDel><twRouteDel>5.327</twRouteDel><twTotDel>7.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_4</twDest><twTotPathDel>7.688</twTotPathDel><twClkSkew dest = "1.481" src = "1.668">0.187</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X24Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump31</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_freeze_nohalt</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/bram_cntlr_instruction/bram_cntlr_instruction/lmb_as</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg[27]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[6]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_4</twBEL></twPathDel><twLogDel>2.361</twLogDel><twRouteDel>5.327</twRouteDel><twTotDel>7.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_2</twDest><twTotPathDel>7.688</twTotPathDel><twClkSkew dest = "1.481" src = "1.668">0.187</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X24Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump31</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_freeze_nohalt</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/bram_cntlr_instruction/bram_cntlr_instruction/lmb_as</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg[27]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[6]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_2</twBEL></twPathDel><twLogDel>2.361</twLogDel><twRouteDel>5.327</twRouteDel><twTotDel>7.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_5</twDest><twTotPathDel>7.688</twTotPathDel><twClkSkew dest = "1.481" src = "1.668">0.187</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X24Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump31</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_freeze_nohalt</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/bram_cntlr_instruction/bram_cntlr_instruction/lmb_as</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg[27]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[6]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_5</twBEL></twPathDel><twLogDel>2.361</twLogDel><twRouteDel>5.327</twRouteDel><twTotDel>7.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_1</twDest><twTotPathDel>7.688</twTotPathDel><twClkSkew dest = "1.481" src = "1.668">0.187</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X24Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump31</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y56.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_freeze_nohalt</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/bram_cntlr_instruction/bram_cntlr_instruction/lmb_as</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg[27]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[6]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_1</twBEL></twPathDel><twLogDel>2.361</twLogDel><twRouteDel>5.327</twRouteDel><twTotDel>7.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.068</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_11</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30</twDest><twTotPathDel>7.616</twTotPathDel><twClkSkew dest = "1.498" src = "1.743">0.245</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_11</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X41Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X41Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[11]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y50.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y50.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.byte2</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[1].Compare_All_Bits.sel_I1</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.byte_equal[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res26</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[31]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3[31]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3241</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30</twBEL></twPathDel><twLogDel>2.168</twLogDel><twRouteDel>5.448</twRouteDel><twTotDel>7.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>7.727</twTotPathDel><twClkSkew dest = "1.530" src = "1.662">0.132</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y50.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y9.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[2]</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.ADDRBWRADDRU3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[0]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.532</twLogDel><twRouteDel>6.195</twRouteDel><twTotDel>7.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>7.727</twTotPathDel><twClkSkew dest = "1.530" src = "1.662">0.132</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y50.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y9.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[2]</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.ADDRBWRADDRL3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[0]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.532</twLogDel><twRouteDel>6.195</twRouteDel><twTotDel>7.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="OTHER">SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst</twDest><twTotPathDel>7.553</twTotPathDel><twClkSkew dest = "1.538" src = "1.843">0.305</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP1WREADY</twSite><twDelType>Tpsscko_SAXIHP1WREADY</twDelType><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1</twBEL><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[26]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[3]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;3&gt;11</twBEL><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst</twBEL></twPathDel><twLogDel>2.334</twLogDel><twRouteDel>5.219</twRouteDel><twTotDel>7.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="290"><twConstPath anchorID="291" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30</twDest><twTotPathDel>7.613</twTotPathDel><twClkSkew dest = "1.498" src = "1.743">0.245</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X40Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X40Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[9]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y50.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.byte2</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].Compare_All_Bits.sel_I1</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.byte_equal[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res26</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[31]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3[31]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3241</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30</twBEL></twPathDel><twLogDel>1.912</twLogDel><twRouteDel>5.701</twRouteDel><twTotDel>7.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="292"><twConstPath anchorID="293" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="OTHER">SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst</twDest><twTotPathDel>7.553</twTotPathDel><twClkSkew dest = "1.538" src = "1.843">0.305</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP1WREADY</twSite><twDelType>Tpsscko_SAXIHP1WREADY</twDelType><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1</twBEL><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[26]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[7]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;6&gt;11</twBEL><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst</twBEL></twPathDel><twLogDel>2.335</twLogDel><twRouteDel>5.218</twRouteDel><twTotDel>7.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="294"><twConstPath anchorID="295" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="OTHER">SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst</twDest><twTotPathDel>7.553</twTotPathDel><twClkSkew dest = "1.538" src = "1.843">0.305</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP1WREADY</twSite><twDelType>Tpsscko_SAXIHP1WREADY</twDelType><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1</twBEL><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[26]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[7]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;7&gt;11</twBEL><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst</twBEL></twPathDel><twLogDel>2.334</twLogDel><twRouteDel>5.219</twRouteDel><twTotDel>7.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="296"><twConstPath anchorID="297" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.075</twSlack><twSrc BELType="OTHER">SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst</twDest><twTotPathDel>7.549</twTotPathDel><twClkSkew dest = "1.538" src = "1.843">0.305</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP1WREADY</twSite><twDelType>Tpsscko_SAXIHP1WREADY</twDelType><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1</twBEL><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[26]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[3]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;2&gt;11</twBEL><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst</twBEL></twPathDel><twLogDel>2.335</twLogDel><twRouteDel>5.214</twRouteDel><twTotDel>7.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="298"><twConstPath anchorID="299" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.082</twSlack><twSrc BELType="OTHER">SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst</twDest><twTotPathDel>7.532</twTotPathDel><twClkSkew dest = "1.528" src = "1.843">0.315</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP1WREADY</twSite><twDelType>Tpsscko_SAXIHP1WREADY</twDelType><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y66.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wrap_qualifier[3]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_qualifier&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_qualifier&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc_M_WDATA[38]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_qualifier&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_qualifier[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc_M_WDATA[42]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].LUT6_data_inst</twBEL><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst</twBEL></twPathDel><twLogDel>1.897</twLogDel><twRouteDel>5.635</twRouteDel><twTotDel>7.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="300"><twConstPath anchorID="301" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="OTHER">SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst</twDest><twTotPathDel>7.541</twTotPathDel><twClkSkew dest = "1.538" src = "1.843">0.305</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP1WREADY</twSite><twDelType>Tpsscko_SAXIHP1WREADY</twDelType><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1</twBEL><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[26]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[7]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;4&gt;11</twBEL><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst</twBEL></twPathDel><twLogDel>2.337</twLogDel><twRouteDel>5.204</twRouteDel><twTotDel>7.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="302"><twConstPath anchorID="303" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.098</twSlack><twSrc BELType="OTHER">SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst</twDest><twTotPathDel>7.517</twTotPathDel><twClkSkew dest = "1.529" src = "1.843">0.314</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP1WREADY</twSite><twDelType>Tpsscko_SAXIHP1WREADY</twDelType><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1</twBEL><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[26]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[42]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;42&gt;11</twBEL><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst</twBEL></twPathDel><twLogDel>2.334</twLogDel><twRouteDel>5.183</twRouteDel><twTotDel>7.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="304"><twConstPath anchorID="305" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.102</twSlack><twSrc BELType="OTHER">SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst</twDest><twTotPathDel>7.513</twTotPathDel><twClkSkew dest = "1.529" src = "1.843">0.314</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP1WREADY</twSite><twDelType>Tpsscko_SAXIHP1WREADY</twDelType><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>SensorMP_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc_M_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/_n16071</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1</twBEL><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[26]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y70.C1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[42]</twComp><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;41&gt;11</twBEL><twBEL>SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst</twBEL></twPathDel><twLogDel>2.335</twLogDel><twRouteDel>5.178</twRouteDel><twTotDel>7.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="306"><twConstPath anchorID="307" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>7.684</twTotPathDel><twClkSkew dest = "1.530" src = "1.662">0.132</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y50.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.799</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[9]</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.ADDRBWRADDRU7</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[4]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.532</twLogDel><twRouteDel>6.152</twRouteDel><twTotDel>7.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="308"><twConstPath anchorID="309" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13</twDest><twTotPathDel>7.599</twTotPathDel><twClkSkew dest = "1.490" src = "1.707">0.217</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X2Y3.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y3.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.937</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Data[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result[15]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FIFO_Data51</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[13]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.689</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[13]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op210</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13</twBEL></twPathDel><twLogDel>2.747</twLogDel><twRouteDel>4.852</twRouteDel><twTotDel>7.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="310"><twConstPath anchorID="311" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13</twDest><twTotPathDel>7.599</twTotPathDel><twClkSkew dest = "1.490" src = "1.707">0.217</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X2Y3.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y3.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.937</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Data[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result[15]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FIFO_Data51</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[13]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.689</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[13]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op210</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13</twBEL></twPathDel><twLogDel>2.747</twLogDel><twRouteDel>4.852</twRouteDel><twTotDel>7.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="312"><twConstPath anchorID="313" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>7.684</twTotPathDel><twClkSkew dest = "1.530" src = "1.662">0.132</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y50.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.799</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[9]</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.ADDRBWRADDRL7</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[4]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.532</twLogDel><twRouteDel>6.152</twRouteDel><twTotDel>7.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="314"><twConstPath anchorID="315" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.119</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>7.678</twTotPathDel><twClkSkew dest = "1.530" src = "1.662">0.132</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y50.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y10.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_nextgray[11]</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next101</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.ADDRBWRADDRU10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[7]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.532</twLogDel><twRouteDel>6.146</twRouteDel><twTotDel>7.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="316"><twConstPath anchorID="317" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.119</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>7.678</twTotPathDel><twClkSkew dest = "1.530" src = "1.662">0.132</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y50.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y10.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_nextgray[11]</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next101</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.ADDRBWRADDRL10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[7]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.532</twLogDel><twRouteDel>6.146</twRouteDel><twTotDel>7.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="318"><twConstPath anchorID="319" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.130</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21</twSrc><twDest BELType="RAM">SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2</twDest><twTotPathDel>7.578</twTotPathDel><twClkSkew dest = "1.530" src = "1.751">0.221</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21</twSrc><twDest BELType='RAM'>SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X36Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.922</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y51.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph_S_ARADDR[12]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y52.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph_S_ARADDR[16]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.648</twDelInfo><twComp>SensorMP_i/bram_cntlr_data_portb_BRAM_Addr[18]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y65.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[0]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc101</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y10.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[18]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y10.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2</twComp><twBEL>SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2</twBEL></twPathDel><twLogDel>2.494</twLogDel><twRouteDel>5.084</twRouteDel><twTotDel>7.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="320"><twConstPath anchorID="321" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.132</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21</twSrc><twDest BELType="RAM">SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2</twDest><twTotPathDel>7.576</twTotPathDel><twClkSkew dest = "1.530" src = "1.751">0.221</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21</twSrc><twDest BELType='RAM'>SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X36Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.922</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y51.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph_S_ARADDR[12]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y52.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>SensorMP_i/microblaze_0_axi_periph_S_ARADDR[16]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.648</twDelInfo><twComp>SensorMP_i/bram_cntlr_data_portb_BRAM_Addr[18]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y65.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[0]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc101</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y10.ADDRARDADDRU14</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.512</twDelInfo><twComp>SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[18]</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y10.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2</twComp><twBEL>SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2</twBEL></twPathDel><twLogDel>2.494</twLogDel><twRouteDel>5.082</twRouteDel><twTotDel>7.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="322"><twConstPath anchorID="323" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.137</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8</twSrc><twDest BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30</twDest><twTotPathDel>7.628</twTotPathDel><twClkSkew dest = "1.498" src = "1.662">0.164</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8</twSrc><twDest BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X35Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X35Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[8]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y50.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.byte2</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].Compare_All_Bits.sel_I1</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.byte_equal[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res26</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[31]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y43.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[30]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp241</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[30].MUXF7_I1</twBEL><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30</twBEL></twPathDel><twLogDel>2.119</twLogDel><twRouteDel>5.509</twRouteDel><twTotDel>7.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="324"><twConstPath anchorID="325" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.159</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>7.638</twTotPathDel><twClkSkew dest = "1.530" src = "1.662">0.132</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y50.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y8.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_nextgray[6]</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next61</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.ADDRBWRADDRL6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[3]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.532</twLogDel><twRouteDel>6.106</twRouteDel><twTotDel>7.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="326"><twConstPath anchorID="327" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.159</twSlack><twSrc BELType="FF">SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType="RAM">SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twTotPathDel>7.638</twTotPathDel><twClkSkew dest = "1.530" src = "1.662">0.132</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twSrc><twDest BELType='RAM'>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y50.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Will_Break</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/FSL_Get_Inhibit1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Inhibit</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addrgray[0]</twComp><twBEL>SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Mmux_FSL_S_Read_I&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y8.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0_FSL_S_Read</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_nextgray[6]</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mmux_read_addr_next61</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.ADDRBWRADDRU6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/read_addr_next[3]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twComp><twBEL>SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1</twBEL></twPathDel><twLogDel>1.532</twLogDel><twRouteDel>6.106</twRouteDel><twTotDel>7.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SensorMP_i/bram_cntlr_data_portb_BRAM_Clk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="328"><twPinLimitBanner>Component Switching Limit Checks: TS_SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD
        TIMEGRP
        &quot;SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0&quot;
        TS_clk_fpga_0 * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="329" type="MINPERIOD" name="Trper_CLKA" slack="5.056" period="8.000" constraintValue="8.000" deviceLimit="2.944" freqLimit="339.674" physResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL" logResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL" locationPin="RAMB36_X0Y11.CLKARDCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="330" type="MINPERIOD" name="Trper_CLKA" slack="5.056" period="8.000" constraintValue="8.000" deviceLimit="2.944" freqLimit="339.674" physResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU" logResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU" locationPin="RAMB36_X0Y11.CLKARDCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="331" type="MINPERIOD" name="Trper_CLKB" slack="5.056" period="8.000" constraintValue="8.000" deviceLimit="2.944" freqLimit="339.674" physResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL" logResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL" locationPin="RAMB36_X0Y11.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="332" type="MINPERIOD" name="Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE)" slack="5.056" period="8.000" constraintValue="8.000" deviceLimit="2.944" freqLimit="339.674" physResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU" logResource="SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU" locationPin="RAMB36_X0Y11.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="333" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X1Y12.CLKARDCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="334" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X1Y12.CLKARDCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="335" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X1Y12.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="336" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X1Y12.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="337" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X2Y11.CLKARDCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="338" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X2Y11.CLKARDCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="339" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X2Y11.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="340" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X2Y11.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="341" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL" locationPin="RAMB36_X1Y10.CLKARDCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="342" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU" locationPin="RAMB36_X1Y10.CLKARDCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="343" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL" locationPin="RAMB36_X1Y10.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="344" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU" locationPin="RAMB36_X1Y10.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="345" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL" locationPin="RAMB36_X1Y11.CLKARDCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="346" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU" locationPin="RAMB36_X1Y11.CLKARDCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="347" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL" locationPin="RAMB36_X1Y11.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="348" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU" logResource="SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU" locationPin="RAMB36_X1Y11.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="349" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL" locationPin="RAMB36_X2Y4.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="350" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU" locationPin="RAMB36_X2Y4.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="351" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKL" locationPin="RAMB36_X1Y5.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="352" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKBWRCLKU" locationPin="RAMB36_X1Y5.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="353" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL" locationPin="RAMB36_X1Y3.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="354" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU" locationPin="RAMB36_X1Y3.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="355" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKL" locationPin="RAMB36_X2Y6.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="356" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU" logResource="SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKBWRCLKU" locationPin="RAMB36_X2Y6.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="357" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKL" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKL" locationPin="RAMB36_X2Y3.CLKBWRCLKL" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/><twPinLimit anchorID="358" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKU" logResource="SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKBWRCLKU" locationPin="RAMB36_X2Y3.CLKBWRCLKU" clockNet="SensorMP_i/bram_cntlr_data_portb_BRAM_Clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="3" anchorID="359"><twConstRollup name="TS_clk_fpga_0" fullName="TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="9.981" errors="0" errorRollup="0" items="0" itemsRollup="524614"/><twConstRollup name="TS_SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" fullName="TS_SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD         TIMEGRP         &quot;SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0&quot;         TS_clk_fpga_0 * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.985" actualRollup="N/A" errors="0" errorRollup="0" items="524614" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="360">0</twUnmetConstCnt><twDataSheet anchorID="361" twNameLen="21"><twClk2SUList anchorID="362" twDestWidth="21"><twDest>fsl_i2s_0_i2s_bck_pin</twDest><twClk2SU><twSrc>fsl_i2s_0_i2s_bck_pin</twSrc><twRiseRise>4.642</twRiseRise><twFallRise>4.374</twFallRise><twFallFall>1.777</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="363" twDestWidth="21"><twDest>fsl_i2s_1_i2s_bck_pin</twDest><twClk2SU><twSrc>fsl_i2s_1_i2s_bck_pin</twSrc><twRiseRise>4.686</twRiseRise><twFallRise>4.519</twFallRise><twFallFall>1.511</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="364"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>526011</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>20296</twConnCnt></twConstCov><twStats anchorID="365"><twMinPer>9.038</twMinPer><twFootnote number="1" /><twMaxFreq>110.644</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu May 07 00:09:42 2015 </twTimestamp></twFoot><twClientInfo anchorID="366"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 590 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
