# Phase-Locked Loop
This repository shows the design of conventional PLL using Synopsys Custom Compiler at 28nm CMOS technology.

#Table of Contents
1.[Abstract](url)  
2.[Introduction](url)  
3.[Circuit Details](url)  
4.[Circuit Design and Simulation](url)  
5.[References](url)  

#
