
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16519
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2394.453 ; gain = 0.000 ; free physical = 11591 ; free virtual = 122929
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fn1' [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 42'b000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 42'b000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 42'b000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 42'b000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 42'b000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 42'b000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 42'b000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 42'b000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 42'b000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 42'b000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 42'b000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 42'b000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 42'b000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 42'b000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 42'b000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 42'b000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 42'b000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 42'b000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 42'b000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 42'b000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 42'b000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 42'b000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 42'b000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 42'b000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 42'b000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 42'b000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 42'b000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 42'b000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 42'b000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 42'b000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 42'b000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 42'b000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 42'b000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 42'b000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 42'b000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 42'b000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 42'b000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 42'b000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 42'b000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 42'b001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 42'b010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 42'b100000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_8ns_11ns_3_12_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_urem_8ns_11ns_3_12_seq_1.v:154]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_8ns_11ns_3_12_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_urem_8ns_11ns_3_12_seq_1.v:82]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_8ns_11ns_3_12_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_urem_8ns_11ns_3_12_seq_1.v:7]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_8ns_11ns_3_12_seq_1_div_u' (1#1) [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_urem_8ns_11ns_3_12_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_8ns_11ns_3_12_seq_1_div' (2#1) [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_urem_8ns_11ns_3_12_seq_1.v:82]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_8ns_11ns_3_12_seq_1' (3#1) [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_urem_8ns_11ns_3_12_seq_1.v:154]
INFO: [Synth 8-6157] synthesizing module 'fn1_sdiv_17s_17ns_3_21_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_sdiv_17s_17ns_3_21_seq_1.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 21 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_sdiv_17s_17ns_3_21_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_sdiv_17s_17ns_3_21_seq_1.v:87]
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 17 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_sdiv_17s_17ns_3_21_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_sdiv_17s_17ns_3_21_seq_1.v:7]
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 17 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter cal_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_sdiv_17s_17ns_3_21_seq_1_div_u' (4#1) [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_sdiv_17s_17ns_3_21_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sdiv_17s_17ns_3_21_seq_1_div' (5#1) [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_sdiv_17s_17ns_3_21_seq_1.v:87]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sdiv_17s_17ns_3_21_seq_1' (6#1) [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_sdiv_17s_17ns_3_21_seq_1.v:178]
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_17s_32ns_16_21_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_srem_17s_32ns_16_21_seq_1.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 21 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_17s_32ns_16_21_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_srem_17s_32ns_16_21_seq_1.v:87]
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_17s_32ns_16_21_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_srem_17s_32ns_16_21_seq_1.v:7]
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_17s_32ns_16_21_seq_1_div_u' (7#1) [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_srem_17s_32ns_16_21_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_17s_32ns_16_21_seq_1_div' (8#1) [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_srem_17s_32ns_16_21_seq_1.v:87]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_17s_32ns_16_21_seq_1' (9#1) [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_srem_17s_32ns_16_21_seq_1.v:178]
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_16ns_11ns_16_20_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_srem_16ns_11ns_16_20_seq_1.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 20 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_16ns_11ns_16_20_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_srem_16ns_11ns_16_20_seq_1.v:87]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_16ns_11ns_16_20_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_srem_16ns_11ns_16_20_seq_1.v:7]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter cal_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_16ns_11ns_16_20_seq_1_div_u' (10#1) [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_srem_16ns_11ns_16_20_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_16ns_11ns_16_20_seq_1_div' (11#1) [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_srem_16ns_11ns_16_20_seq_1.v:87]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_16ns_11ns_16_20_seq_1' (12#1) [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1_srem_16ns_11ns_16_20_seq_1.v:178]
INFO: [Synth 8-6155] done synthesizing module 'fn1' (13#1) [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/eada/hdl/verilog/fn1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (14#1) [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.453 ; gain = 0.000 ; free physical = 11470 ; free virtual = 122808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.453 ; gain = 0.000 ; free physical = 12096 ; free virtual = 123435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.453 ; gain = 0.000 ; free physical = 12097 ; free virtual = 123435
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.453 ; gain = 0.000 ; free physical = 12076 ; free virtual = 123415
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.199 ; gain = 0.000 ; free physical = 11828 ; free virtual = 123167
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2528.168 ; gain = 3.969 ; free physical = 11827 ; free virtual = 123167
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11092 ; free virtual = 122429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11092 ; free virtual = 122429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11091 ; free virtual = 122429
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11782 ; free virtual = 123120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 4     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 5     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   3 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 9     
	               16 Bit    Registers := 11    
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	  43 Input   42 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 7     
	   2 Input   16 Bit        Muxes := 9     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11781 ; free virtual = 123122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11588 ; free virtual = 122929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11582 ; free virtual = 122923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11582 ; free virtual = 122923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11562 ; free virtual = 122906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11562 ; free virtual = 122906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11561 ; free virtual = 122905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11561 ; free virtual = 122905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11561 ; free virtual = 122904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11561 ; free virtual = 122904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fn1         | urem_8ns_11ns_3_12_seq_1_U1/fn1_urem_8ns_11ns_3_12_seq_1_div_U/fn1_urem_8ns_11ns_3_12_seq_1_div_u_0/r_stage_reg[8]        | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|fn1         | srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[16] | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|fn1         | srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[17]    | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    53|
|2     |LUT1   |    93|
|3     |LUT2   |   111|
|4     |LUT3   |   142|
|5     |LUT4   |    60|
|6     |LUT5   |    17|
|7     |LUT6   |    35|
|8     |SRL16E |     3|
|9     |FDRE   |   442|
|10    |FDSE   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11561 ; free virtual = 122904
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2528.168 ; gain = 0.000 ; free physical = 11611 ; free virtual = 122954
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2528.168 ; gain = 133.715 ; free physical = 11606 ; free virtual = 122950
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.168 ; gain = 0.000 ; free physical = 11685 ; free virtual = 123028
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.168 ; gain = 0.000 ; free physical = 11618 ; free virtual = 122961
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2528.168 ; gain = 133.812 ; free physical = 11758 ; free virtual = 123102
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 1c3edec03252b60d
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_17/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 12 04:40:11 2021...
