[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortDefaultValue/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 48
LIB: work
FILE: ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv
n<> u<47> t<Top_level_rule> c<1> l<2:1> el<69:3>
  n<> u<1> t<Null_rule> p<47> s<46> l<2:1> el<2:1>
  n<> u<46> t<Source_text> p<47> c<18> l<2:1> el<8:10>
    n<> u<18> t<Description> p<46> c<17> s<45> l<2:1> el<4:10>
      n<> u<17> t<Module_declaration> p<18> c<5> l<2:1> el<4:10>
        n<> u<5> t<Module_nonansi_header> p<17> c<2> s<15> l<2:1> el<2:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<2:1> el<2:7>
          n<top> u<3> t<StringConst> p<5> s<4> l<2:8> el<2:11>
          n<> u<4> t<List_of_ports> p<5> l<2:11> el<2:13>
        n<> u<15> t<Module_item> p<17> c<14> s<16> l<3:1> el<3:15>
          n<> u<14> t<Non_port_module_item> p<15> c<13> l<3:1> el<3:15>
            n<> u<13> t<Module_or_generate_item> p<14> c<12> l<3:1> el<3:15>
              n<> u<12> t<Module_instantiation> p<13> c<6> l<3:1> el<3:15>
                n<bus_conn> u<6> t<StringConst> p<12> s<11> l<3:1> el<3:9>
                n<> u<11> t<Hierarchical_instance> p<12> c<8> l<3:10> el<3:14>
                  n<> u<8> t<Name_of_instance> p<11> c<7> s<10> l<3:10> el<3:12>
                    n<u1> u<7> t<StringConst> p<8> l<3:10> el<3:12>
                  n<> u<10> t<List_of_port_connections> p<11> c<9> l<3:13> el<3:13>
                    n<> u<9> t<Ordered_port_connection> p<10> l<3:13> el<3:13>
        n<> u<16> t<ENDMODULE> p<17> l<4:1> el<4:10>
    n<> u<45> t<Description> p<46> c<44> l<6:1> el<8:10>
      n<> u<44> t<Module_declaration> p<45> c<42> l<6:1> el<8:10>
        n<> u<42> t<Module_ansi_header> p<44> c<19> s<43> l<6:1> el<7:29>
          n<module> u<19> t<Module_keyword> p<42> s<20> l<6:1> el<6:7>
          n<bus_conn> u<20> t<StringConst> p<42> s<41> l<6:8> el<6:16>
          n<> u<41> t<List_of_port_declarations> p<42> c<40> l<6:17> el<7:28>
            n<> u<40> t<Ansi_port_declaration> p<41> c<34> l<7:1> el<7:27>
              n<> u<34> t<Net_port_header> p<40> c<21> s<35> l<7:1> el<7:12>
                n<> u<21> t<PortDir_Inp> p<34> s<33> l<7:1> el<7:6>
                n<> u<33> t<Net_port_type> p<34> c<32> l<7:7> el<7:12>
                  n<> u<32> t<Data_type_or_implicit> p<33> c<31> l<7:7> el<7:12>
                    n<> u<31> t<Packed_dimension> p<32> c<30> l<7:7> el<7:12>
                      n<> u<30> t<Constant_range> p<31> c<25> l<7:8> el<7:11>
                        n<> u<25> t<Constant_expression> p<30> c<24> s<29> l<7:8> el<7:9>
                          n<> u<24> t<Constant_primary> p<25> c<23> l<7:8> el<7:9>
                            n<> u<23> t<Primary_literal> p<24> c<22> l<7:8> el<7:9>
                              n<7> u<22> t<IntConst> p<23> l<7:8> el<7:9>
                        n<> u<29> t<Constant_expression> p<30> c<28> l<7:10> el<7:11>
                          n<> u<28> t<Constant_primary> p<29> c<27> l<7:10> el<7:11>
                            n<> u<27> t<Primary_literal> p<28> c<26> l<7:10> el<7:11>
                              n<0> u<26> t<IntConst> p<27> l<7:10> el<7:11>
              n<datain> u<35> t<StringConst> p<40> s<39> l<7:13> el<7:19>
              n<> u<39> t<Constant_expression> p<40> c<38> l<7:22> el<7:27>
                n<> u<38> t<Constant_primary> p<39> c<37> l<7:22> el<7:27>
                  n<> u<37> t<Primary_literal> p<38> c<36> l<7:22> el<7:27>
                    n<8'hFF> u<36> t<IntConst> p<37> l<7:22> el<7:27>
        n<> u<43> t<ENDMODULE> p<44> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv:2:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv:6:1: No timescale set for "bus_conn".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv:6:1: Compile module "work@bus_conn".
[INF:CP0303] ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv:2:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               7
Design                                                 1
LogicNet                                               1
Module                                                 2
ModuleTypespec                                         1
Port                                                   1
Range                                                  3
RefModule                                              1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortDefaultValue/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bus_conn
  |vpiImportTypespec:
  \_LogicNet: (work@bus_conn.datain), line:7:13, endln:7:19
    |vpiParent:
    \_Module: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
    |vpiName:datain
    |vpiFullName:work@bus_conn.datain
  |vpiDefName:work@bus_conn
  |vpiNet:
  \_LogicNet: (work@bus_conn.datain), line:7:13, endln:7:19
  |vpiPort:
  \_Port: (datain), line:7:13, endln:7:19
    |vpiParent:
    \_Module: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
    |vpiName:datain
    |vpiDirection:1
    |vpiHighConn:
    \_Constant: , line:7:22, endln:7:27
      |vpiParent:
      \_Port: (datain), line:7:13, endln:7:19
      |vpiDecompile:8'hFF
      |vpiSize:8
      |HEX:FF
      |vpiConstType:5
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:2:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (bus_conn), line:3:1, endln:3:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:2:1, endln:4:10
    |vpiName:bus_conn
  |vpiImportTypespec:
  \_ModuleTypespec: (bus_conn), line:3:1, endln:3:9
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@bus_conn (u1), line:3:1, endln:3:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:2:1, endln:4:10
    |vpiName:u1
    |vpiDefName:work@bus_conn
    |vpiActual:
    \_Module: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
