Here source code for 32-bit and 64 bit RISC-V interpreter has been stored in form of multiple files. That supports following instructions:
Arithmetic: add, addw, addi, addiw, sub, subw, mul, mulw, mulh, mulhu, mulhsu, div, divw, divu, divuw, rem, remw, remu, remuw
Data Transfer: sb, sh, sw, sd, lb, lbu, lh, lhu, lw, lwu, ld
Logical: and, andi, or, ori, xor, xori
Shift: sll, sllw, slli, slliw, sra, sraw, srai, sraiw, srl, srlw, srli, srliw
Conditional Branch: beq, bne, bge, blt, bgeu, bltu
Unconditional Branch: jal, jalr
Compare: slt, slti, sltu, sltiu
