<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\impl\gwsynthesis\fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\pcf.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct 17 19:37:36 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>704</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>195</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.000
<td>0.000</td>
<td>15.152</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.000
<td>0.000</td>
<td>15.152</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>303.030</td>
<td>3.300
<td>0.000</td>
<td>151.515</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>90.909</td>
<td>11.000
<td>0.000</td>
<td>45.455</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>33.000(MHz)</td>
<td>193.716(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>3.300(MHz)</td>
<td>91.775(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of XTAL_IN!</h4>
<h4>No timing paths to get frequency of chip_pll_ascii/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll_ascii/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>20.749</td>
<td>ascii/add_221_s4/DOUT[7]</td>
<td>ascii/promAscii/prom_inst_0/AD[7]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.016</td>
<td>9.468</td>
</tr>
<tr>
<td>2</td>
<td>21.276</td>
<td>ascii/add_221_s4/DOUT[7]</td>
<td>ascii/promAscii/prom_inst_0/AD[13]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.016</td>
<td>8.941</td>
</tr>
<tr>
<td>3</td>
<td>21.741</td>
<td>ascii/add_221_s4/DOUT[7]</td>
<td>ascii/promAscii/prom_inst_0/AD[12]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.016</td>
<td>8.476</td>
</tr>
<tr>
<td>4</td>
<td>23.230</td>
<td>ascii/add_221_s4/DOUT[7]</td>
<td>ascii/promAscii/prom_inst_0/AD[10]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.016</td>
<td>6.987</td>
</tr>
<tr>
<td>5</td>
<td>23.815</td>
<td>ascii/add_221_s4/DOUT[7]</td>
<td>ascii/promAscii/prom_inst_0/AD[9]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.016</td>
<td>6.403</td>
</tr>
<tr>
<td>6</td>
<td>24.000</td>
<td>ascii/add_221_s4/DOUT[7]</td>
<td>ascii/promAscii/prom_inst_0/AD[8]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.016</td>
<td>6.218</td>
</tr>
<tr>
<td>7</td>
<td>24.481</td>
<td>ascii/add_221_s4/DOUT[7]</td>
<td>ascii/promAscii/prom_inst_0/AD[11]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.016</td>
<td>5.737</td>
</tr>
<tr>
<td>8</td>
<td>24.969</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_10_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>5.280</td>
</tr>
<tr>
<td>9</td>
<td>24.969</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_16_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>5.280</td>
</tr>
<tr>
<td>10</td>
<td>25.117</td>
<td>ascii/start_s4/Q</td>
<td>ascii/add_221_s4/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>5.122</td>
</tr>
<tr>
<td>11</td>
<td>25.124</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_13_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>5.125</td>
</tr>
<tr>
<td>12</td>
<td>25.124</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_14_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>5.125</td>
</tr>
<tr>
<td>13</td>
<td>25.124</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_15_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>5.125</td>
</tr>
<tr>
<td>14</td>
<td>25.153</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_1_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>5.096</td>
</tr>
<tr>
<td>15</td>
<td>25.153</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_2_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>5.096</td>
</tr>
<tr>
<td>16</td>
<td>25.153</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_3_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>5.096</td>
</tr>
<tr>
<td>17</td>
<td>25.156</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_11_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>5.093</td>
</tr>
<tr>
<td>18</td>
<td>25.156</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_12_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>5.093</td>
</tr>
<tr>
<td>19</td>
<td>25.160</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_0_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>5.090</td>
</tr>
<tr>
<td>20</td>
<td>25.160</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_5_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>5.090</td>
</tr>
<tr>
<td>21</td>
<td>25.160</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_6_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>5.090</td>
</tr>
<tr>
<td>22</td>
<td>25.336</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_4_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>4.913</td>
</tr>
<tr>
<td>23</td>
<td>25.336</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_7_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>4.913</td>
</tr>
<tr>
<td>24</td>
<td>25.336</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_8_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>4.913</td>
</tr>
<tr>
<td>25</td>
<td>25.336</td>
<td>ascii/start_s4/Q</td>
<td>ascii/LineCount_9_s0/RESET</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>-0.016</td>
<td>4.913</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.318</td>
<td>ascii/LineCount_0_s0/Q</td>
<td>ascii/promAscii/prom_inst_0/AD[3]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.455</td>
</tr>
<tr>
<td>2</td>
<td>0.340</td>
<td>ascii/LineCount_2_s0/Q</td>
<td>ascii/promAscii/prom_inst_0/AD[5]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.477</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>ascii/PixelCount_12_s0/Q</td>
<td>ascii/PixelCount_12_s0/D</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>ascii/PixelCount_14_s0/Q</td>
<td>ascii/PixelCount_14_s0/D</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.427</td>
<td>ascii/bit_counter_0_s0/Q</td>
<td>ascii/bit_counter_0_s0/D</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>ascii/PixelCount_8_s0/Q</td>
<td>ascii/PixelCount_8_s0/D</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>ascii/LineCount_3_s0/Q</td>
<td>ascii/LineCount_3_s0/D</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>ascii/number_of_column_0_s0/Q</td>
<td>ascii/number_of_column_0_s0/D</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.427</td>
<td>ascii/number_of_column_3_s0/Q</td>
<td>ascii/number_of_column_3_s0/D</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>10</td>
<td>0.427</td>
<td>ascii/start_clocks_1_s0/Q</td>
<td>ascii/start_clocks_1_s0/D</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>11</td>
<td>0.428</td>
<td>ascii/bit_counter_2_s0/Q</td>
<td>ascii/bit_counter_2_s0/D</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>12</td>
<td>0.428</td>
<td>ascii/PixelCount_2_s0/Q</td>
<td>ascii/PixelCount_2_s0/D</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>13</td>
<td>0.428</td>
<td>ascii/LineCount_0_s0/Q</td>
<td>ascii/LineCount_0_s0/D</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>14</td>
<td>0.428</td>
<td>ascii/start_clocks_0_s0/Q</td>
<td>ascii/start_clocks_0_s0/D</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>15</td>
<td>0.429</td>
<td>ascii/PixelCount_6_s0/Q</td>
<td>ascii/PixelCount_6_s0/D</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>16</td>
<td>0.442</td>
<td>ascii/LineCount_1_s0/Q</td>
<td>ascii/promAscii/prom_inst_0/AD[4]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.579</td>
</tr>
<tr>
<td>17</td>
<td>0.450</td>
<td>ascii/LineCount_3_s0/Q</td>
<td>ascii/promAscii/prom_inst_0/AD[6]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.587</td>
</tr>
<tr>
<td>18</td>
<td>0.460</td>
<td>ascii/start_s4/Q</td>
<td>ascii/number_of_column_1_s0/CE</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>19</td>
<td>0.460</td>
<td>ascii/start_s4/Q</td>
<td>ascii/number_of_column_2_s0/CE</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>20</td>
<td>0.460</td>
<td>ascii/start_s4/Q</td>
<td>ascii/number_of_column_3_s0/CE</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>21</td>
<td>0.460</td>
<td>ascii/start_s4/Q</td>
<td>ascii/number_of_column_4_s0/CE</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>22</td>
<td>0.460</td>
<td>ascii/start_s4/Q</td>
<td>ascii/number_of_column_5_s0/CE</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>23</td>
<td>0.460</td>
<td>ascii/start_s4/Q</td>
<td>ascii/number_of_column_6_s0/CE</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>24</td>
<td>0.522</td>
<td>ascii/start_s4/Q</td>
<td>ascii/bit_counter_0_s0/CE</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.584</td>
</tr>
<tr>
<td>25</td>
<td>0.522</td>
<td>ascii/start_s4/Q</td>
<td>ascii/bit_counter_1_s0/CE</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.584</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>14.074</td>
<td>15.074</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ascii/LineCount_16_s0</td>
</tr>
<tr>
<td>2</td>
<td>14.074</td>
<td>15.074</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ascii/LineCount_14_s0</td>
</tr>
<tr>
<td>3</td>
<td>14.074</td>
<td>15.074</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ascii/LineCount_10_s0</td>
</tr>
<tr>
<td>4</td>
<td>14.074</td>
<td>15.074</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ascii/LineCount_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>14.074</td>
<td>15.074</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ascii/PixelCount_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>14.074</td>
<td>15.074</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ascii/PixelCount_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>14.074</td>
<td>15.074</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ascii/LineCount_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>14.074</td>
<td>15.074</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ascii/PixelCount_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>14.074</td>
<td>15.074</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ascii/PixelCount_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>14.074</td>
<td>15.074</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ascii/LineCount_11_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/add_221_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>272.727</td>
<td>272.727</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>272.727</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>274.646</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>274.889</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>ascii/add_221_s4/CLK</td>
</tr>
<tr>
<td>275.148</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">ascii/add_221_s4/DOUT[7]</td>
</tr>
<tr>
<td>276.426</td>
<td>1.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>ascii/inst_rom/rom_dout_3_s8/I2</td>
</tr>
<tr>
<td>276.943</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C27[2][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s8/F</td>
</tr>
<tr>
<td>277.203</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>ascii/n336_s40/I1</td>
</tr>
<tr>
<td>277.656</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">ascii/n336_s40/F</td>
</tr>
<tr>
<td>278.591</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[3][B]</td>
<td>ascii/n339_s20/I3</td>
</tr>
<tr>
<td>279.108</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C28[3][B]</td>
<td style=" background: #97FFFF;">ascii/n339_s20/F</td>
</tr>
<tr>
<td>279.537</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>ascii/n339_s14/I1</td>
</tr>
<tr>
<td>280.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C28[0][A]</td>
<td style=" background: #97FFFF;">ascii/n339_s14/F</td>
</tr>
<tr>
<td>280.524</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>ascii/n338_s28/I0</td>
</tr>
<tr>
<td>280.895</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">ascii/n338_s28/F</td>
</tr>
<tr>
<td>280.904</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>ascii/inst_rom/rom_dout_5_s2/I2</td>
</tr>
<tr>
<td>281.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C28[2][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_5_s2/F</td>
</tr>
<tr>
<td>281.877</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>ascii/inst_rom/rom_dout_5_s1/I3</td>
</tr>
<tr>
<td>282.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_5_s1/F</td>
</tr>
<tr>
<td>282.257</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>ascii/inst_rom/rom_dout_6_s1/I3</td>
</tr>
<tr>
<td>282.719</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_6_s1/F</td>
</tr>
<tr>
<td>282.721</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][B]</td>
<td>ascii/inst_rom/rom_dout_0_s0/I3</td>
</tr>
<tr>
<td>283.183</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_0_s0/F</td>
</tr>
<tr>
<td>283.185</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>ascii/inst_rom/rom_dout_0_s/I3</td>
</tr>
<tr>
<td>283.702</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_0_s/F</td>
</tr>
<tr>
<td>284.357</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ascii/promAscii/prom_inst_0/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>303.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.933</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>305.176</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>305.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>305.106</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.780, 50.483%; route: 4.430, 46.785%; tC2Q: 0.259, 2.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>283.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/add_221_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>272.727</td>
<td>272.727</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>272.727</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>274.646</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>274.889</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>ascii/add_221_s4/CLK</td>
</tr>
<tr>
<td>275.148</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">ascii/add_221_s4/DOUT[7]</td>
</tr>
<tr>
<td>276.426</td>
<td>1.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>ascii/inst_rom/rom_dout_3_s8/I2</td>
</tr>
<tr>
<td>276.943</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C27[2][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s8/F</td>
</tr>
<tr>
<td>277.203</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>ascii/n336_s40/I1</td>
</tr>
<tr>
<td>277.656</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">ascii/n336_s40/F</td>
</tr>
<tr>
<td>278.591</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[3][B]</td>
<td>ascii/n339_s20/I3</td>
</tr>
<tr>
<td>279.108</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C28[3][B]</td>
<td style=" background: #97FFFF;">ascii/n339_s20/F</td>
</tr>
<tr>
<td>279.537</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>ascii/n339_s14/I1</td>
</tr>
<tr>
<td>280.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C28[0][A]</td>
<td style=" background: #97FFFF;">ascii/n339_s14/F</td>
</tr>
<tr>
<td>280.524</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>ascii/n338_s28/I0</td>
</tr>
<tr>
<td>280.895</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">ascii/n338_s28/F</td>
</tr>
<tr>
<td>280.904</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>ascii/inst_rom/rom_dout_5_s2/I2</td>
</tr>
<tr>
<td>281.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C28[2][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_5_s2/F</td>
</tr>
<tr>
<td>281.877</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>ascii/inst_rom/rom_dout_5_s1/I3</td>
</tr>
<tr>
<td>282.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_5_s1/F</td>
</tr>
<tr>
<td>282.257</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>ascii/inst_rom/rom_dout_6_s1/I3</td>
</tr>
<tr>
<td>282.719</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_6_s1/F</td>
</tr>
<tr>
<td>282.721</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>ascii/inst_rom/rom_dout_6_s/I1</td>
</tr>
<tr>
<td>283.174</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_6_s/F</td>
</tr>
<tr>
<td>283.830</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ascii/promAscii/prom_inst_0/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>303.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.933</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>305.176</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>305.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>305.106</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.254, 47.578%; route: 4.428, 49.529%; tC2Q: 0.259, 2.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>283.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/add_221_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>272.727</td>
<td>272.727</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>272.727</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>274.646</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>274.889</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>ascii/add_221_s4/CLK</td>
</tr>
<tr>
<td>275.148</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">ascii/add_221_s4/DOUT[7]</td>
</tr>
<tr>
<td>276.426</td>
<td>1.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>ascii/inst_rom/rom_dout_3_s8/I2</td>
</tr>
<tr>
<td>276.943</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C27[2][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s8/F</td>
</tr>
<tr>
<td>277.203</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>ascii/n336_s40/I1</td>
</tr>
<tr>
<td>277.656</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">ascii/n336_s40/F</td>
</tr>
<tr>
<td>278.591</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[3][B]</td>
<td>ascii/n339_s20/I3</td>
</tr>
<tr>
<td>279.108</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C28[3][B]</td>
<td style=" background: #97FFFF;">ascii/n339_s20/F</td>
</tr>
<tr>
<td>279.537</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>ascii/n339_s14/I1</td>
</tr>
<tr>
<td>280.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C28[0][A]</td>
<td style=" background: #97FFFF;">ascii/n339_s14/F</td>
</tr>
<tr>
<td>280.524</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>ascii/n338_s28/I0</td>
</tr>
<tr>
<td>280.895</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">ascii/n338_s28/F</td>
</tr>
<tr>
<td>280.904</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>ascii/inst_rom/rom_dout_5_s2/I2</td>
</tr>
<tr>
<td>281.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C28[2][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_5_s2/F</td>
</tr>
<tr>
<td>281.877</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>ascii/inst_rom/rom_dout_5_s1/I3</td>
</tr>
<tr>
<td>282.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_5_s1/F</td>
</tr>
<tr>
<td>282.257</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>ascii/inst_rom/rom_dout_5_s/I3</td>
</tr>
<tr>
<td>282.710</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_5_s/F</td>
</tr>
<tr>
<td>283.365</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ascii/promAscii/prom_inst_0/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>303.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.933</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>305.176</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>305.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>305.106</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.792, 44.736%; route: 4.426, 52.213%; tC2Q: 0.259, 3.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/add_221_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>272.727</td>
<td>272.727</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>272.727</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>274.646</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>274.889</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>ascii/add_221_s4/CLK</td>
</tr>
<tr>
<td>275.148</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">ascii/add_221_s4/DOUT[7]</td>
</tr>
<tr>
<td>276.336</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>ascii/inst_rom/rom_dout_3_s11/I2</td>
</tr>
<tr>
<td>276.885</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s11/F</td>
</tr>
<tr>
<td>276.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>ascii/inst_rom/rom_dout_3_s9/I3</td>
</tr>
<tr>
<td>277.443</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s9/F</td>
</tr>
<tr>
<td>277.874</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>ascii/inst_rom/rom_dout_3_s6/I0</td>
</tr>
<tr>
<td>278.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s6/F</td>
</tr>
<tr>
<td>278.448</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>ascii/inst_rom/rom_dout_3_s2/I1</td>
</tr>
<tr>
<td>279.018</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s2/F</td>
</tr>
<tr>
<td>279.196</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>ascii/inst_rom/rom_dout_3_s4/I3</td>
</tr>
<tr>
<td>279.751</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s4/F</td>
</tr>
<tr>
<td>280.164</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>ascii/inst_rom/rom_dout_3_s1/I2</td>
</tr>
<tr>
<td>280.626</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s1/F</td>
</tr>
<tr>
<td>280.799</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[3][B]</td>
<td>ascii/inst_rom/rom_dout_3_s/I3</td>
</tr>
<tr>
<td>281.354</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C25[3][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s/F</td>
</tr>
<tr>
<td>281.876</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ascii/promAscii/prom_inst_0/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>303.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.933</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>305.176</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>305.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>305.106</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.816, 54.614%; route: 2.913, 41.684%; tC2Q: 0.259, 3.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/add_221_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>272.727</td>
<td>272.727</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>272.727</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>274.646</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>274.889</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>ascii/add_221_s4/CLK</td>
</tr>
<tr>
<td>275.148</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">ascii/add_221_s4/DOUT[7]</td>
</tr>
<tr>
<td>276.336</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>ascii/inst_rom/rom_dout_3_s11/I2</td>
</tr>
<tr>
<td>276.885</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s11/F</td>
</tr>
<tr>
<td>276.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>ascii/inst_rom/rom_dout_3_s9/I3</td>
</tr>
<tr>
<td>277.443</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s9/F</td>
</tr>
<tr>
<td>277.874</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>ascii/inst_rom/rom_dout_3_s6/I0</td>
</tr>
<tr>
<td>278.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s6/F</td>
</tr>
<tr>
<td>278.448</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>ascii/inst_rom/rom_dout_6_s7/I2</td>
</tr>
<tr>
<td>279.018</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C25[1][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_6_s7/F</td>
</tr>
<tr>
<td>279.020</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>ascii/inst_rom/rom_dout_2_s4/I3</td>
</tr>
<tr>
<td>279.391</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_2_s4/F</td>
</tr>
<tr>
<td>279.562</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[2][B]</td>
<td>ascii/inst_rom/rom_dout_2_s2/I2</td>
</tr>
<tr>
<td>280.015</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C25[2][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_2_s2/F</td>
</tr>
<tr>
<td>280.174</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>ascii/inst_rom/rom_dout_2_s/I2</td>
</tr>
<tr>
<td>280.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_2_s/F</td>
</tr>
<tr>
<td>281.292</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ascii/promAscii/prom_inst_0/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>303.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.933</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>305.176</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>305.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>305.106</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.623, 56.587%; route: 2.521, 39.373%; tC2Q: 0.259, 4.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/add_221_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>272.727</td>
<td>272.727</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>272.727</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>274.646</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>274.889</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>ascii/add_221_s4/CLK</td>
</tr>
<tr>
<td>275.148</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">ascii/add_221_s4/DOUT[7]</td>
</tr>
<tr>
<td>276.336</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>ascii/inst_rom/rom_dout_3_s11/I2</td>
</tr>
<tr>
<td>276.885</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s11/F</td>
</tr>
<tr>
<td>276.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>ascii/inst_rom/rom_dout_3_s9/I3</td>
</tr>
<tr>
<td>277.443</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s9/F</td>
</tr>
<tr>
<td>277.874</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>ascii/inst_rom/rom_dout_3_s6/I0</td>
</tr>
<tr>
<td>278.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s6/F</td>
</tr>
<tr>
<td>278.448</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>ascii/inst_rom/rom_dout_6_s7/I2</td>
</tr>
<tr>
<td>279.018</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C25[1][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_6_s7/F</td>
</tr>
<tr>
<td>279.020</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>ascii/inst_rom/rom_dout_2_s4/I3</td>
</tr>
<tr>
<td>279.391</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_2_s4/F</td>
</tr>
<tr>
<td>279.562</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[2][B]</td>
<td>ascii/inst_rom/rom_dout_2_s2/I2</td>
</tr>
<tr>
<td>280.024</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C25[2][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_2_s2/F</td>
</tr>
<tr>
<td>280.027</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>ascii/inst_rom/rom_dout_1_s/I1</td>
</tr>
<tr>
<td>280.544</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_1_s/F</td>
</tr>
<tr>
<td>281.107</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ascii/promAscii/prom_inst_0/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>303.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.933</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>305.176</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>305.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>305.106</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.594, 57.803%; route: 2.365, 38.036%; tC2Q: 0.259, 4.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/add_221_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>272.727</td>
<td>272.727</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>272.727</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>274.646</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>274.889</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>ascii/add_221_s4/CLK</td>
</tr>
<tr>
<td>275.148</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">ascii/add_221_s4/DOUT[7]</td>
</tr>
<tr>
<td>276.336</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>ascii/inst_rom/rom_dout_3_s11/I2</td>
</tr>
<tr>
<td>276.885</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s11/F</td>
</tr>
<tr>
<td>276.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>ascii/inst_rom/rom_dout_3_s9/I3</td>
</tr>
<tr>
<td>277.443</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s9/F</td>
</tr>
<tr>
<td>277.874</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>ascii/inst_rom/rom_dout_3_s6/I0</td>
</tr>
<tr>
<td>278.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s6/F</td>
</tr>
<tr>
<td>278.448</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>ascii/inst_rom/rom_dout_3_s2/I1</td>
</tr>
<tr>
<td>279.018</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_3_s2/F</td>
</tr>
<tr>
<td>279.193</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>ascii/inst_rom/rom_dout_1_s1/I0</td>
</tr>
<tr>
<td>279.655</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C25[1][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_1_s1/F</td>
</tr>
<tr>
<td>279.658</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>ascii/inst_rom/rom_dout_4_s5/I3</td>
</tr>
<tr>
<td>280.213</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">ascii/inst_rom/rom_dout_4_s5/F</td>
</tr>
<tr>
<td>280.626</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ascii/promAscii/prom_inst_0/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>303.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.933</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>305.176</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>305.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>305.106</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.261, 56.843%; route: 2.217, 38.648%; tC2Q: 0.259, 4.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.426</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>ascii/LineCount_10_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_10_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>ascii/LineCount_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 41.780%; route: 2.842, 53.826%; tC2Q: 0.232, 4.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.426</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td style=" font-weight:bold;">ascii/LineCount_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>ascii/LineCount_16_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_16_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>ascii/LineCount_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 41.780%; route: 2.842, 53.826%; tC2Q: 0.232, 4.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/add_221_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">ascii/add_221_s4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>ascii/add_221_s4/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/add_221_s4</td>
</tr>
<tr>
<td>32.384</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>ascii/add_221_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 43.073%; route: 2.684, 52.398%; tC2Q: 0.232, 4.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.271</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>ascii/LineCount_13_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_13_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>ascii/LineCount_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 43.042%; route: 2.687, 52.432%; tC2Q: 0.232, 4.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.271</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" font-weight:bold;">ascii/LineCount_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>ascii/LineCount_14_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_14_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>ascii/LineCount_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 43.042%; route: 2.687, 52.432%; tC2Q: 0.232, 4.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.271</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>ascii/LineCount_15_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_15_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>ascii/LineCount_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 43.042%; route: 2.687, 52.432%; tC2Q: 0.232, 4.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.242</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>ascii/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_1_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>ascii/LineCount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 43.286%; route: 2.658, 52.162%; tC2Q: 0.232, 4.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.242</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][B]</td>
<td style=" font-weight:bold;">ascii/LineCount_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][B]</td>
<td>ascii/LineCount_2_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_2_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24[0][B]</td>
<td>ascii/LineCount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 43.286%; route: 2.658, 52.162%; tC2Q: 0.232, 4.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.242</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>ascii/LineCount_3_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_3_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>ascii/LineCount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 43.286%; route: 2.658, 52.162%; tC2Q: 0.232, 4.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.239</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>ascii/LineCount_11_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_11_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>ascii/LineCount_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 43.312%; route: 2.655, 52.133%; tC2Q: 0.232, 4.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.239</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" font-weight:bold;">ascii/LineCount_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td>ascii/LineCount_12_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_12_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C25[0][B]</td>
<td>ascii/LineCount_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 43.312%; route: 2.655, 52.133%; tC2Q: 0.232, 4.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>ascii/LineCount_0_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_0_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>ascii/LineCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 43.344%; route: 2.652, 52.098%; tC2Q: 0.232, 4.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>ascii/LineCount_5_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_5_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>ascii/LineCount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 43.344%; route: 2.652, 52.098%; tC2Q: 0.232, 4.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" font-weight:bold;">ascii/LineCount_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td>ascii/LineCount_6_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_6_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C24[0][B]</td>
<td>ascii/LineCount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 43.344%; route: 2.652, 52.098%; tC2Q: 0.232, 4.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.058</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][B]</td>
<td style=" font-weight:bold;">ascii/LineCount_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][B]</td>
<td>ascii/LineCount_4_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_4_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C23[1][B]</td>
<td>ascii/LineCount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 44.904%; route: 2.475, 50.374%; tC2Q: 0.232, 4.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.058</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>ascii/LineCount_7_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_7_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>ascii/LineCount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 44.904%; route: 2.475, 50.374%; tC2Q: 0.232, 4.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.058</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td style=" font-weight:bold;">ascii/LineCount_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td>ascii/LineCount_8_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_8_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C23[0][B]</td>
<td>ascii/LineCount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 44.904%; route: 2.475, 50.374%; tC2Q: 0.232, 4.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.146</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>ascii/n146_s3/I3</td>
</tr>
<tr>
<td>3.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>ascii/n146_s2/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s2/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>ascii/n146_s1/I3</td>
</tr>
<tr>
<td>4.970</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">ascii/n146_s1/F</td>
</tr>
<tr>
<td>6.141</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>ascii/n129_s1/I3</td>
</tr>
<tr>
<td>6.690</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">ascii/n129_s1/F</td>
</tr>
<tr>
<td>7.058</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>ascii/LineCount_9_s0/CLK</td>
</tr>
<tr>
<td>32.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/LineCount_9_s0</td>
</tr>
<tr>
<td>32.395</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>ascii/LineCount_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 44.904%; route: 2.475, 50.374%; tC2Q: 0.232, 4.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>305.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/LineCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>303.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>304.949</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>305.133</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>ascii/LineCount_0_s0/CLK</td>
</tr>
<tr>
<td>305.335</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_0_s0/Q</td>
</tr>
<tr>
<td>305.588</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ascii/promAscii/prom_inst_0/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>303.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.933</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>305.117</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>305.152</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>305.270</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.591%; tC2Q: 0.202, 44.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>305.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/LineCount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>303.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>304.949</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>305.133</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][B]</td>
<td>ascii/LineCount_2_s0/CLK</td>
</tr>
<tr>
<td>305.335</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C24[0][B]</td>
<td style=" font-weight:bold;">ascii/LineCount_2_s0/Q</td>
</tr>
<tr>
<td>305.610</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ascii/promAscii/prom_inst_0/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>303.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.933</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>305.117</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>305.152</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>305.270</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.645%; tC2Q: 0.202, 42.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>ascii/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C33[0][A]</td>
<td style=" font-weight:bold;">ascii/PixelCount_12_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C33[0][A]</td>
<td>ascii/n82_s/I1</td>
</tr>
<tr>
<td>2.539</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td style=" background: #97FFFF;">ascii/n82_s/SUM</td>
</tr>
<tr>
<td>2.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td style=" font-weight:bold;">ascii/PixelCount_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>ascii/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>ascii/PixelCount_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>ascii/PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C33[1][A]</td>
<td style=" font-weight:bold;">ascii/PixelCount_14_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C33[1][A]</td>
<td>ascii/n80_s/I1</td>
</tr>
<tr>
<td>2.539</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">ascii/n80_s/SUM</td>
</tr>
<tr>
<td>2.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" font-weight:bold;">ascii/PixelCount_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>ascii/PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>ascii/PixelCount_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>ascii/bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R31C25[0][A]</td>
<td style=" font-weight:bold;">ascii/bit_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>ascii/n170_s2/I0</td>
</tr>
<tr>
<td>2.540</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td style=" background: #97FFFF;">ascii/n170_s2/F</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td style=" font-weight:bold;">ascii/bit_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>ascii/bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>ascii/bit_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/PixelCount_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/PixelCount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>ascii/PixelCount_8_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R30C32[1][A]</td>
<td style=" font-weight:bold;">ascii/PixelCount_8_s0/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C32[1][A]</td>
<td>ascii/n86_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">ascii/n86_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" font-weight:bold;">ascii/PixelCount_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>ascii/PixelCount_8_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>ascii/PixelCount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/LineCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>ascii/LineCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C24[1][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_3_s0/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C24[1][A]</td>
<td>ascii/n73_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">ascii/n73_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>ascii/LineCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>ascii/LineCount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/number_of_column_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/number_of_column_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>ascii/number_of_column_0_s0/CLK</td>
</tr>
<tr>
<td>2.289</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C26[0][A]</td>
<td style=" font-weight:bold;">ascii/number_of_column_0_s0/Q</td>
</tr>
<tr>
<td>2.292</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>ascii/n264_s2/I0</td>
</tr>
<tr>
<td>2.524</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">ascii/n264_s2/F</td>
</tr>
<tr>
<td>2.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" font-weight:bold;">ascii/number_of_column_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>ascii/number_of_column_0_s0/CLK</td>
</tr>
<tr>
<td>2.098</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>ascii/number_of_column_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/number_of_column_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/number_of_column_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>ascii/number_of_column_3_s0/CLK</td>
</tr>
<tr>
<td>2.289</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C27[1][A]</td>
<td style=" font-weight:bold;">ascii/number_of_column_3_s0/Q</td>
</tr>
<tr>
<td>2.292</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>ascii/n261_s/I1</td>
</tr>
<tr>
<td>2.524</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">ascii/n261_s/SUM</td>
</tr>
<tr>
<td>2.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" font-weight:bold;">ascii/number_of_column_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>ascii/number_of_column_3_s0/CLK</td>
</tr>
<tr>
<td>2.098</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>ascii/number_of_column_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_clocks_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/start_clocks_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>ascii/start_clocks_1_s0/CLK</td>
</tr>
<tr>
<td>2.289</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C29[1][A]</td>
<td style=" font-weight:bold;">ascii/start_clocks_1_s0/Q</td>
</tr>
<tr>
<td>2.292</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>ascii/n24_s0/I1</td>
</tr>
<tr>
<td>2.524</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td style=" background: #97FFFF;">ascii/n24_s0/F</td>
</tr>
<tr>
<td>2.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td style=" font-weight:bold;">ascii/start_clocks_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>ascii/start_clocks_1_s0/CLK</td>
</tr>
<tr>
<td>2.098</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>ascii/start_clocks_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>ascii/bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C25[1][A]</td>
<td style=" font-weight:bold;">ascii/bit_counter_2_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>ascii/n168_s0/I2</td>
</tr>
<tr>
<td>2.542</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" background: #97FFFF;">ascii/n168_s0/F</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" font-weight:bold;">ascii/bit_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>ascii/bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>ascii/bit_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>ascii/PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R30C31[1][A]</td>
<td style=" font-weight:bold;">ascii/PixelCount_2_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td>ascii/n92_s/I1</td>
</tr>
<tr>
<td>2.542</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td style=" background: #97FFFF;">ascii/n92_s/SUM</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td style=" font-weight:bold;">ascii/PixelCount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>ascii/PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>ascii/PixelCount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/LineCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/LineCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>ascii/LineCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_0_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>ascii/n76_s2/I0</td>
</tr>
<tr>
<td>2.542</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" background: #97FFFF;">ascii/n76_s2/F</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>ascii/LineCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>ascii/LineCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_clocks_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/start_clocks_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>ascii/start_clocks_0_s0/CLK</td>
</tr>
<tr>
<td>2.289</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">ascii/start_clocks_0_s0/Q</td>
</tr>
<tr>
<td>2.294</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>ascii/n25_s2/I0</td>
</tr>
<tr>
<td>2.526</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">ascii/n25_s2/F</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">ascii/start_clocks_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>ascii/start_clocks_0_s0/CLK</td>
</tr>
<tr>
<td>2.098</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>ascii/start_clocks_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/PixelCount_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/PixelCount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>ascii/PixelCount_6_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">ascii/PixelCount_6_s0/Q</td>
</tr>
<tr>
<td>2.311</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C32[0][A]</td>
<td>ascii/n88_s/I1</td>
</tr>
<tr>
<td>2.543</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" background: #97FFFF;">ascii/n88_s/SUM</td>
</tr>
<tr>
<td>2.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">ascii/PixelCount_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>ascii/PixelCount_6_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>ascii/PixelCount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>305.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/LineCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>303.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>304.949</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>305.133</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>ascii/LineCount_1_s0/CLK</td>
</tr>
<tr>
<td>305.335</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_1_s0/Q</td>
</tr>
<tr>
<td>305.712</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ascii/promAscii/prom_inst_0/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>303.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.933</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>305.117</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>305.152</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>305.270</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 65.090%; tC2Q: 0.202, 34.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>305.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/LineCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>303.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>304.949</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>305.133</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>ascii/LineCount_3_s0/CLK</td>
</tr>
<tr>
<td>305.335</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C24[1][A]</td>
<td style=" font-weight:bold;">ascii/LineCount_3_s0/Q</td>
</tr>
<tr>
<td>305.720</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">ascii/promAscii/prom_inst_0/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>303.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.933</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>305.117</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>305.152</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>305.270</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.578%; tC2Q: 0.202, 34.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/number_of_column_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.289</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>2.557</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" font-weight:bold;">ascii/number_of_column_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>ascii/number_of_column_1_s0/CLK</td>
</tr>
<tr>
<td>2.098</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>ascii/number_of_column_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/number_of_column_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.289</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>2.557</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" font-weight:bold;">ascii/number_of_column_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>ascii/number_of_column_2_s0/CLK</td>
</tr>
<tr>
<td>2.098</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>ascii/number_of_column_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/number_of_column_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.289</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>2.557</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" font-weight:bold;">ascii/number_of_column_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>ascii/number_of_column_3_s0/CLK</td>
</tr>
<tr>
<td>2.098</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>ascii/number_of_column_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/number_of_column_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.289</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>2.557</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" font-weight:bold;">ascii/number_of_column_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>ascii/number_of_column_4_s0/CLK</td>
</tr>
<tr>
<td>2.098</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>ascii/number_of_column_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/number_of_column_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.289</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>2.557</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" font-weight:bold;">ascii/number_of_column_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>ascii/number_of_column_5_s0/CLK</td>
</tr>
<tr>
<td>2.098</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>ascii/number_of_column_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/number_of_column_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.289</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>2.557</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" font-weight:bold;">ascii/number_of_column_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>ascii/number_of_column_6_s0/CLK</td>
</tr>
<tr>
<td>2.098</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>ascii/number_of_column_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.289</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>2.670</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td style=" font-weight:bold;">ascii/bit_counter_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>ascii/bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/bit_counter_0_s0</td>
</tr>
<tr>
<td>2.149</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>ascii/bit_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.388%; tC2Q: 0.202, 34.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/bit_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.902</td>
<td>1.902</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.087</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>ascii/start_s4/CLK</td>
</tr>
<tr>
<td>2.289</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">ascii/start_s4/Q</td>
</tr>
<tr>
<td>2.670</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td style=" font-weight:bold;">ascii/bit_counter_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_L[1]</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>ascii/bit_counter_1_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ascii/bit_counter_1_s0</td>
</tr>
<tr>
<td>2.149</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>ascii/bit_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.388%; tC2Q: 0.202, 34.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ascii/LineCount_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.070</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.331</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ascii/LineCount_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.406</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ascii/LineCount_16_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ascii/LineCount_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.070</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.331</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ascii/LineCount_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.406</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ascii/LineCount_14_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ascii/LineCount_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.070</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.331</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ascii/LineCount_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.406</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ascii/LineCount_10_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ascii/LineCount_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.070</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.331</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ascii/LineCount_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.406</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ascii/LineCount_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ascii/PixelCount_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.070</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.331</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ascii/PixelCount_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.406</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ascii/PixelCount_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ascii/PixelCount_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.070</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.331</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ascii/PixelCount_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.406</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ascii/PixelCount_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ascii/LineCount_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.070</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.331</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ascii/LineCount_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.406</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ascii/LineCount_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ascii/PixelCount_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.070</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.331</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ascii/PixelCount_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.406</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ascii/PixelCount_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ascii/PixelCount_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.070</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.331</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ascii/PixelCount_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.406</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ascii/PixelCount_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ascii/LineCount_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.070</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.331</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ascii/LineCount_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.221</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.406</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ascii/LineCount_11_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>40</td>
<td>LCD_CLK_d</td>
<td>20.749</td>
<td>0.427</td>
</tr>
<tr>
<td>36</td>
<td>LineCount_16_5</td>
<td>24.969</td>
<td>1.656</td>
</tr>
<tr>
<td>31</td>
<td>start</td>
<td>24.969</td>
<td>1.175</td>
</tr>
<tr>
<td>24</td>
<td>rom_addr[2]</td>
<td>24.194</td>
<td>1.169</td>
</tr>
<tr>
<td>22</td>
<td>rom_addr[1]</td>
<td>23.762</td>
<td>1.736</td>
</tr>
<tr>
<td>21</td>
<td>rom_addr[3]</td>
<td>23.710</td>
<td>1.141</td>
</tr>
<tr>
<td>20</td>
<td>rom_addr[0]</td>
<td>23.738</td>
<td>1.384</td>
</tr>
<tr>
<td>19</td>
<td>rom_addr[4]</td>
<td>21.290</td>
<td>1.280</td>
</tr>
<tr>
<td>18</td>
<td>n129_4</td>
<td>24.969</td>
<td>0.931</td>
</tr>
<tr>
<td>13</td>
<td>CLK_MEM</td>
<td>24.969</td>
<td>0.261</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R30C27</td>
<td>81.94%</td>
</tr>
<tr>
<td>R30C32</td>
<td>80.56%</td>
</tr>
<tr>
<td>R30C31</td>
<td>69.44%</td>
</tr>
<tr>
<td>R30C33</td>
<td>68.06%</td>
</tr>
<tr>
<td>R31C29</td>
<td>66.67%</td>
</tr>
<tr>
<td>R24C24</td>
<td>66.67%</td>
</tr>
<tr>
<td>R24C23</td>
<td>59.72%</td>
</tr>
<tr>
<td>R24C29</td>
<td>58.33%</td>
</tr>
<tr>
<td>R23C26</td>
<td>55.56%</td>
</tr>
<tr>
<td>R31C25</td>
<td>52.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
