
build/uart_simple.elf:     file format elf32-littleriscv


Disassembly of section .text.startup:

80000000 <_start>:
    .section ".startup.entry","ax",@progbits

    ## Entry point
_start:
    ## reset mstatus
    csrw  mstatus, zero
80000000:	30001073          	csrw	mstatus,zero
li x31, 0
#endif // !__riscv_32e
#endif // PLF_INIT_REGS

    ## setup gp
    load_addrword_abs gp, __global_pointer$
80000004:	400001b7          	lui	gp,0x40000
80000008:	78018193          	addi	gp,gp,1920 # 40000780 <__global_pointer$>
    ## setup MTVEC
    load_addrword_abs t0, trap_entry
8000000c:	800002b7          	lui	t0,0x80000
80000010:	14028293          	addi	t0,t0,320 # 80000140 <__data_source_start+0xffffaad0>
    csrw  mtvec, t0
80000014:	30529073          	csrw	mtvec,t0
    ## setup MIE, MIP


    csrw  mie, zero
80000018:	30401073          	csrw	mie,zero
    csrw  mip, zero
8000001c:	34401073          	csrw	mip,zero
    load_const_int32 t1, __TEXT_INIT_SIZE__
    cache_flush t0, t1
#endif // PLF_CACHE_CFG

    ## init FPU (if supported)
    csrr  a0, misa
80000020:	30102573          	csrr	a0,misa
    andi  a0, a0, (1 << ('F' - 'A')) | (1 << ('D' - 'A'))
80000024:	02857513          	andi	a0,a0,40
    beqz  a0, 1f
80000028:	00050863          	beqz	a0,80000038 <_start+0x38>
    li    a0, (1 << 13) // mstatus.FS = 1 (initial)
8000002c:	00002537          	lui	a0,0x2
    csrs  mstatus, a0
80000030:	30052073          	csrs	mstatus,a0
    csrw  fcsr, zero
80000034:	00301073          	fscsr	zero
#else
#define slave_hart_start _hart_halt
#endif // PLF_SMP_SUPPORT

    ## park/prep SMP slaves
    csrr  a0, mhartid
80000038:	f1402573          	csrr	a0,mhartid
#if PLF_SMP_MASTER_HARTID > 0
    li    t0, PLF_SMP_MASTER_HARTID
    bne   a0, t0, slave_hart_start
#endif // PLF_SMP_MASTER_HARTID > 0
#else // PLF_SMP_MASTER_HARTID
    bnez  a0, slave_hart_start
8000003c:	04051463          	bnez	a0,80000084 <_hart_halt>
#endif // PLF_SMP_MASTER_HARTID

    ## init HART#0 sp, tp
    load_addrword_abs sp, __TLS0_BASE__
80000040:	40040137          	lui	sp,0x40040
80000044:	00010113          	mv	sp,sp
    mv    tp, sp
80000048:	00010213          	mv	tp,sp
    csrw  mscratch, sp
8000004c:	34011073          	csrw	mscratch,sp
    // reserve trap stack space
    li    t0, PLF_TRAP_STACK
    sub   sp, sp, t0
#endif // PLF_TRAP_STACK
    ## platform init
    load_addrword t0, plf_init
80000050:	800002b7          	lui	t0,0x80000
80000054:	0ae28293          	addi	t0,t0,174 # 800000ae <__data_source_start+0xffffaa3e>
    jalr  t0
80000058:	000280e7          	jalr	t0
    ## jal  plf_init
    ## application-specific initialization hook
    load_addrword t0, app_init
8000005c:	800002b7          	lui	t0,0x80000
80000060:	09c28293          	addi	t0,t0,156 # 8000009c <__data_source_start+0xffffaa2c>
    jalr  t0
80000064:	000280e7          	jalr	t0
    ## jal  app_init
    ## main() args
    li    a0, 0
80000068:	00000513          	li	a0,0
    li    a1, 0
8000006c:	00000593          	li	a1,0
#if PLF_SMP_NON_COHERENT
    clflush t1
#endif // PLF_SMP_NON_COHERENT
#endif // PLF_SMP_SUPPORT
    ## start main
    load_addrword t0, main
80000070:	800012b7          	lui	t0,0x80001
80000074:	57828293          	addi	t0,t0,1400 # 80001578 <__data_source_start+0xffffbf08>
    load_addrword ra, exit
80000078:	800000b7          	lui	ra,0x80000
8000007c:	09408093          	addi	ra,ra,148 # 80000094 <__data_source_start+0xffffaa24>
    jr    t0
80000080:	00028067          	jr	t0

80000084 <_hart_halt>:
1:  wfi
    j     1b
#endif // PLF_SMP_SUPPORT
#else // PLF_HTIF_BASE
    ## disable interrupts
    csrci mstatus, 0xf
80000084:	3007f073          	csrci	mstatus,15
    csrw  mie, zero
80000088:	30401073          	csrw	mie,zero
1:  wfi
8000008c:	10500073          	wfi
    j     1b
80000090:	ffdff06f          	j	8000008c <_hart_halt+0x8>

80000094 <exit>:
#endif // PLF_HTIF_BASE

exit:
    nop
80000094:	00000013          	nop

80000098 <abort>:
abort:
    j     _hart_halt
80000098:	fedff06f          	j	80000084 <_hart_halt>

8000009c <app_init>:
    jr    t0
#endif // PLF_SMP_SUPPORT

    ## stubs
app_init:
    ret
8000009c:	00008067          	ret

800000a0 <plf_init_noreloc>:
extern void plf_init_relocate(void) __attribute__((weak));

extern char __bss_start[], __bss_end[];

void __init plf_init_noreloc(void)
{
800000a0:	1141                	addi	sp,sp,-16 # 4003fff0 <__STACK_START__+0x7f0>
800000a2:	c622                	sw	s0,12(sp)
800000a4:	0800                	addi	s0,sp,16
    // do nothing
}
800000a6:	0001                	nop
800000a8:	4432                	lw	s0,12(sp)
800000aa:	0141                	addi	sp,sp,16
800000ac:	8082                	ret

800000ae <plf_init_generic>:

void __init plf_init_generic(void)
{
800000ae:	1141                	addi	sp,sp,-16
800000b0:	c606                	sw	ra,12(sp)
800000b2:	c422                	sw	s0,8(sp)
800000b4:	0800                	addi	s0,sp,16
    // init BSS
    memset(__bss_start, 0, (size_t)(__bss_end - __bss_start));
800000b6:	ec018713          	addi	a4,gp,-320 # 40000640 <__BSS_END__>
800000ba:	e1018793          	addi	a5,gp,-496 # 40000590 <SystemCoreClock>
800000be:	40f707b3          	sub	a5,a4,a5
800000c2:	863e                	mv	a2,a5
800000c4:	4581                	li	a1,0
800000c6:	e1018513          	addi	a0,gp,-496 # 40000590 <SystemCoreClock>
800000ca:	482050ef          	jal	ra,8000554c <memset>

    memcpy((void*)&__data_target_start,
           (const void*)&__data_source_start,
           (&__data_target_end - &__data_target_start));
800000ce:	e1018713          	addi	a4,gp,-496 # 40000590 <SystemCoreClock>
800000d2:	88818793          	addi	a5,gp,-1912 # 40000008 <mach_plic_handler>
800000d6:	40f707b3          	sub	a5,a4,a5
    memcpy((void*)&__data_target_start,
800000da:	863e                	mv	a2,a5
800000dc:	800057b7          	lui	a5,0x80005
800000e0:	67078593          	addi	a1,a5,1648 # 80005670 <__data_source_start+0x0>
800000e4:	88818513          	addi	a0,gp,-1912 # 40000008 <mach_plic_handler>
800000e8:	44e050ef          	jal	ra,80005536 <memcpy>

    memcpy((void*)&__sdata_target_start,
              (const void*)&__sdata_source_start,
              (&__sdata_target_end - &__sdata_target_start));
800000ec:	88418713          	addi	a4,gp,-1916 # 40000004 <__sdata_target_end>
800000f0:	88018793          	addi	a5,gp,-1920 # 40000000 <_impure_ptr>
800000f4:	40f707b3          	sub	a5,a4,a5
    memcpy((void*)&__sdata_target_start,
800000f8:	863e                	mv	a2,a5
800000fa:	800057b7          	lui	a5,0x80005
800000fe:	66c78593          	addi	a1,a5,1644 # 8000566c <__data_source_start+0xfffffffc>
80000102:	88018513          	addi	a0,gp,-1920 # 40000000 <_impure_ptr>
80000106:	430050ef          	jal	ra,80005536 <memcpy>
}
8000010a:	0001                	nop
8000010c:	40b2                	lw	ra,12(sp)
8000010e:	4422                	lw	s0,8(sp)
80000110:	0141                	addi	sp,sp,16
80000112:	8082                	ret

Disassembly of section .text.crt:

80000140 <trap_entry>:
    .section ".text.crt.trap_entry","ax",@progbits
    .align 6
    .type trap_entry, @function
trap_entry:
    ## save context
    context_save
80000140:	fe512e23          	sw	t0,-4(sp)
80000144:	00010293          	mv	t0,sp
80000148:	f8010113          	addi	sp,sp,-128
8000014c:	ff017113          	andi	sp,sp,-16
80000150:	00112223          	sw	ra,4(sp)
80000154:	00512423          	sw	t0,8(sp)
80000158:	ffc2a283          	lw	t0,-4(t0)
8000015c:	00312623          	sw	gp,12(sp)
80000160:	00412823          	sw	tp,16(sp)
80000164:	00512a23          	sw	t0,20(sp)
80000168:	00612c23          	sw	t1,24(sp)
8000016c:	00712e23          	sw	t2,28(sp)
80000170:	02812023          	sw	s0,32(sp)
80000174:	02912223          	sw	s1,36(sp)
80000178:	02a12423          	sw	a0,40(sp)
8000017c:	02b12623          	sw	a1,44(sp)
80000180:	02c12823          	sw	a2,48(sp)
80000184:	02d12a23          	sw	a3,52(sp)
80000188:	02e12c23          	sw	a4,56(sp)
8000018c:	02f12e23          	sw	a5,60(sp)
80000190:	05012023          	sw	a6,64(sp)
80000194:	05112223          	sw	a7,68(sp)
80000198:	05212423          	sw	s2,72(sp)
8000019c:	05312623          	sw	s3,76(sp)
800001a0:	05412823          	sw	s4,80(sp)
800001a4:	05512a23          	sw	s5,84(sp)
800001a8:	05612c23          	sw	s6,88(sp)
800001ac:	05712e23          	sw	s7,92(sp)
800001b0:	07812023          	sw	s8,96(sp)
800001b4:	07912223          	sw	s9,100(sp)
800001b8:	07a12423          	sw	s10,104(sp)
800001bc:	07b12623          	sw	s11,108(sp)
800001c0:	07c12823          	sw	t3,112(sp)
800001c4:	07d12a23          	sw	t4,116(sp)
800001c8:	07e12c23          	sw	t5,120(sp)
800001cc:	07f12e23          	sw	t6,124(sp)
800001d0:	34002273          	csrr	tp,mscratch
800001d4:	34102373          	csrr	t1,mepc
800001d8:	00612023          	sw	t1,0(sp)
    ## save mstatus priv stack
    csrr s0, mstatus
800001dc:	30002473          	csrr	s0,mstatus
    ## load trap handler args
    csrr a0, mcause
800001e0:	34202573          	csrr	a0,mcause
    csrr a1, mepc
800001e4:	341025f3          	csrr	a1,mepc
    mv   a2, sp
800001e8:	00010613          	mv	a2,sp

    ## setup gp
    load_addrword_abs gp, __global_pointer$
800001ec:	400001b7          	lui	gp,0x40000
800001f0:	78018193          	addi	gp,gp,1920 # 40000780 <__global_pointer$>
    ## call trap handler
    load_addrword t0, trap_handler
800001f4:	800002b7          	lui	t0,0x80000
800001f8:	55028293          	addi	t0,t0,1360 # 80000550 <__data_source_start+0xffffaee0>
    jalr t0
800001fc:	000280e7          	jalr	t0

    ## restore mstatus priv stack
    csrw mstatus, s0
80000200:	30041073          	csrw	mstatus,s0
    ## restore context
    context_restore
80000204:	00012303          	lw	t1,0(sp)
80000208:	34131073          	csrw	mepc,t1
8000020c:	00c12183          	lw	gp,12(sp)
80000210:	01012203          	lw	tp,16(sp)
80000214:	01412283          	lw	t0,20(sp)
80000218:	01812303          	lw	t1,24(sp)
8000021c:	01c12383          	lw	t2,28(sp)
80000220:	02012403          	lw	s0,32(sp)
80000224:	02412483          	lw	s1,36(sp)
80000228:	02812503          	lw	a0,40(sp)
8000022c:	02c12583          	lw	a1,44(sp)
80000230:	03012603          	lw	a2,48(sp)
80000234:	03412683          	lw	a3,52(sp)
80000238:	03812703          	lw	a4,56(sp)
8000023c:	03c12783          	lw	a5,60(sp)
80000240:	04012803          	lw	a6,64(sp)
80000244:	04412883          	lw	a7,68(sp)
80000248:	04812903          	lw	s2,72(sp)
8000024c:	04c12983          	lw	s3,76(sp)
80000250:	05012a03          	lw	s4,80(sp)
80000254:	05412a83          	lw	s5,84(sp)
80000258:	05812b03          	lw	s6,88(sp)
8000025c:	05c12b83          	lw	s7,92(sp)
80000260:	06012c03          	lw	s8,96(sp)
80000264:	06412c83          	lw	s9,100(sp)
80000268:	06812d03          	lw	s10,104(sp)
8000026c:	06c12d83          	lw	s11,108(sp)
80000270:	07012e03          	lw	t3,112(sp)
80000274:	07412e83          	lw	t4,116(sp)
80000278:	07812f03          	lw	t5,120(sp)
8000027c:	07c12f83          	lw	t6,124(sp)
80000280:	00412083          	lw	ra,4(sp)
80000284:	00812103          	lw	sp,8(sp)
    mret
80000288:	30200073          	mret
	...

Disassembly of section .text:

800002c4 <PLIC_SetIrqHandler>:
/*
 * Set PLIC handler function for isr num
 */

void PLIC_SetIrqHandler (uint8_t target, uint32_t isr_num, irqfunc* func)
{
800002c4:	1101                	addi	sp,sp,-32
800002c6:	ce22                	sw	s0,28(sp)
800002c8:	1000                	addi	s0,sp,32
800002ca:	87aa                	mv	a5,a0
800002cc:	feb42423          	sw	a1,-24(s0)
800002d0:	fec42223          	sw	a2,-28(s0)
800002d4:	fef407a3          	sb	a5,-17(s0)
    if(target == Plic_Mach_Target) {
800002d8:	fef44783          	lbu	a5,-17(s0)
800002dc:	ef89                	bnez	a5,800002f6 <PLIC_SetIrqHandler+0x32>
        mach_plic_handler[isr_num] = func;
800002de:	400007b7          	lui	a5,0x40000
800002e2:	00878713          	addi	a4,a5,8 # 40000008 <mach_plic_handler>
800002e6:	fe842783          	lw	a5,-24(s0)
800002ea:	078a                	slli	a5,a5,0x2
800002ec:	97ba                	add	a5,a5,a4
800002ee:	fe442703          	lw	a4,-28(s0)
800002f2:	c398                	sw	a4,0(a5)
    } else {
        supervisor_plic_handler[isr_num] = func;
    }
}
800002f4:	a811                	j	80000308 <PLIC_SetIrqHandler+0x44>
        supervisor_plic_handler[isr_num] = func;
800002f6:	90818713          	addi	a4,gp,-1784 # 40000088 <supervisor_plic_handler>
800002fa:	fe842783          	lw	a5,-24(s0)
800002fe:	078a                	slli	a5,a5,0x2
80000300:	97ba                	add	a5,a5,a4
80000302:	fe442703          	lw	a4,-28(s0)
80000306:	c398                	sw	a4,0(a5)
}
80000308:	0001                	nop
8000030a:	4472                	lw	s0,28(sp)
8000030c:	6105                	addi	sp,sp,32
8000030e:	8082                	ret

80000310 <PLIC_SetPriority>:
/*
 * Set PLIC irq priority
 */

void PLIC_SetPriority (uint32_t isr_num, uint8_t pri)
{
80000310:	1101                	addi	sp,sp,-32
80000312:	ce22                	sw	s0,28(sp)
80000314:	1000                	addi	s0,sp,32
80000316:	fea42623          	sw	a0,-20(s0)
8000031a:	87ae                	mv	a5,a1
8000031c:	fef405a3          	sb	a5,-21(s0)
    PLIC->PRI[isr_num] = pri;
80000320:	0c0006b7          	lui	a3,0xc000
80000324:	feb44703          	lbu	a4,-21(s0)
80000328:	fec42783          	lw	a5,-20(s0)
8000032c:	078a                	slli	a5,a5,0x2
8000032e:	97b6                	add	a5,a5,a3
80000330:	c398                	sw	a4,0(a5)
}
80000332:	0001                	nop
80000334:	4472                	lw	s0,28(sp)
80000336:	6105                	addi	sp,sp,32
80000338:	8082                	ret

8000033a <PLIC_IntEnable>:
/*
 * Enable PLIC irq
 */

void PLIC_IntEnable (uint8_t target, uint32_t isr_num)
{
8000033a:	7179                	addi	sp,sp,-48
8000033c:	d622                	sw	s0,44(sp)
8000033e:	1800                	addi	s0,sp,48
80000340:	87aa                	mv	a5,a0
80000342:	fcb42c23          	sw	a1,-40(s0)
80000346:	fcf40fa3          	sb	a5,-33(s0)
	uint32_t value;

	//read - modify - write operation

    if(target == Plic_Mach_Target) {
8000034a:	fdf44783          	lbu	a5,-33(s0)
8000034e:	eb9d                	bnez	a5,80000384 <PLIC_IntEnable+0x4a>
    	value  = PLIC->MIEM0;
80000350:	0c000737          	lui	a4,0xc000
80000354:	6789                	lui	a5,0x2
80000356:	97ba                	add	a5,a5,a4
80000358:	439c                	lw	a5,0(a5)
8000035a:	fef42623          	sw	a5,-20(s0)
    	value |= (1<<isr_num);
8000035e:	fd842783          	lw	a5,-40(s0)
80000362:	4705                	li	a4,1
80000364:	00f717b3          	sll	a5,a4,a5
80000368:	873e                	mv	a4,a5
8000036a:	fec42783          	lw	a5,-20(s0)
8000036e:	8fd9                	or	a5,a5,a4
80000370:	fef42623          	sw	a5,-20(s0)
    	PLIC->MIEM0 = value;
80000374:	0c000737          	lui	a4,0xc000
80000378:	6789                	lui	a5,0x2
8000037a:	97ba                	add	a5,a5,a4
8000037c:	fec42703          	lw	a4,-20(s0)
80000380:	c398                	sw	a4,0(a5)
    } else {
    	value = PLIC->UIEM0;
    	value |= (1<<isr_num);
    	PLIC->UIEM0 = value;
    }
}
80000382:	a825                	j	800003ba <PLIC_IntEnable+0x80>
    	value = PLIC->UIEM0;
80000384:	0c000737          	lui	a4,0xc000
80000388:	6789                	lui	a5,0x2
8000038a:	97ba                	add	a5,a5,a4
8000038c:	0807a783          	lw	a5,128(a5) # 2080 <STACK_SIZE+0x1880>
80000390:	fef42623          	sw	a5,-20(s0)
    	value |= (1<<isr_num);
80000394:	fd842783          	lw	a5,-40(s0)
80000398:	4705                	li	a4,1
8000039a:	00f717b3          	sll	a5,a4,a5
8000039e:	873e                	mv	a4,a5
800003a0:	fec42783          	lw	a5,-20(s0)
800003a4:	8fd9                	or	a5,a5,a4
800003a6:	fef42623          	sw	a5,-20(s0)
    	PLIC->UIEM0 = value;
800003aa:	0c000737          	lui	a4,0xc000
800003ae:	6789                	lui	a5,0x2
800003b0:	97ba                	add	a5,a5,a4
800003b2:	fec42703          	lw	a4,-20(s0)
800003b6:	08e7a023          	sw	a4,128(a5) # 2080 <STACK_SIZE+0x1880>
}
800003ba:	0001                	nop
800003bc:	5432                	lw	s0,44(sp)
800003be:	6145                	addi	sp,sp,48
800003c0:	8082                	ret

800003c2 <PLIC_IntDisable>:
/*
 * Disable PLIC irq
 */

void PLIC_IntDisable (uint8_t target, uint32_t isr_num)
{
800003c2:	7179                	addi	sp,sp,-48
800003c4:	d622                	sw	s0,44(sp)
800003c6:	1800                	addi	s0,sp,48
800003c8:	87aa                	mv	a5,a0
800003ca:	fcb42c23          	sw	a1,-40(s0)
800003ce:	fcf40fa3          	sb	a5,-33(s0)
	uint32_t value;

	//read - modify - write operation

	if(target == Plic_Mach_Target) {
800003d2:	fdf44783          	lbu	a5,-33(s0)
800003d6:	ef8d                	bnez	a5,80000410 <PLIC_IntDisable+0x4e>
		value  = PLIC->MIEM0;
800003d8:	0c000737          	lui	a4,0xc000
800003dc:	6789                	lui	a5,0x2
800003de:	97ba                	add	a5,a5,a4
800003e0:	439c                	lw	a5,0(a5)
800003e2:	fef42623          	sw	a5,-20(s0)
		value &= ~(1<<isr_num);
800003e6:	fd842783          	lw	a5,-40(s0)
800003ea:	4705                	li	a4,1
800003ec:	00f717b3          	sll	a5,a4,a5
800003f0:	fff7c793          	not	a5,a5
800003f4:	873e                	mv	a4,a5
800003f6:	fec42783          	lw	a5,-20(s0)
800003fa:	8ff9                	and	a5,a5,a4
800003fc:	fef42623          	sw	a5,-20(s0)
		PLIC->MIEM0 = value;
80000400:	0c000737          	lui	a4,0xc000
80000404:	6789                	lui	a5,0x2
80000406:	97ba                	add	a5,a5,a4
80000408:	fec42703          	lw	a4,-20(s0)
8000040c:	c398                	sw	a4,0(a5)
	} else {
		value  = PLIC->UIEM0;
		value &= ~(1<<isr_num);
		PLIC->UIEM0 = value;
	}
}
8000040e:	a835                	j	8000044a <PLIC_IntDisable+0x88>
		value  = PLIC->UIEM0;
80000410:	0c000737          	lui	a4,0xc000
80000414:	6789                	lui	a5,0x2
80000416:	97ba                	add	a5,a5,a4
80000418:	0807a783          	lw	a5,128(a5) # 2080 <STACK_SIZE+0x1880>
8000041c:	fef42623          	sw	a5,-20(s0)
		value &= ~(1<<isr_num);
80000420:	fd842783          	lw	a5,-40(s0)
80000424:	4705                	li	a4,1
80000426:	00f717b3          	sll	a5,a4,a5
8000042a:	fff7c793          	not	a5,a5
8000042e:	873e                	mv	a4,a5
80000430:	fec42783          	lw	a5,-20(s0)
80000434:	8ff9                	and	a5,a5,a4
80000436:	fef42623          	sw	a5,-20(s0)
		PLIC->UIEM0 = value;
8000043a:	0c000737          	lui	a4,0xc000
8000043e:	6789                	lui	a5,0x2
80000440:	97ba                	add	a5,a5,a4
80000442:	fec42703          	lw	a4,-20(s0)
80000446:	08e7a023          	sw	a4,128(a5) # 2080 <STACK_SIZE+0x1880>
}
8000044a:	0001                	nop
8000044c:	5432                	lw	s0,44(sp)
8000044e:	6145                	addi	sp,sp,48
80000450:	8082                	ret

80000452 <PLIC_ClaimIrq>:
/*
 * Get current isr number
 */

uint32_t PLIC_ClaimIrq (uint8_t target)
{
80000452:	1101                	addi	sp,sp,-32
80000454:	ce22                	sw	s0,28(sp)
80000456:	1000                	addi	s0,sp,32
80000458:	87aa                	mv	a5,a0
8000045a:	fef407a3          	sb	a5,-17(s0)
	if(target == Plic_Mach_Target) {
8000045e:	fef44783          	lbu	a5,-17(s0)
80000462:	eb81                	bnez	a5,80000472 <PLIC_ClaimIrq+0x20>
		return (uint32_t)(PLIC->MICC);
80000464:	0c000737          	lui	a4,0xc000
80000468:	002007b7          	lui	a5,0x200
8000046c:	97ba                	add	a5,a5,a4
8000046e:	43dc                	lw	a5,4(a5)
80000470:	a039                	j	8000047e <PLIC_ClaimIrq+0x2c>
	} else {
		return (uint32_t)(PLIC->UICC);
80000472:	0c000737          	lui	a4,0xc000
80000476:	002017b7          	lui	a5,0x201
8000047a:	97ba                	add	a5,a5,a4
8000047c:	43dc                	lw	a5,4(a5)
	}
}
8000047e:	853e                	mv	a0,a5
80000480:	4472                	lw	s0,28(sp)
80000482:	6105                	addi	sp,sp,32
80000484:	8082                	ret

80000486 <PLIC_ClaimComplete>:
/*
 * Set current isr as completed
 */

void PLIC_ClaimComplete (uint8_t target, uint32_t isrnum)
{
80000486:	1101                	addi	sp,sp,-32
80000488:	ce22                	sw	s0,28(sp)
8000048a:	1000                	addi	s0,sp,32
8000048c:	87aa                	mv	a5,a0
8000048e:	feb42423          	sw	a1,-24(s0)
80000492:	fef407a3          	sb	a5,-17(s0)
	if(target == Plic_Mach_Target) {
80000496:	fef44783          	lbu	a5,-17(s0)
8000049a:	eb91                	bnez	a5,800004ae <PLIC_ClaimComplete+0x28>
		PLIC->MICC = isrnum;
8000049c:	0c000737          	lui	a4,0xc000
800004a0:	002007b7          	lui	a5,0x200
800004a4:	97ba                	add	a5,a5,a4
800004a6:	fe842703          	lw	a4,-24(s0)
800004aa:	c3d8                	sw	a4,4(a5)
	} else {
		PLIC->UICC = isrnum;
	}
}
800004ac:	a809                	j	800004be <PLIC_ClaimComplete+0x38>
		PLIC->UICC = isrnum;
800004ae:	0c000737          	lui	a4,0xc000
800004b2:	002017b7          	lui	a5,0x201
800004b6:	97ba                	add	a5,a5,a4
800004b8:	fe842703          	lw	a4,-24(s0)
800004bc:	c3d8                	sw	a4,4(a5)
}
800004be:	0001                	nop
800004c0:	4472                	lw	s0,28(sp)
800004c2:	6105                	addi	sp,sp,32
800004c4:	8082                	ret

800004c6 <PLIC_SetThreshold>:

/*
 * Set threshold for irqs
 */

void PLIC_SetThreshold(uint8_t target, uint32_t value) {
800004c6:	1101                	addi	sp,sp,-32
800004c8:	ce22                	sw	s0,28(sp)
800004ca:	1000                	addi	s0,sp,32
800004cc:	87aa                	mv	a5,a0
800004ce:	feb42423          	sw	a1,-24(s0)
800004d2:	fef407a3          	sb	a5,-17(s0)
	if(target == Plic_Mach_Target) {
800004d6:	fef44783          	lbu	a5,-17(s0)
800004da:	eb91                	bnez	a5,800004ee <PLIC_SetThreshold+0x28>
		PLIC->MTHR = value;
800004dc:	0c000737          	lui	a4,0xc000
800004e0:	002007b7          	lui	a5,0x200
800004e4:	97ba                	add	a5,a5,a4
800004e6:	fe842703          	lw	a4,-24(s0)
800004ea:	c398                	sw	a4,0(a5)
	} else {
		PLIC->UTHR = value;
	}
}
800004ec:	a809                	j	800004fe <PLIC_SetThreshold+0x38>
		PLIC->UTHR = value;
800004ee:	0c000737          	lui	a4,0xc000
800004f2:	002017b7          	lui	a5,0x201
800004f6:	97ba                	add	a5,a5,a4
800004f8:	fe842703          	lw	a4,-24(s0)
800004fc:	c398                	sw	a4,0(a5)
}
800004fe:	0001                	nop
80000500:	4472                	lw	s0,28(sp)
80000502:	6105                	addi	sp,sp,32
80000504:	8082                	ret

80000506 <PLIC_MachHandler>:


void PLIC_MachHandler(void) {
80000506:	1101                	addi	sp,sp,-32
80000508:	ce06                	sw	ra,28(sp)
8000050a:	cc22                	sw	s0,24(sp)
8000050c:	1000                	addi	s0,sp,32

	// handle interrupt
	uint32_t isr_num = PLIC_ClaimIrq(Plic_Mach_Target);
8000050e:	4501                	li	a0,0
80000510:	3789                	jal	80000452 <PLIC_ClaimIrq>
80000512:	fea42623          	sw	a0,-20(s0)
	// check if handler exist
	if(mach_plic_handler[isr_num] != NULL_IRQ) {
80000516:	400007b7          	lui	a5,0x40000
8000051a:	00878713          	addi	a4,a5,8 # 40000008 <mach_plic_handler>
8000051e:	fec42783          	lw	a5,-20(s0)
80000522:	078a                	slli	a5,a5,0x2
80000524:	97ba                	add	a5,a5,a4
80000526:	439c                	lw	a5,0(a5)
80000528:	cf99                	beqz	a5,80000546 <PLIC_MachHandler+0x40>
		// call isr handler
		mach_plic_handler[isr_num]();
8000052a:	400007b7          	lui	a5,0x40000
8000052e:	00878713          	addi	a4,a5,8 # 40000008 <mach_plic_handler>
80000532:	fec42783          	lw	a5,-20(s0)
80000536:	078a                	slli	a5,a5,0x2
80000538:	97ba                	add	a5,a5,a4
8000053a:	439c                	lw	a5,0(a5)
8000053c:	9782                	jalr	a5
		// set isr completes
		PLIC_ClaimComplete(Plic_Mach_Target, isr_num);
8000053e:	fec42583          	lw	a1,-20(s0)
80000542:	4501                	li	a0,0
80000544:	3789                	jal	80000486 <PLIC_ClaimComplete>
	}
}
80000546:	0001                	nop
80000548:	40f2                	lw	ra,28(sp)
8000054a:	4462                	lw	s0,24(sp)
8000054c:	6105                	addi	sp,sp,32
8000054e:	8082                	ret

80000550 <trap_handler>:
#define MCAUSE_EXCEPT_STAMOADDRMISALGN  0x6
#define MCAUSE_EXCEPT_STAMOACCSFAULT    0x7
#define MCAUSE_EXCEPT_ECALLFRM_M_MODE   0xB

void trap_handler (void)
{
80000550:	1101                	addi	sp,sp,-32
80000552:	ce06                	sw	ra,28(sp)
80000554:	cc22                	sw	s0,24(sp)
80000556:	1000                	addi	s0,sp,32
	uint32_t mcause_val = read_csr(mcause);
80000558:	342027f3          	csrr	a5,mcause
8000055c:	fef42623          	sw	a5,-20(s0)
80000560:	fec42783          	lw	a5,-20(s0)
80000564:	fef42423          	sw	a5,-24(s0)

	if((mcause_val & MCAUSE_INTERRUPT_FLAG) == 0) {
80000568:	fe842783          	lw	a5,-24(s0)
8000056c:	0207c463          	bltz	a5,80000594 <trap_handler+0x44>
		// handle exception
		switch (mcause_val & MCAUSE_EXCEPT_MASK)
80000570:	fe842783          	lw	a5,-24(s0)
80000574:	8bbd                	andi	a5,a5,15
80000576:	472d                	li	a4,11
80000578:	00f76b63          	bltu	a4,a5,8000058e <trap_handler+0x3e>
8000057c:	00279713          	slli	a4,a5,0x2
80000580:	800057b7          	lui	a5,0x80005
80000584:	55c78793          	addi	a5,a5,1372 # 8000555c <__data_source_start+0xfffffeec>
80000588:	97ba                	add	a5,a5,a4
8000058a:	439c                	lw	a5,0(a5)
8000058c:	8782                	jr	a5
			case MCAUSE_EXCEPT_ECALLFRM_M_MODE:
				break;

			default: // MCAUSE_EXCEPT UNKNOWN

				break;
8000058e:	0001                	nop
		}

		while(1) {}; //TRAP
80000590:	0001                	nop
80000592:	bffd                	j	80000590 <trap_handler+0x40>
	} else {
		// handle interrupt
		PLIC_MachHandler();
80000594:	3f8d                	jal	80000506 <PLIC_MachHandler>
	}
}
80000596:	0001                	nop
80000598:	40f2                	lw	ra,28(sp)
8000059a:	4462                	lw	s0,24(sp)
8000059c:	6105                	addi	sp,sp,32
8000059e:	8082                	ret

800005a0 <PrintChar>:
 *
 * @param  pStr	Storage string.
 * @param  c    Character to write.
 */
void PrintChar(char c)
{
800005a0:	1101                	addi	sp,sp,-32
800005a2:	ce06                	sw	ra,28(sp)
800005a4:	cc22                	sw	s0,24(sp)
800005a6:	1000                	addi	s0,sp,32
800005a8:	87aa                	mv	a5,a0
800005aa:	fef407a3          	sb	a5,-17(s0)
	retarget_put_char(c);
800005ae:	fef44783          	lbu	a5,-17(s0)
800005b2:	853e                	mv	a0,a5
800005b4:	32d000ef          	jal	ra,800010e0 <retarget_put_char>
}
800005b8:	0001                	nop
800005ba:	40f2                	lw	ra,28(sp)
800005bc:	4462                	lw	s0,24(sp)
800005be:	6105                	addi	sp,sp,32
800005c0:	8082                	ret

800005c2 <PutChar>:
 *
 * @param  pStr	Storage string.
 * @param  c    Character to write.
 */
signed int PutChar(char *pStr, char c)
{
800005c2:	1101                	addi	sp,sp,-32
800005c4:	ce22                	sw	s0,28(sp)
800005c6:	1000                	addi	s0,sp,32
800005c8:	fea42623          	sw	a0,-20(s0)
800005cc:	87ae                	mv	a5,a1
800005ce:	fef405a3          	sb	a5,-21(s0)
    *pStr = c;
800005d2:	fec42783          	lw	a5,-20(s0)
800005d6:	feb44703          	lbu	a4,-21(s0)
800005da:	00e78023          	sb	a4,0(a5)
    return 1;
800005de:	4785                	li	a5,1
}
800005e0:	853e                	mv	a0,a5
800005e2:	4472                	lw	s0,28(sp)
800005e4:	6105                	addi	sp,sp,32
800005e6:	8082                	ret

800005e8 <PutString>:
 * @param  pStr     Storage string.
 * @param  pSource  Source string.
 * @return  The size of the written
 */
signed int PutString(char *pStr, const char *pSource)
{
800005e8:	7179                	addi	sp,sp,-48
800005ea:	d622                	sw	s0,44(sp)
800005ec:	1800                	addi	s0,sp,48
800005ee:	fca42e23          	sw	a0,-36(s0)
800005f2:	fcb42c23          	sw	a1,-40(s0)
    signed int num = 0;
800005f6:	fe042623          	sw	zero,-20(s0)

    while (*pSource != 0) {
800005fa:	a035                	j	80000626 <PutString+0x3e>

        *pStr++ = *pSource++;
800005fc:	fd842703          	lw	a4,-40(s0)
80000600:	00170793          	addi	a5,a4,1 # c000001 <STACK_SIZE+0xbfff801>
80000604:	fcf42c23          	sw	a5,-40(s0)
80000608:	fdc42783          	lw	a5,-36(s0)
8000060c:	00178693          	addi	a3,a5,1
80000610:	fcd42e23          	sw	a3,-36(s0)
80000614:	00074703          	lbu	a4,0(a4)
80000618:	00e78023          	sb	a4,0(a5)
        num++;
8000061c:	fec42783          	lw	a5,-20(s0)
80000620:	0785                	addi	a5,a5,1
80000622:	fef42623          	sw	a5,-20(s0)
    while (*pSource != 0) {
80000626:	fd842783          	lw	a5,-40(s0)
8000062a:	0007c783          	lbu	a5,0(a5)
8000062e:	f7f9                	bnez	a5,800005fc <PutString+0x14>
    }

    return num;
80000630:	fec42783          	lw	a5,-20(s0)
}
80000634:	853e                	mv	a0,a5
80000636:	5432                	lw	s0,44(sp)
80000638:	6145                	addi	sp,sp,48
8000063a:	8082                	ret

8000063c <PutUnsignedInt>:
signed int PutUnsignedInt(
    char *pStr,
    char fill,
    signed int width,
    unsigned int value)
{
8000063c:	7179                	addi	sp,sp,-48
8000063e:	d606                	sw	ra,44(sp)
80000640:	d422                	sw	s0,40(sp)
80000642:	1800                	addi	s0,sp,48
80000644:	fca42e23          	sw	a0,-36(s0)
80000648:	87ae                	mv	a5,a1
8000064a:	fcc42a23          	sw	a2,-44(s0)
8000064e:	fcd42823          	sw	a3,-48(s0)
80000652:	fcf40da3          	sb	a5,-37(s0)
    signed int num = 0;
80000656:	fe042623          	sw	zero,-20(s0)

    /* Take current digit into account when calculating width */
    width--;
8000065a:	fd442783          	lw	a5,-44(s0)
8000065e:	17fd                	addi	a5,a5,-1
80000660:	fcf42a23          	sw	a5,-44(s0)

    /* Recursively write upper digits */
    if ((value / 10) > 0) {
80000664:	fd042703          	lw	a4,-48(s0)
80000668:	47a5                	li	a5,9
8000066a:	04e7ff63          	bgeu	a5,a4,800006c8 <PutUnsignedInt+0x8c>

        num = PutUnsignedInt(pStr, fill, width, value / 10);
8000066e:	fd042703          	lw	a4,-48(s0)
80000672:	47a9                	li	a5,10
80000674:	02f75733          	divu	a4,a4,a5
80000678:	fdb44783          	lbu	a5,-37(s0)
8000067c:	86ba                	mv	a3,a4
8000067e:	fd442603          	lw	a2,-44(s0)
80000682:	85be                	mv	a1,a5
80000684:	fdc42503          	lw	a0,-36(s0)
80000688:	3f55                	jal	8000063c <PutUnsignedInt>
8000068a:	fea42623          	sw	a0,-20(s0)
        pStr += num;
8000068e:	fec42783          	lw	a5,-20(s0)
80000692:	fdc42703          	lw	a4,-36(s0)
80000696:	97ba                	add	a5,a5,a4
80000698:	fcf42e23          	sw	a5,-36(s0)
8000069c:	a815                	j	800006d0 <PutUnsignedInt+0x94>
    /* Write filler characters */
    else {

        while (width > 0) {

            PutChar(pStr, fill);
8000069e:	fdb44783          	lbu	a5,-37(s0)
800006a2:	85be                	mv	a1,a5
800006a4:	fdc42503          	lw	a0,-36(s0)
800006a8:	3f29                	jal	800005c2 <PutChar>
            pStr++;
800006aa:	fdc42783          	lw	a5,-36(s0)
800006ae:	0785                	addi	a5,a5,1
800006b0:	fcf42e23          	sw	a5,-36(s0)
            num++;
800006b4:	fec42783          	lw	a5,-20(s0)
800006b8:	0785                	addi	a5,a5,1
800006ba:	fef42623          	sw	a5,-20(s0)
            width--;
800006be:	fd442783          	lw	a5,-44(s0)
800006c2:	17fd                	addi	a5,a5,-1
800006c4:	fcf42a23          	sw	a5,-44(s0)
        while (width > 0) {
800006c8:	fd442783          	lw	a5,-44(s0)
800006cc:	fcf049e3          	bgtz	a5,8000069e <PutUnsignedInt+0x62>
        }
    }

    /* Write lower digit */
    num += PutChar(pStr, (value % 10) + '0');
800006d0:	fd042703          	lw	a4,-48(s0)
800006d4:	47a9                	li	a5,10
800006d6:	02f777b3          	remu	a5,a4,a5
800006da:	0ff7f793          	zext.b	a5,a5
800006de:	03078793          	addi	a5,a5,48
800006e2:	0ff7f793          	zext.b	a5,a5
800006e6:	85be                	mv	a1,a5
800006e8:	fdc42503          	lw	a0,-36(s0)
800006ec:	3dd9                	jal	800005c2 <PutChar>
800006ee:	872a                	mv	a4,a0
800006f0:	fec42783          	lw	a5,-20(s0)
800006f4:	97ba                	add	a5,a5,a4
800006f6:	fef42623          	sw	a5,-20(s0)

    return num;
800006fa:	fec42783          	lw	a5,-20(s0)
}
800006fe:	853e                	mv	a0,a5
80000700:	50b2                	lw	ra,44(sp)
80000702:	5422                	lw	s0,40(sp)
80000704:	6145                	addi	sp,sp,48
80000706:	8082                	ret

80000708 <PutSignedInt>:
signed int PutSignedInt(
    char *pStr,
    char fill,
    signed int width,
    signed int value)
{
80000708:	7179                	addi	sp,sp,-48
8000070a:	d606                	sw	ra,44(sp)
8000070c:	d422                	sw	s0,40(sp)
8000070e:	1800                	addi	s0,sp,48
80000710:	fca42e23          	sw	a0,-36(s0)
80000714:	87ae                	mv	a5,a1
80000716:	fcc42a23          	sw	a2,-44(s0)
8000071a:	fcd42823          	sw	a3,-48(s0)
8000071e:	fcf40da3          	sb	a5,-37(s0)
    signed int num = 0;
80000722:	fe042623          	sw	zero,-20(s0)
    unsigned int absolute;

    /* Compute absolute value */
    if (value < 0) {
80000726:	fd042783          	lw	a5,-48(s0)
8000072a:	0007d963          	bgez	a5,8000073c <PutSignedInt+0x34>

        absolute = -value;
8000072e:	fd042783          	lw	a5,-48(s0)
80000732:	40f007b3          	neg	a5,a5
80000736:	fef42423          	sw	a5,-24(s0)
8000073a:	a029                	j	80000744 <PutSignedInt+0x3c>
    }
    else {

        absolute = value;
8000073c:	fd042783          	lw	a5,-48(s0)
80000740:	fef42423          	sw	a5,-24(s0)
    }

    /* Take current digit into account when calculating width */
    width--;
80000744:	fd442783          	lw	a5,-44(s0)
80000748:	17fd                	addi	a5,a5,-1
8000074a:	fcf42a23          	sw	a5,-44(s0)

    /* Recursively write upper digits */
    if ((absolute / 10) > 0) {
8000074e:	fe842703          	lw	a4,-24(s0)
80000752:	47a5                	li	a5,9
80000754:	06e7f363          	bgeu	a5,a4,800007ba <PutSignedInt+0xb2>

        if (value < 0) {
80000758:	fd042783          	lw	a5,-48(s0)
8000075c:	0207d663          	bgez	a5,80000788 <PutSignedInt+0x80>

            num = PutSignedInt(pStr, fill, width, -(absolute / 10));
80000760:	fe842703          	lw	a4,-24(s0)
80000764:	47a9                	li	a5,10
80000766:	02f757b3          	divu	a5,a4,a5
8000076a:	40f007b3          	neg	a5,a5
8000076e:	873e                	mv	a4,a5
80000770:	fdb44783          	lbu	a5,-37(s0)
80000774:	86ba                	mv	a3,a4
80000776:	fd442603          	lw	a2,-44(s0)
8000077a:	85be                	mv	a1,a5
8000077c:	fdc42503          	lw	a0,-36(s0)
80000780:	3761                	jal	80000708 <PutSignedInt>
80000782:	fea42623          	sw	a0,-20(s0)
80000786:	a015                	j	800007aa <PutSignedInt+0xa2>
        }
        else {

            num = PutSignedInt(pStr, fill, width, absolute / 10);
80000788:	fe842703          	lw	a4,-24(s0)
8000078c:	47a9                	li	a5,10
8000078e:	02f757b3          	divu	a5,a4,a5
80000792:	873e                	mv	a4,a5
80000794:	fdb44783          	lbu	a5,-37(s0)
80000798:	86ba                	mv	a3,a4
8000079a:	fd442603          	lw	a2,-44(s0)
8000079e:	85be                	mv	a1,a5
800007a0:	fdc42503          	lw	a0,-36(s0)
800007a4:	3795                	jal	80000708 <PutSignedInt>
800007a6:	fea42623          	sw	a0,-20(s0)
        }
        pStr += num;
800007aa:	fec42783          	lw	a5,-20(s0)
800007ae:	fdc42703          	lw	a4,-36(s0)
800007b2:	97ba                	add	a5,a5,a4
800007b4:	fcf42e23          	sw	a5,-36(s0)
800007b8:	a885                	j	80000828 <PutSignedInt+0x120>
    }
    else {

        /* Reserve space for sign */
        if (value < 0) {
800007ba:	fd042783          	lw	a5,-48(s0)
800007be:	0207dd63          	bgez	a5,800007f8 <PutSignedInt+0xf0>

            width--;
800007c2:	fd442783          	lw	a5,-44(s0)
800007c6:	17fd                	addi	a5,a5,-1
800007c8:	fcf42a23          	sw	a5,-44(s0)
        }

        /* Write filler characters */
        while (width > 0) {
800007cc:	a035                	j	800007f8 <PutSignedInt+0xf0>

            PutChar(pStr, fill);
800007ce:	fdb44783          	lbu	a5,-37(s0)
800007d2:	85be                	mv	a1,a5
800007d4:	fdc42503          	lw	a0,-36(s0)
800007d8:	33ed                	jal	800005c2 <PutChar>
            pStr++;
800007da:	fdc42783          	lw	a5,-36(s0)
800007de:	0785                	addi	a5,a5,1
800007e0:	fcf42e23          	sw	a5,-36(s0)
            num++;
800007e4:	fec42783          	lw	a5,-20(s0)
800007e8:	0785                	addi	a5,a5,1
800007ea:	fef42623          	sw	a5,-20(s0)
            width--;
800007ee:	fd442783          	lw	a5,-44(s0)
800007f2:	17fd                	addi	a5,a5,-1
800007f4:	fcf42a23          	sw	a5,-44(s0)
        while (width > 0) {
800007f8:	fd442783          	lw	a5,-44(s0)
800007fc:	fcf049e3          	bgtz	a5,800007ce <PutSignedInt+0xc6>
        }

        /* Write sign */
        if (value < 0) {
80000800:	fd042783          	lw	a5,-48(s0)
80000804:	0207d263          	bgez	a5,80000828 <PutSignedInt+0x120>

            num += PutChar(pStr, '-');
80000808:	02d00593          	li	a1,45
8000080c:	fdc42503          	lw	a0,-36(s0)
80000810:	3b4d                	jal	800005c2 <PutChar>
80000812:	872a                	mv	a4,a0
80000814:	fec42783          	lw	a5,-20(s0)
80000818:	97ba                	add	a5,a5,a4
8000081a:	fef42623          	sw	a5,-20(s0)
            pStr++;
8000081e:	fdc42783          	lw	a5,-36(s0)
80000822:	0785                	addi	a5,a5,1
80000824:	fcf42e23          	sw	a5,-36(s0)
        }
    }

    /* Write lower digit */
    num += PutChar(pStr, (absolute % 10) + '0');
80000828:	fe842703          	lw	a4,-24(s0)
8000082c:	47a9                	li	a5,10
8000082e:	02f777b3          	remu	a5,a4,a5
80000832:	0ff7f793          	zext.b	a5,a5
80000836:	03078793          	addi	a5,a5,48
8000083a:	0ff7f793          	zext.b	a5,a5
8000083e:	85be                	mv	a1,a5
80000840:	fdc42503          	lw	a0,-36(s0)
80000844:	3bbd                	jal	800005c2 <PutChar>
80000846:	872a                	mv	a4,a0
80000848:	fec42783          	lw	a5,-20(s0)
8000084c:	97ba                	add	a5,a5,a4
8000084e:	fef42623          	sw	a5,-20(s0)

    return num;
80000852:	fec42783          	lw	a5,-20(s0)
}
80000856:	853e                	mv	a0,a5
80000858:	50b2                	lw	ra,44(sp)
8000085a:	5422                	lw	s0,40(sp)
8000085c:	6145                	addi	sp,sp,48
8000085e:	8082                	ret

80000860 <PutHexa>:
    char *pStr,
    char fill,
    signed int width,
    unsigned char maj,
    unsigned int value)
{
80000860:	7179                	addi	sp,sp,-48
80000862:	d606                	sw	ra,44(sp)
80000864:	d422                	sw	s0,40(sp)
80000866:	1800                	addi	s0,sp,48
80000868:	fca42e23          	sw	a0,-36(s0)
8000086c:	87ae                	mv	a5,a1
8000086e:	fcc42a23          	sw	a2,-44(s0)
80000872:	fce42823          	sw	a4,-48(s0)
80000876:	fcf40da3          	sb	a5,-37(s0)
8000087a:	87b6                	mv	a5,a3
8000087c:	fcf40d23          	sb	a5,-38(s0)
    signed int num = 0;
80000880:	fe042623          	sw	zero,-20(s0)

    /* Decrement width */
    width--;
80000884:	fd442783          	lw	a5,-44(s0)
80000888:	17fd                	addi	a5,a5,-1
8000088a:	fcf42a23          	sw	a5,-44(s0)

    /* Recursively output upper digits */
    if ((value >> 4) > 0) {
8000088e:	fd042783          	lw	a5,-48(s0)
80000892:	8391                	srli	a5,a5,0x4
80000894:	c3b5                	beqz	a5,800008f8 <PutHexa+0x98>

        num += PutHexa(pStr, fill, width, maj, value >> 4);
80000896:	fd042783          	lw	a5,-48(s0)
8000089a:	0047d713          	srli	a4,a5,0x4
8000089e:	fda44683          	lbu	a3,-38(s0)
800008a2:	fdb44783          	lbu	a5,-37(s0)
800008a6:	fd442603          	lw	a2,-44(s0)
800008aa:	85be                	mv	a1,a5
800008ac:	fdc42503          	lw	a0,-36(s0)
800008b0:	3f45                	jal	80000860 <PutHexa>
800008b2:	872a                	mv	a4,a0
800008b4:	fec42783          	lw	a5,-20(s0)
800008b8:	97ba                	add	a5,a5,a4
800008ba:	fef42623          	sw	a5,-20(s0)
        pStr += num;
800008be:	fec42783          	lw	a5,-20(s0)
800008c2:	fdc42703          	lw	a4,-36(s0)
800008c6:	97ba                	add	a5,a5,a4
800008c8:	fcf42e23          	sw	a5,-36(s0)
800008cc:	a815                	j	80000900 <PutHexa+0xa0>
    /* Write filler chars */
    else {

        while (width > 0) {

            PutChar(pStr, fill);
800008ce:	fdb44783          	lbu	a5,-37(s0)
800008d2:	85be                	mv	a1,a5
800008d4:	fdc42503          	lw	a0,-36(s0)
800008d8:	31ed                	jal	800005c2 <PutChar>
            pStr++;
800008da:	fdc42783          	lw	a5,-36(s0)
800008de:	0785                	addi	a5,a5,1
800008e0:	fcf42e23          	sw	a5,-36(s0)
            num++;
800008e4:	fec42783          	lw	a5,-20(s0)
800008e8:	0785                	addi	a5,a5,1
800008ea:	fef42623          	sw	a5,-20(s0)
            width--;
800008ee:	fd442783          	lw	a5,-44(s0)
800008f2:	17fd                	addi	a5,a5,-1
800008f4:	fcf42a23          	sw	a5,-44(s0)
        while (width > 0) {
800008f8:	fd442783          	lw	a5,-44(s0)
800008fc:	fcf049e3          	bgtz	a5,800008ce <PutHexa+0x6e>
        }
    }

    /* Write current digit */
    if ((value & 0xF) < 10) {
80000900:	fd042783          	lw	a5,-48(s0)
80000904:	00f7f713          	andi	a4,a5,15
80000908:	47a5                	li	a5,9
8000090a:	02e7e263          	bltu	a5,a4,8000092e <PutHexa+0xce>

        PutChar(pStr, (value & 0xF) + '0');
8000090e:	fd042783          	lw	a5,-48(s0)
80000912:	0ff7f793          	zext.b	a5,a5
80000916:	8bbd                	andi	a5,a5,15
80000918:	0ff7f793          	zext.b	a5,a5
8000091c:	03078793          	addi	a5,a5,48
80000920:	0ff7f793          	zext.b	a5,a5
80000924:	85be                	mv	a1,a5
80000926:	fdc42503          	lw	a0,-36(s0)
8000092a:	3961                	jal	800005c2 <PutChar>
8000092c:	a099                	j	80000972 <PutHexa+0x112>
    }
    else if (maj) {
8000092e:	fda44783          	lbu	a5,-38(s0)
80000932:	c38d                	beqz	a5,80000954 <PutHexa+0xf4>

        PutChar(pStr, (value & 0xF) - 10 + 'A');
80000934:	fd042783          	lw	a5,-48(s0)
80000938:	0ff7f793          	zext.b	a5,a5
8000093c:	8bbd                	andi	a5,a5,15
8000093e:	0ff7f793          	zext.b	a5,a5
80000942:	03778793          	addi	a5,a5,55
80000946:	0ff7f793          	zext.b	a5,a5
8000094a:	85be                	mv	a1,a5
8000094c:	fdc42503          	lw	a0,-36(s0)
80000950:	398d                	jal	800005c2 <PutChar>
80000952:	a005                	j	80000972 <PutHexa+0x112>
    }
    else {

        PutChar(pStr, (value & 0xF) - 10 + 'a');
80000954:	fd042783          	lw	a5,-48(s0)
80000958:	0ff7f793          	zext.b	a5,a5
8000095c:	8bbd                	andi	a5,a5,15
8000095e:	0ff7f793          	zext.b	a5,a5
80000962:	05778793          	addi	a5,a5,87
80000966:	0ff7f793          	zext.b	a5,a5
8000096a:	85be                	mv	a1,a5
8000096c:	fdc42503          	lw	a0,-36(s0)
80000970:	3989                	jal	800005c2 <PutChar>
    }
    num++;
80000972:	fec42783          	lw	a5,-20(s0)
80000976:	0785                	addi	a5,a5,1
80000978:	fef42623          	sw	a5,-20(s0)

    return num;
8000097c:	fec42783          	lw	a5,-20(s0)
}
80000980:	853e                	mv	a0,a5
80000982:	50b2                	lw	ra,44(sp)
80000984:	5422                	lw	s0,40(sp)
80000986:	6145                	addi	sp,sp,48
80000988:	8082                	ret

8000098a <vsnprintf>:
 * @param ap      Argument list.
 *
 * @return  The number of characters written.
 */
signed int vsnprintf(char *pStr, size_t length, const char *pFormat, va_list ap)
{
8000098a:	7179                	addi	sp,sp,-48
8000098c:	d606                	sw	ra,44(sp)
8000098e:	d422                	sw	s0,40(sp)
80000990:	1800                	addi	s0,sp,48
80000992:	fca42e23          	sw	a0,-36(s0)
80000996:	fcb42c23          	sw	a1,-40(s0)
8000099a:	fcc42a23          	sw	a2,-44(s0)
8000099e:	fcd42823          	sw	a3,-48(s0)
    char          fill;
    unsigned char width;
    signed int    num = 0;
800009a2:	fe042423          	sw	zero,-24(s0)
    signed int    size = 0;
800009a6:	fe042223          	sw	zero,-28(s0)

    /* Clear the string */
    if (pStr) {
800009aa:	fdc42783          	lw	a5,-36(s0)
800009ae:	26078163          	beqz	a5,80000c10 <vsnprintf+0x286>

        *pStr = 0;
800009b2:	fdc42783          	lw	a5,-36(s0)
800009b6:	00078023          	sb	zero,0(a5)
    }

    /* Phase string */
    while (*pFormat != 0 && size < length) {
800009ba:	ac99                	j	80000c10 <vsnprintf+0x286>

        /* Normal character */
        if (*pFormat != '%') {
800009bc:	fd442783          	lw	a5,-44(s0)
800009c0:	0007c703          	lbu	a4,0(a5)
800009c4:	02500793          	li	a5,37
800009c8:	02f70863          	beq	a4,a5,800009f8 <vsnprintf+0x6e>

            *pStr++ = *pFormat++;
800009cc:	fd442703          	lw	a4,-44(s0)
800009d0:	00170793          	addi	a5,a4,1
800009d4:	fcf42a23          	sw	a5,-44(s0)
800009d8:	fdc42783          	lw	a5,-36(s0)
800009dc:	00178693          	addi	a3,a5,1
800009e0:	fcd42e23          	sw	a3,-36(s0)
800009e4:	00074703          	lbu	a4,0(a4)
800009e8:	00e78023          	sb	a4,0(a5)
            size++;
800009ec:	fe442783          	lw	a5,-28(s0)
800009f0:	0785                	addi	a5,a5,1
800009f2:	fef42223          	sw	a5,-28(s0)
800009f6:	ac29                	j	80000c10 <vsnprintf+0x286>
        }
        /* Escaped '%' */
        else if (*(pFormat+1) == '%') {
800009f8:	fd442783          	lw	a5,-44(s0)
800009fc:	0785                	addi	a5,a5,1
800009fe:	0007c703          	lbu	a4,0(a5)
80000a02:	02500793          	li	a5,37
80000a06:	02f71763          	bne	a4,a5,80000a34 <vsnprintf+0xaa>

            *pStr++ = '%';
80000a0a:	fdc42783          	lw	a5,-36(s0)
80000a0e:	00178713          	addi	a4,a5,1
80000a12:	fce42e23          	sw	a4,-36(s0)
80000a16:	02500713          	li	a4,37
80000a1a:	00e78023          	sb	a4,0(a5)
            pFormat += 2;
80000a1e:	fd442783          	lw	a5,-44(s0)
80000a22:	0789                	addi	a5,a5,2
80000a24:	fcf42a23          	sw	a5,-44(s0)
            size++;
80000a28:	fe442783          	lw	a5,-28(s0)
80000a2c:	0785                	addi	a5,a5,1
80000a2e:	fef42223          	sw	a5,-28(s0)
80000a32:	aaf9                	j	80000c10 <vsnprintf+0x286>
        }
        /* Token delimiter */
        else {

            fill = ' ';
80000a34:	02000793          	li	a5,32
80000a38:	fef407a3          	sb	a5,-17(s0)
            width = 0;
80000a3c:	fe040723          	sb	zero,-18(s0)
            pFormat++;
80000a40:	fd442783          	lw	a5,-44(s0)
80000a44:	0785                	addi	a5,a5,1
80000a46:	fcf42a23          	sw	a5,-44(s0)

            /* Parse filler */
            if (*pFormat == '0') {
80000a4a:	fd442783          	lw	a5,-44(s0)
80000a4e:	0007c703          	lbu	a4,0(a5)
80000a52:	03000793          	li	a5,48
80000a56:	04f71563          	bne	a4,a5,80000aa0 <vsnprintf+0x116>

                fill = '0';
80000a5a:	03000793          	li	a5,48
80000a5e:	fef407a3          	sb	a5,-17(s0)
                pFormat++;
80000a62:	fd442783          	lw	a5,-44(s0)
80000a66:	0785                	addi	a5,a5,1
80000a68:	fcf42a23          	sw	a5,-44(s0)
            }

            /* Parse width */
            while ((*pFormat >= '0') && (*pFormat <= '9')) {
80000a6c:	a815                	j	80000aa0 <vsnprintf+0x116>

                width = (width*10) + *pFormat-'0';
80000a6e:	fee44783          	lbu	a5,-18(s0)
80000a72:	873e                	mv	a4,a5
80000a74:	87ba                	mv	a5,a4
80000a76:	078a                	slli	a5,a5,0x2
80000a78:	97ba                	add	a5,a5,a4
80000a7a:	0786                	slli	a5,a5,0x1
80000a7c:	0ff7f713          	zext.b	a4,a5
80000a80:	fd442783          	lw	a5,-44(s0)
80000a84:	0007c783          	lbu	a5,0(a5)
80000a88:	97ba                	add	a5,a5,a4
80000a8a:	0ff7f793          	zext.b	a5,a5
80000a8e:	fd078793          	addi	a5,a5,-48
80000a92:	fef40723          	sb	a5,-18(s0)
                pFormat++;
80000a96:	fd442783          	lw	a5,-44(s0)
80000a9a:	0785                	addi	a5,a5,1
80000a9c:	fcf42a23          	sw	a5,-44(s0)
            while ((*pFormat >= '0') && (*pFormat <= '9')) {
80000aa0:	fd442783          	lw	a5,-44(s0)
80000aa4:	0007c703          	lbu	a4,0(a5)
80000aa8:	02f00793          	li	a5,47
80000aac:	00e7fa63          	bgeu	a5,a4,80000ac0 <vsnprintf+0x136>
80000ab0:	fd442783          	lw	a5,-44(s0)
80000ab4:	0007c703          	lbu	a4,0(a5)
80000ab8:	03900793          	li	a5,57
80000abc:	fae7f9e3          	bgeu	a5,a4,80000a6e <vsnprintf+0xe4>
            }

            /* Check if there is enough space */
            if (size + width > length) {
80000ac0:	fee44703          	lbu	a4,-18(s0)
80000ac4:	fe442783          	lw	a5,-28(s0)
80000ac8:	97ba                	add	a5,a5,a4
80000aca:	873e                	mv	a4,a5
80000acc:	fd842783          	lw	a5,-40(s0)
80000ad0:	00e7fe63          	bgeu	a5,a4,80000aec <vsnprintf+0x162>

                width = length - size;
80000ad4:	fd842783          	lw	a5,-40(s0)
80000ad8:	0ff7f713          	zext.b	a4,a5
80000adc:	fe442783          	lw	a5,-28(s0)
80000ae0:	0ff7f793          	zext.b	a5,a5
80000ae4:	40f707b3          	sub	a5,a4,a5
80000ae8:	fef40723          	sb	a5,-18(s0)
            }

            /* Parse type */
            switch (*pFormat) {
80000aec:	fd442783          	lw	a5,-44(s0)
80000af0:	0007c783          	lbu	a5,0(a5)
80000af4:	fa878793          	addi	a5,a5,-88
80000af8:	02000713          	li	a4,32
80000afc:	0ef76563          	bltu	a4,a5,80000be6 <vsnprintf+0x25c>
80000b00:	00279713          	slli	a4,a5,0x2
80000b04:	800057b7          	lui	a5,0x80005
80000b08:	58c78793          	addi	a5,a5,1420 # 8000558c <__data_source_start+0xffffff1c>
80000b0c:	97ba                	add	a5,a5,a4
80000b0e:	439c                	lw	a5,0(a5)
80000b10:	8782                	jr	a5
            case 'd':
            case 'i': num = PutSignedInt(pStr, fill, width, va_arg(ap, signed int)); break;
80000b12:	fee44603          	lbu	a2,-18(s0)
80000b16:	fd042783          	lw	a5,-48(s0)
80000b1a:	00478713          	addi	a4,a5,4
80000b1e:	fce42823          	sw	a4,-48(s0)
80000b22:	4398                	lw	a4,0(a5)
80000b24:	fef44783          	lbu	a5,-17(s0)
80000b28:	86ba                	mv	a3,a4
80000b2a:	85be                	mv	a1,a5
80000b2c:	fdc42503          	lw	a0,-36(s0)
80000b30:	3ee1                	jal	80000708 <PutSignedInt>
80000b32:	fea42423          	sw	a0,-24(s0)
80000b36:	a855                	j	80000bea <vsnprintf+0x260>
            case 'u': num = PutUnsignedInt(pStr, fill, width, va_arg(ap, unsigned int)); break;
80000b38:	fee44603          	lbu	a2,-18(s0)
80000b3c:	fd042783          	lw	a5,-48(s0)
80000b40:	00478713          	addi	a4,a5,4
80000b44:	fce42823          	sw	a4,-48(s0)
80000b48:	4398                	lw	a4,0(a5)
80000b4a:	fef44783          	lbu	a5,-17(s0)
80000b4e:	86ba                	mv	a3,a4
80000b50:	85be                	mv	a1,a5
80000b52:	fdc42503          	lw	a0,-36(s0)
80000b56:	34dd                	jal	8000063c <PutUnsignedInt>
80000b58:	fea42423          	sw	a0,-24(s0)
80000b5c:	a079                	j	80000bea <vsnprintf+0x260>
            case 'x': num = PutHexa(pStr, fill, width, 0, va_arg(ap, unsigned int)); break;
80000b5e:	fee44603          	lbu	a2,-18(s0)
80000b62:	fd042783          	lw	a5,-48(s0)
80000b66:	00478713          	addi	a4,a5,4
80000b6a:	fce42823          	sw	a4,-48(s0)
80000b6e:	4398                	lw	a4,0(a5)
80000b70:	fef44783          	lbu	a5,-17(s0)
80000b74:	4681                	li	a3,0
80000b76:	85be                	mv	a1,a5
80000b78:	fdc42503          	lw	a0,-36(s0)
80000b7c:	31d5                	jal	80000860 <PutHexa>
80000b7e:	fea42423          	sw	a0,-24(s0)
80000b82:	a0a5                	j	80000bea <vsnprintf+0x260>
            case 'X': num = PutHexa(pStr, fill, width, 1, va_arg(ap, unsigned int)); break;
80000b84:	fee44603          	lbu	a2,-18(s0)
80000b88:	fd042783          	lw	a5,-48(s0)
80000b8c:	00478713          	addi	a4,a5,4
80000b90:	fce42823          	sw	a4,-48(s0)
80000b94:	4398                	lw	a4,0(a5)
80000b96:	fef44783          	lbu	a5,-17(s0)
80000b9a:	4685                	li	a3,1
80000b9c:	85be                	mv	a1,a5
80000b9e:	fdc42503          	lw	a0,-36(s0)
80000ba2:	397d                	jal	80000860 <PutHexa>
80000ba4:	fea42423          	sw	a0,-24(s0)
80000ba8:	a089                	j	80000bea <vsnprintf+0x260>
            case 's': num = PutString(pStr, va_arg(ap, char *)); break;
80000baa:	fd042783          	lw	a5,-48(s0)
80000bae:	00478713          	addi	a4,a5,4
80000bb2:	fce42823          	sw	a4,-48(s0)
80000bb6:	439c                	lw	a5,0(a5)
80000bb8:	85be                	mv	a1,a5
80000bba:	fdc42503          	lw	a0,-36(s0)
80000bbe:	342d                	jal	800005e8 <PutString>
80000bc0:	fea42423          	sw	a0,-24(s0)
80000bc4:	a01d                	j	80000bea <vsnprintf+0x260>
            case 'c': num = PutChar(pStr, va_arg(ap, unsigned int)); break;
80000bc6:	fd042783          	lw	a5,-48(s0)
80000bca:	00478713          	addi	a4,a5,4
80000bce:	fce42823          	sw	a4,-48(s0)
80000bd2:	439c                	lw	a5,0(a5)
80000bd4:	0ff7f793          	zext.b	a5,a5
80000bd8:	85be                	mv	a1,a5
80000bda:	fdc42503          	lw	a0,-36(s0)
80000bde:	32d5                	jal	800005c2 <PutChar>
80000be0:	fea42423          	sw	a0,-24(s0)
80000be4:	a019                	j	80000bea <vsnprintf+0x260>
            default:
                return EOF;
80000be6:	57fd                	li	a5,-1
80000be8:	a895                	j	80000c5c <vsnprintf+0x2d2>
            }

            pFormat++;
80000bea:	fd442783          	lw	a5,-44(s0)
80000bee:	0785                	addi	a5,a5,1
80000bf0:	fcf42a23          	sw	a5,-44(s0)
            pStr += num;
80000bf4:	fe842783          	lw	a5,-24(s0)
80000bf8:	fdc42703          	lw	a4,-36(s0)
80000bfc:	97ba                	add	a5,a5,a4
80000bfe:	fcf42e23          	sw	a5,-36(s0)
            size += num;
80000c02:	fe442703          	lw	a4,-28(s0)
80000c06:	fe842783          	lw	a5,-24(s0)
80000c0a:	97ba                	add	a5,a5,a4
80000c0c:	fef42223          	sw	a5,-28(s0)
    while (*pFormat != 0 && size < length) {
80000c10:	fd442783          	lw	a5,-44(s0)
80000c14:	0007c783          	lbu	a5,0(a5)
80000c18:	c799                	beqz	a5,80000c26 <vsnprintf+0x29c>
80000c1a:	fe442783          	lw	a5,-28(s0)
80000c1e:	fd842703          	lw	a4,-40(s0)
80000c22:	d8e7ede3          	bltu	a5,a4,800009bc <vsnprintf+0x32>
        }
    }

    /* NULL-terminated (final \0 is not counted) */
    if (size < length) {
80000c26:	fe442783          	lw	a5,-28(s0)
80000c2a:	fd842703          	lw	a4,-40(s0)
80000c2e:	00e7f763          	bgeu	a5,a4,80000c3c <vsnprintf+0x2b2>

        *pStr = 0;
80000c32:	fdc42783          	lw	a5,-36(s0)
80000c36:	00078023          	sb	zero,0(a5)
80000c3a:	a839                	j	80000c58 <vsnprintf+0x2ce>
    }
    else {

        *(--pStr) = 0;
80000c3c:	fdc42783          	lw	a5,-36(s0)
80000c40:	17fd                	addi	a5,a5,-1
80000c42:	fcf42e23          	sw	a5,-36(s0)
80000c46:	fdc42783          	lw	a5,-36(s0)
80000c4a:	00078023          	sb	zero,0(a5)
        size--;
80000c4e:	fe442783          	lw	a5,-28(s0)
80000c52:	17fd                	addi	a5,a5,-1
80000c54:	fef42223          	sw	a5,-28(s0)
    }

    return size;
80000c58:	fe442783          	lw	a5,-28(s0)
}
80000c5c:	853e                	mv	a0,a5
80000c5e:	50b2                	lw	ra,44(sp)
80000c60:	5422                	lw	s0,40(sp)
80000c62:	6145                	addi	sp,sp,48
80000c64:	8082                	ret

80000c66 <snprintf>:
 * @param ...     Other arguments
 *
 * @return  The number of characters written.
 */
signed int snprintf(char *pString, size_t length, const char *pFormat, ...)
{
80000c66:	715d                	addi	sp,sp,-80
80000c68:	d606                	sw	ra,44(sp)
80000c6a:	d422                	sw	s0,40(sp)
80000c6c:	1800                	addi	s0,sp,48
80000c6e:	fca42e23          	sw	a0,-36(s0)
80000c72:	fcb42c23          	sw	a1,-40(s0)
80000c76:	fcc42a23          	sw	a2,-44(s0)
80000c7a:	c454                	sw	a3,12(s0)
80000c7c:	c818                	sw	a4,16(s0)
80000c7e:	c85c                	sw	a5,20(s0)
80000c80:	01042c23          	sw	a6,24(s0)
80000c84:	01142e23          	sw	a7,28(s0)
    va_list    ap;
    signed int rc;

    va_start(ap, pFormat);
80000c88:	02040793          	addi	a5,s0,32
80000c8c:	fcf42823          	sw	a5,-48(s0)
80000c90:	fd042783          	lw	a5,-48(s0)
80000c94:	17b1                	addi	a5,a5,-20
80000c96:	fef42423          	sw	a5,-24(s0)
    rc = vsnprintf(pString, length, pFormat, ap);
80000c9a:	fe842783          	lw	a5,-24(s0)
80000c9e:	86be                	mv	a3,a5
80000ca0:	fd442603          	lw	a2,-44(s0)
80000ca4:	fd842583          	lw	a1,-40(s0)
80000ca8:	fdc42503          	lw	a0,-36(s0)
80000cac:	39f9                	jal	8000098a <vsnprintf>
80000cae:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return rc;
80000cb2:	fec42783          	lw	a5,-20(s0)
}
80000cb6:	853e                	mv	a0,a5
80000cb8:	50b2                	lw	ra,44(sp)
80000cba:	5422                	lw	s0,40(sp)
80000cbc:	6161                	addi	sp,sp,80
80000cbe:	8082                	ret

80000cc0 <vsprintf>:
 * @param ap       Argument list.
 *
 * @return  The number of characters written.
 */
signed int vsprintf(char *pString, const char *pFormat, va_list ap)
{
80000cc0:	1101                	addi	sp,sp,-32
80000cc2:	ce06                	sw	ra,28(sp)
80000cc4:	cc22                	sw	s0,24(sp)
80000cc6:	1000                	addi	s0,sp,32
80000cc8:	fea42623          	sw	a0,-20(s0)
80000ccc:	feb42423          	sw	a1,-24(s0)
80000cd0:	fec42223          	sw	a2,-28(s0)
   return vsnprintf(pString, MAX_STRING_SIZE, pFormat, ap);
80000cd4:	fe442683          	lw	a3,-28(s0)
80000cd8:	fe842603          	lw	a2,-24(s0)
80000cdc:	15e00593          	li	a1,350
80000ce0:	fec42503          	lw	a0,-20(s0)
80000ce4:	315d                	jal	8000098a <vsnprintf>
80000ce6:	87aa                	mv	a5,a0
}
80000ce8:	853e                	mv	a0,a5
80000cea:	40f2                	lw	ra,28(sp)
80000cec:	4462                	lw	s0,24(sp)
80000cee:	6105                	addi	sp,sp,32
80000cf0:	8082                	ret

80000cf2 <vfprintf>:
 * @param pStream  Output stream.
 * @param pFormat  Format string
 * @param ap       Argument list.
 */
signed int vfprintf(FILE *pStream, const char *pFormat, va_list ap)
{
80000cf2:	7161                	addi	sp,sp,-432
80000cf4:	1a112623          	sw	ra,428(sp)
80000cf8:	1a812423          	sw	s0,424(sp)
80000cfc:	1b00                	addi	s0,sp,432
80000cfe:	e4a42e23          	sw	a0,-420(s0)
80000d02:	e4b42c23          	sw	a1,-424(s0)
80000d06:	e4c42a23          	sw	a2,-428(s0)
    char pStr[MAX_STRING_SIZE];
    char pError[] = "stdio.c: increase MAX_STRING_SIZE\n\r";
80000d0a:	800057b7          	lui	a5,0x80005
80000d0e:	61078793          	addi	a5,a5,1552 # 80005610 <__data_source_start+0xffffffa0>
80000d12:	0007a303          	lw	t1,0(a5)
80000d16:	0047a883          	lw	a7,4(a5)
80000d1a:	0087a803          	lw	a6,8(a5)
80000d1e:	47c8                	lw	a0,12(a5)
80000d20:	4b8c                	lw	a1,16(a5)
80000d22:	4bd0                	lw	a2,20(a5)
80000d24:	4f94                	lw	a3,24(a5)
80000d26:	4fd8                	lw	a4,28(a5)
80000d28:	539c                	lw	a5,32(a5)
80000d2a:	e6642623          	sw	t1,-404(s0)
80000d2e:	e7142823          	sw	a7,-400(s0)
80000d32:	e7042a23          	sw	a6,-396(s0)
80000d36:	e6a42c23          	sw	a0,-392(s0)
80000d3a:	e6b42e23          	sw	a1,-388(s0)
80000d3e:	e8c42023          	sw	a2,-384(s0)
80000d42:	e8d42223          	sw	a3,-380(s0)
80000d46:	e8e42423          	sw	a4,-376(s0)
80000d4a:	e8f42623          	sw	a5,-372(s0)

    /* Write formatted string in buffer */
    if (vsprintf(pStr, pFormat, ap) >= MAX_STRING_SIZE) {
80000d4e:	e9040793          	addi	a5,s0,-368
80000d52:	e5442603          	lw	a2,-428(s0)
80000d56:	e5842583          	lw	a1,-424(s0)
80000d5a:	853e                	mv	a0,a5
80000d5c:	3795                	jal	80000cc0 <vsprintf>
80000d5e:	872a                	mv	a4,a0
80000d60:	15d00793          	li	a5,349
80000d64:	00e7dc63          	bge	a5,a4,80000d7c <vfprintf+0x8a>

        fputs(pError, stderr);
80000d68:	8801a783          	lw	a5,-1920(gp) # 40000000 <_impure_ptr>
80000d6c:	47d8                	lw	a4,12(a5)
80000d6e:	e6c40793          	addi	a5,s0,-404
80000d72:	85ba                	mv	a1,a4
80000d74:	853e                	mv	a0,a5
80000d76:	22f1                	jal	80000f42 <fputs>
        while (1); /* Increase MAX_STRING_SIZE */
80000d78:	0001                	nop
80000d7a:	bffd                	j	80000d78 <vfprintf+0x86>
    }

    /* Display string */
    return fputs(pStr, pStream);
80000d7c:	e9040793          	addi	a5,s0,-368
80000d80:	e5c42583          	lw	a1,-420(s0)
80000d84:	853e                	mv	a0,a5
80000d86:	2a75                	jal	80000f42 <fputs>
80000d88:	87aa                	mv	a5,a0
}
80000d8a:	853e                	mv	a0,a5
80000d8c:	1ac12083          	lw	ra,428(sp)
80000d90:	1a812403          	lw	s0,424(sp)
80000d94:	615d                	addi	sp,sp,432
80000d96:	8082                	ret

80000d98 <vprintf>:
 *
 * @param pFormat  Format string.
 * @param ap  Argument list.
 */
signed int vprintf(const char *pFormat, va_list ap)
{
80000d98:	1101                	addi	sp,sp,-32
80000d9a:	ce06                	sw	ra,28(sp)
80000d9c:	cc22                	sw	s0,24(sp)
80000d9e:	1000                	addi	s0,sp,32
80000da0:	fea42623          	sw	a0,-20(s0)
80000da4:	feb42423          	sw	a1,-24(s0)
    return vfprintf(stdout, pFormat, ap);
80000da8:	8801a783          	lw	a5,-1920(gp) # 40000000 <_impure_ptr>
80000dac:	479c                	lw	a5,8(a5)
80000dae:	fe842603          	lw	a2,-24(s0)
80000db2:	fec42583          	lw	a1,-20(s0)
80000db6:	853e                	mv	a0,a5
80000db8:	3f2d                	jal	80000cf2 <vfprintf>
80000dba:	87aa                	mv	a5,a0
}
80000dbc:	853e                	mv	a0,a5
80000dbe:	40f2                	lw	ra,28(sp)
80000dc0:	4462                	lw	s0,24(sp)
80000dc2:	6105                	addi	sp,sp,32
80000dc4:	8082                	ret

80000dc6 <fprintf>:
 *
 * @param pStream  Output stream.
 * @param pFormat  Format string.
 */
signed int fprintf(FILE *pStream, const char *pFormat, ...)
{
80000dc6:	715d                	addi	sp,sp,-80
80000dc8:	d606                	sw	ra,44(sp)
80000dca:	d422                	sw	s0,40(sp)
80000dcc:	1800                	addi	s0,sp,48
80000dce:	fca42e23          	sw	a0,-36(s0)
80000dd2:	fcb42c23          	sw	a1,-40(s0)
80000dd6:	c410                	sw	a2,8(s0)
80000dd8:	c454                	sw	a3,12(s0)
80000dda:	c818                	sw	a4,16(s0)
80000ddc:	c85c                	sw	a5,20(s0)
80000dde:	01042c23          	sw	a6,24(s0)
80000de2:	01142e23          	sw	a7,28(s0)
    va_list ap;
    signed int result;

    /* Forward call to vfprintf */
    va_start(ap, pFormat);
80000de6:	02040793          	addi	a5,s0,32
80000dea:	fcf42a23          	sw	a5,-44(s0)
80000dee:	fd442783          	lw	a5,-44(s0)
80000df2:	17a1                	addi	a5,a5,-24
80000df4:	fef42423          	sw	a5,-24(s0)
    result = vfprintf(pStream, pFormat, ap);
80000df8:	fe842783          	lw	a5,-24(s0)
80000dfc:	863e                	mv	a2,a5
80000dfe:	fd842583          	lw	a1,-40(s0)
80000e02:	fdc42503          	lw	a0,-36(s0)
80000e06:	35f5                	jal	80000cf2 <vfprintf>
80000e08:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return result;
80000e0c:	fec42783          	lw	a5,-20(s0)
}
80000e10:	853e                	mv	a0,a5
80000e12:	50b2                	lw	ra,44(sp)
80000e14:	5422                	lw	s0,40(sp)
80000e16:	6161                	addi	sp,sp,80
80000e18:	8082                	ret

80000e1a <printf>:
 *         arguments.
 *
 * @param  pFormat  Format string.
 */
signed int printf(const char *pFormat, ...)
{
80000e1a:	715d                	addi	sp,sp,-80
80000e1c:	d606                	sw	ra,44(sp)
80000e1e:	d422                	sw	s0,40(sp)
80000e20:	1800                	addi	s0,sp,48
80000e22:	fca42e23          	sw	a0,-36(s0)
80000e26:	c04c                	sw	a1,4(s0)
80000e28:	c410                	sw	a2,8(s0)
80000e2a:	c454                	sw	a3,12(s0)
80000e2c:	c818                	sw	a4,16(s0)
80000e2e:	c85c                	sw	a5,20(s0)
80000e30:	01042c23          	sw	a6,24(s0)
80000e34:	01142e23          	sw	a7,28(s0)
    va_list ap;
    signed int result;

    /* Forward call to vprintf */
    va_start(ap, pFormat);
80000e38:	02040793          	addi	a5,s0,32
80000e3c:	fcf42c23          	sw	a5,-40(s0)
80000e40:	fd842783          	lw	a5,-40(s0)
80000e44:	1791                	addi	a5,a5,-28
80000e46:	fef42423          	sw	a5,-24(s0)
    result = vprintf(pFormat, ap);
80000e4a:	fe842783          	lw	a5,-24(s0)
80000e4e:	85be                	mv	a1,a5
80000e50:	fdc42503          	lw	a0,-36(s0)
80000e54:	3791                	jal	80000d98 <vprintf>
80000e56:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return result;
80000e5a:	fec42783          	lw	a5,-20(s0)
}
80000e5e:	853e                	mv	a0,a5
80000e60:	50b2                	lw	ra,44(sp)
80000e62:	5422                	lw	s0,40(sp)
80000e64:	6161                	addi	sp,sp,80
80000e66:	8082                	ret

80000e68 <sprintf>:
 *
 * @param pStr     torage string.
 * @param pFormat  Format string.
 */
signed int sprintf(char *pStr, const char *pFormat, ...)
{
80000e68:	715d                	addi	sp,sp,-80
80000e6a:	d606                	sw	ra,44(sp)
80000e6c:	d422                	sw	s0,40(sp)
80000e6e:	1800                	addi	s0,sp,48
80000e70:	fca42e23          	sw	a0,-36(s0)
80000e74:	fcb42c23          	sw	a1,-40(s0)
80000e78:	c410                	sw	a2,8(s0)
80000e7a:	c454                	sw	a3,12(s0)
80000e7c:	c818                	sw	a4,16(s0)
80000e7e:	c85c                	sw	a5,20(s0)
80000e80:	01042c23          	sw	a6,24(s0)
80000e84:	01142e23          	sw	a7,28(s0)
    va_list ap;
    signed int result;

    // Forward call to vsprintf
    va_start(ap, pFormat);
80000e88:	02040793          	addi	a5,s0,32
80000e8c:	fcf42a23          	sw	a5,-44(s0)
80000e90:	fd442783          	lw	a5,-44(s0)
80000e94:	17a1                	addi	a5,a5,-24
80000e96:	fef42423          	sw	a5,-24(s0)
    result = vsprintf(pStr, pFormat, ap);
80000e9a:	fe842783          	lw	a5,-24(s0)
80000e9e:	863e                	mv	a2,a5
80000ea0:	fd842583          	lw	a1,-40(s0)
80000ea4:	fdc42503          	lw	a0,-36(s0)
80000ea8:	3d21                	jal	80000cc0 <vsprintf>
80000eaa:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return result;
80000eae:	fec42783          	lw	a5,-20(s0)
}
80000eb2:	853e                	mv	a0,a5
80000eb4:	50b2                	lw	ra,44(sp)
80000eb6:	5422                	lw	s0,40(sp)
80000eb8:	6161                	addi	sp,sp,80
80000eba:	8082                	ret

80000ebc <puts>:
 * @brief  Outputs a string on stdout.
 *
 * @param pStr  String to output.
 */
signed int puts(const char *pStr)
{
80000ebc:	7179                	addi	sp,sp,-48
80000ebe:	d606                	sw	ra,44(sp)
80000ec0:	d422                	sw	s0,40(sp)
80000ec2:	1800                	addi	s0,sp,48
80000ec4:	fca42e23          	sw	a0,-36(s0)
    signed int i = fputs(pStr, stdout);
80000ec8:	8801a783          	lw	a5,-1920(gp) # 40000000 <_impure_ptr>
80000ecc:	479c                	lw	a5,8(a5)
80000ece:	85be                	mv	a1,a5
80000ed0:	fdc42503          	lw	a0,-36(s0)
80000ed4:	20bd                	jal	80000f42 <fputs>
80000ed6:	fea42623          	sw	a0,-20(s0)
    fputc('\n', stdout);
80000eda:	8801a783          	lw	a5,-1920(gp) # 40000000 <_impure_ptr>
80000ede:	479c                	lw	a5,8(a5)
80000ee0:	85be                	mv	a1,a5
80000ee2:	4529                	li	a0,10
80000ee4:	2809                	jal	80000ef6 <fputc>

    return i+1;
80000ee6:	fec42783          	lw	a5,-20(s0)
80000eea:	0785                	addi	a5,a5,1
}
80000eec:	853e                	mv	a0,a5
80000eee:	50b2                	lw	ra,44(sp)
80000ef0:	5422                	lw	s0,40(sp)
80000ef2:	6145                	addi	sp,sp,48
80000ef4:	8082                	ret

80000ef6 <fputc>:
 * @param pStream  Output stream.
 * @param The character written if successful, or -1 if the output stream is
 *        not stdout or stderr.
 */
signed int fputc(signed int c, FILE *pStream)
{
80000ef6:	1101                	addi	sp,sp,-32
80000ef8:	ce06                	sw	ra,28(sp)
80000efa:	cc22                	sw	s0,24(sp)
80000efc:	1000                	addi	s0,sp,32
80000efe:	fea42623          	sw	a0,-20(s0)
80000f02:	feb42423          	sw	a1,-24(s0)
    if ((pStream == stdout) || (pStream == stderr)) {
80000f06:	8801a783          	lw	a5,-1920(gp) # 40000000 <_impure_ptr>
80000f0a:	479c                	lw	a5,8(a5)
80000f0c:	fe842703          	lw	a4,-24(s0)
80000f10:	00f70963          	beq	a4,a5,80000f22 <fputc+0x2c>
80000f14:	8801a783          	lw	a5,-1920(gp) # 40000000 <_impure_ptr>
80000f18:	47dc                	lw	a5,12(a5)
80000f1a:	fe842703          	lw	a4,-24(s0)
80000f1e:	00f71c63          	bne	a4,a5,80000f36 <fputc+0x40>

    	PrintChar(c);
80000f22:	fec42783          	lw	a5,-20(s0)
80000f26:	0ff7f793          	zext.b	a5,a5
80000f2a:	853e                	mv	a0,a5
80000f2c:	e74ff0ef          	jal	ra,800005a0 <PrintChar>

        return c;
80000f30:	fec42783          	lw	a5,-20(s0)
80000f34:	a011                	j	80000f38 <fputc+0x42>
    }
    else {

        return EOF;
80000f36:	57fd                	li	a5,-1
    }
}
80000f38:	853e                	mv	a0,a5
80000f3a:	40f2                	lw	ra,28(sp)
80000f3c:	4462                	lw	s0,24(sp)
80000f3e:	6105                	addi	sp,sp,32
80000f40:	8082                	ret

80000f42 <fputs>:
 *
 * @return  Number of characters written if successful, or -1 if the output
 *          stream is not stdout or stderr.
 */
signed int fputs(const char *pStr, FILE *pStream)
{
80000f42:	7179                	addi	sp,sp,-48
80000f44:	d606                	sw	ra,44(sp)
80000f46:	d422                	sw	s0,40(sp)
80000f48:	1800                	addi	s0,sp,48
80000f4a:	fca42e23          	sw	a0,-36(s0)
80000f4e:	fcb42c23          	sw	a1,-40(s0)
    signed int num = 0;
80000f52:	fe042623          	sw	zero,-20(s0)

    while (*pStr != 0) {
80000f56:	a80d                	j	80000f88 <fputs+0x46>

        if (fputc(*pStr, pStream) == -1) {
80000f58:	fdc42783          	lw	a5,-36(s0)
80000f5c:	0007c783          	lbu	a5,0(a5)
80000f60:	fd842583          	lw	a1,-40(s0)
80000f64:	853e                	mv	a0,a5
80000f66:	3f41                	jal	80000ef6 <fputc>
80000f68:	872a                	mv	a4,a0
80000f6a:	57fd                	li	a5,-1
80000f6c:	00f71463          	bne	a4,a5,80000f74 <fputs+0x32>

            return -1;
80000f70:	57fd                	li	a5,-1
80000f72:	a015                	j	80000f96 <fputs+0x54>
        }
        num++;
80000f74:	fec42783          	lw	a5,-20(s0)
80000f78:	0785                	addi	a5,a5,1
80000f7a:	fef42623          	sw	a5,-20(s0)
        pStr++;
80000f7e:	fdc42783          	lw	a5,-36(s0)
80000f82:	0785                	addi	a5,a5,1
80000f84:	fcf42e23          	sw	a5,-36(s0)
    while (*pStr != 0) {
80000f88:	fdc42783          	lw	a5,-36(s0)
80000f8c:	0007c783          	lbu	a5,0(a5)
80000f90:	f7e1                	bnez	a5,80000f58 <fputs+0x16>
    }

    return num;
80000f92:	fec42783          	lw	a5,-20(s0)
}
80000f96:	853e                	mv	a0,a5
80000f98:	50b2                	lw	ra,44(sp)
80000f9a:	5422                	lw	s0,40(sp)
80000f9c:	6145                	addi	sp,sp,48
80000f9e:	8082                	ret

80000fa0 <retarget_init>:
#include "../Include/retarget.h"
// #include "../Include/system_k1921vg015.h"
#define SystemCoreClock_uart	SystemCoreClock
//-- Functions -----------------------------------------------------------------
void retarget_init()
{
80000fa0:	1101                	addi	sp,sp,-32
80000fa2:	ce22                	sw	s0,28(sp)
80000fa4:	1000                	addi	s0,sp,32
#if defined RETARGET
    uint32_t baud_icoef = HSECLK_VAL / (16 * RETARGET_UART_BAUD);
80000fa6:	47a1                	li	a5,8
80000fa8:	fef42623          	sw	a5,-20(s0)
    uint32_t baud_fcoef = ((HSECLK_VAL / (16.0f * RETARGET_UART_BAUD) - baud_icoef) * 64 + 0.5f);
80000fac:	fec42783          	lw	a5,-20(s0)
80000fb0:	d017f7d3          	fcvt.s.wu	fa5,a5
80000fb4:	800057b7          	lui	a5,0x80005
80000fb8:	6347a707          	flw	fa4,1588(a5) # 80005634 <__data_source_start+0xffffffc4>
80000fbc:	08f77753          	fsub.s	fa4,fa4,fa5
80000fc0:	800057b7          	lui	a5,0x80005
80000fc4:	6387a787          	flw	fa5,1592(a5) # 80005638 <__data_source_start+0xffffffc8>
80000fc8:	10f77753          	fmul.s	fa4,fa4,fa5
80000fcc:	800057b7          	lui	a5,0x80005
80000fd0:	63c7a787          	flw	fa5,1596(a5) # 8000563c <__data_source_start+0xffffffcc>
80000fd4:	00f777d3          	fadd.s	fa5,fa4,fa5
80000fd8:	c01797d3          	fcvt.wu.s	a5,fa5,rtz
80000fdc:	fef42423          	sw	a5,-24(s0)

    //  GPIO
    RCU->CGCFGAHB_bit.GPIOAEN = 1;
80000fe0:	3000e7b7          	lui	a5,0x3000e
80000fe4:	0007d703          	lhu	a4,0(a5) # 3000e000 <STACK_SIZE+0x3000d800>
80000fe8:	10076713          	ori	a4,a4,256
80000fec:	00e79023          	sh	a4,0(a5)
    RCU->RSTDISAHB_bit.GPIOAEN = 1;
80000ff0:	3000e7b7          	lui	a5,0x3000e
80000ff4:	0107d703          	lhu	a4,16(a5) # 3000e010 <STACK_SIZE+0x3000d810>
80000ff8:	10076713          	ori	a4,a4,256
80000ffc:	00e79823          	sh	a4,16(a5)
    #if (RETARGET_UART_NUM == 0)
    RCU->CGCFGAPB_bit.UART0EN = 1;
    RCU->RSTDISAPB_bit.UART0EN = 1;
    #elif (RETARGET_UART_NUM == 1)
    RCU->CGCFGAPB_bit.UART1EN = 1;
80001000:	3000e7b7          	lui	a5,0x3000e
80001004:	4798                	lw	a4,8(a5)
80001006:	08076713          	ori	a4,a4,128
8000100a:	c798                	sw	a4,8(a5)
    RCU->RSTDISAPB_bit.UART1EN = 1;
8000100c:	3000e7b7          	lui	a5,0x3000e
80001010:	4f98                	lw	a4,24(a5)
80001012:	08076713          	ori	a4,a4,128
80001016:	cf98                	sw	a4,24(a5)
    #elif (RETARGET_UART_NUM == 3)
    RCU->CGCFGAPB_bit.UART3EN = 1;
    RCU->RSTDISAPB_bit.UART3EN = 1;
    #endif

    RETARGET_UART_PORT->ALTFUNCNUM_bit.PIN2 = 1;
80001018:	280007b7          	lui	a5,0x28000
8000101c:	5fd8                	lw	a4,60(a5)
8000101e:	fcf77713          	andi	a4,a4,-49
80001022:	01076713          	ori	a4,a4,16
80001026:	dfd8                	sw	a4,60(a5)
    RETARGET_UART_PORT->ALTFUNCNUM_bit.PIN3 = 1;
80001028:	280007b7          	lui	a5,0x28000
8000102c:	5fd8                	lw	a4,60(a5)
8000102e:	f3f77713          	andi	a4,a4,-193
80001032:	04076713          	ori	a4,a4,64
80001036:	dfd8                	sw	a4,60(a5)
    RETARGET_UART_PORT->ALTFUNCSET = (1 << RETARGET_UART_PIN_TX_POS) | (1 << RETARGET_UART_PIN_RX_POS);
80001038:	280007b7          	lui	a5,0x28000
8000103c:	4731                	li	a4,12
8000103e:	dbd8                	sw	a4,52(a5)

    //  UART0    
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.CLKSEL = RCU_UARTCLKCFG_CLKSEL_HSE;
80001040:	3000e7b7          	lui	a5,0x3000e
80001044:	5bf4                	lw	a3,116(a5)
80001046:	fffd0737          	lui	a4,0xfffd0
8000104a:	177d                	addi	a4,a4,-1 # fffcffff <__data_source_start+0x7ffca98f>
8000104c:	8ef9                	and	a3,a3,a4
8000104e:	6741                	lui	a4,0x10
80001050:	8f55                	or	a4,a4,a3
80001052:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.DIVEN = 0;
80001054:	3000e7b7          	lui	a5,0x3000e
80001058:	5bf4                	lw	a3,116(a5)
8000105a:	fff00737          	lui	a4,0xfff00
8000105e:	177d                	addi	a4,a4,-1 # ffefffff <__data_source_start+0x7fefa98f>
80001060:	8f75                	and	a4,a4,a3
80001062:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.RSTDIS = 1;
80001064:	3000e7b7          	lui	a5,0x3000e
80001068:	5bf8                	lw	a4,116(a5)
8000106a:	10076713          	ori	a4,a4,256
8000106e:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.CLKEN = 1;
80001070:	3000e7b7          	lui	a5,0x3000e
80001074:	5bf8                	lw	a4,116(a5)
80001076:	00176713          	ori	a4,a4,1
8000107a:	dbf8                	sw	a4,116(a5)

    RETARGET_UART->IBRD = baud_icoef;
8000107c:	300077b7          	lui	a5,0x30007
80001080:	fec42703          	lw	a4,-20(s0)
80001084:	d3d8                	sw	a4,36(a5)
    RETARGET_UART->FBRD = baud_fcoef;
80001086:	300077b7          	lui	a5,0x30007
8000108a:	fe842703          	lw	a4,-24(s0)
8000108e:	d798                	sw	a4,40(a5)
    RETARGET_UART->LCRH = UART_LCRH_FEN_Msk | (3 << UART_LCRH_WLEN_Pos);
80001090:	300077b7          	lui	a5,0x30007
80001094:	07000713          	li	a4,112
80001098:	d7d8                	sw	a4,44(a5)
    RETARGET_UART->IFLS = 0;  //   
8000109a:	300077b7          	lui	a5,0x30007
8000109e:	0207aa23          	sw	zero,52(a5) # 30007034 <STACK_SIZE+0x30006834>
    RETARGET_UART->CR = UART_CR_TXE_Msk | UART_CR_RXE_Msk | UART_CR_UARTEN_Msk;
800010a2:	300077b7          	lui	a5,0x30007
800010a6:	30100713          	li	a4,769
800010aa:	db98                	sw	a4,48(a5)
#endif //RETARGET
}
800010ac:	0001                	nop
800010ae:	4472                	lw	s0,28(sp)
800010b0:	6105                	addi	sp,sp,32
800010b2:	8082                	ret

800010b4 <retarget_get_char>:

int retarget_get_char()
{
800010b4:	1141                	addi	sp,sp,-16
800010b6:	c622                	sw	s0,12(sp)
800010b8:	0800                	addi	s0,sp,16
#if defined RETARGET
    while (RETARGET_UART->FR_bit.RXFE) {
800010ba:	0001                	nop
800010bc:	300077b7          	lui	a5,0x30007
800010c0:	4f9c                	lw	a5,24(a5)
800010c2:	8391                	srli	a5,a5,0x4
800010c4:	8b85                	andi	a5,a5,1
800010c6:	0ff7f793          	zext.b	a5,a5
800010ca:	fbed                	bnez	a5,800010bc <retarget_get_char+0x8>
    };
    return (int)RETARGET_UART->DR_bit.DATA;
800010cc:	300077b7          	lui	a5,0x30007
800010d0:	0007c783          	lbu	a5,0(a5) # 30007000 <STACK_SIZE+0x30006800>
800010d4:	0ff7f793          	zext.b	a5,a5
#endif //RETARGET
    return -1;
}
800010d8:	853e                	mv	a0,a5
800010da:	4432                	lw	s0,12(sp)
800010dc:	0141                	addi	sp,sp,16
800010de:	8082                	ret

800010e0 <retarget_put_char>:

int retarget_put_char(int ch)
{
800010e0:	1101                	addi	sp,sp,-32
800010e2:	ce22                	sw	s0,28(sp)
800010e4:	1000                	addi	s0,sp,32
800010e6:	fea42623          	sw	a0,-20(s0)
#if defined RETARGET
    while (RETARGET_UART->FR_bit.BUSY) {
800010ea:	0001                	nop
800010ec:	300077b7          	lui	a5,0x30007
800010f0:	4f9c                	lw	a5,24(a5)
800010f2:	838d                	srli	a5,a5,0x3
800010f4:	8b85                	andi	a5,a5,1
800010f6:	0ff7f793          	zext.b	a5,a5
800010fa:	fbed                	bnez	a5,800010ec <retarget_put_char+0xc>
    };
    RETARGET_UART->DR = ch;
800010fc:	300077b7          	lui	a5,0x30007
80001100:	fec42703          	lw	a4,-20(s0)
80001104:	c398                	sw	a4,0(a5)
#endif //RETARGET
    return 0;
80001106:	4781                	li	a5,0
}
80001108:	853e                	mv	a0,a5
8000110a:	4472                	lw	s0,28(sp)
8000110c:	6105                	addi	sp,sp,32
8000110e:	8082                	ret

80001110 <SystemCoreClockUpdate>:
uint32_t SystemPll1Clock; // System PLL1Clock Frequency
uint32_t USBClock; 		  // USB Clock Frequency (USB PLL Clock)

//-- Functions -----------------------------------------------------------------
void SystemCoreClockUpdate(void)
{
80001110:	7139                	addi	sp,sp,-64
80001112:	de22                	sw	s0,60(sp)
80001114:	0080                	addi	s0,sp,64
    uint32_t current_sysclk;
    uint32_t pll_refclk, pll_refdiv, pll_frac, pll_fbdiv, pll_pd0a, pll_pd0b, pll_pd1a, pll_pd1b = 1;
80001116:	4785                	li	a5,1
80001118:	fef42423          	sw	a5,-24(s0)
    current_sysclk = RCU->CLKSTAT_bit.SRC;
8000111c:	3000e7b7          	lui	a5,0x3000e
80001120:	5fdc                	lw	a5,60(a5)
80001122:	8b8d                	andi	a5,a5,3
80001124:	0ff7f793          	zext.b	a5,a5
80001128:	fef42223          	sw	a5,-28(s0)
  	pll_refclk = HSECLK_VAL;
8000112c:	00f427b7          	lui	a5,0xf42
80001130:	40078793          	addi	a5,a5,1024 # f42400 <STACK_SIZE+0xf41c00>
80001134:	fef42023          	sw	a5,-32(s0)
   	pll_fbdiv = RCU->PLLSYSCFG2_bit.FBDIV;
80001138:	3000e7b7          	lui	a5,0x3000e
8000113c:	4fbc                	lw	a5,88(a5)
8000113e:	873e                	mv	a4,a5
80001140:	6785                	lui	a5,0x1
80001142:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
80001144:	8ff9                	and	a5,a5,a4
80001146:	07c2                	slli	a5,a5,0x10
80001148:	83c1                	srli	a5,a5,0x10
8000114a:	fcf42e23          	sw	a5,-36(s0)
   	pll_refdiv = RCU->PLLSYSCFG0_bit.REFDIV;
8000114e:	3000e7b7          	lui	a5,0x3000e
80001152:	4bbc                	lw	a5,80(a5)
80001154:	839d                	srli	a5,a5,0x7
80001156:	03f7f793          	andi	a5,a5,63
8000115a:	0ff7f793          	zext.b	a5,a5
8000115e:	fcf42c23          	sw	a5,-40(s0)
   	pll_pd0a = RCU->PLLSYSCFG0_bit.PD0A;
80001162:	3000e7b7          	lui	a5,0x3000e
80001166:	4bbc                	lw	a5,80(a5)
80001168:	83b5                	srli	a5,a5,0xd
8000116a:	8b9d                	andi	a5,a5,7
8000116c:	0ff7f793          	zext.b	a5,a5
80001170:	fcf42a23          	sw	a5,-44(s0)
   	pll_pd0b = RCU->PLLSYSCFG0_bit.PD0B;
80001174:	3000e7b7          	lui	a5,0x3000e
80001178:	4bbc                	lw	a5,80(a5)
8000117a:	83c1                	srli	a5,a5,0x10
8000117c:	03f7f793          	andi	a5,a5,63
80001180:	0ff7f793          	zext.b	a5,a5
80001184:	fcf42823          	sw	a5,-48(s0)
   	pll_pd1a = RCU->PLLSYSCFG0_bit.PD1A;
80001188:	3000e7b7          	lui	a5,0x3000e
8000118c:	4bbc                	lw	a5,80(a5)
8000118e:	83d9                	srli	a5,a5,0x16
80001190:	8b9d                	andi	a5,a5,7
80001192:	0ff7f793          	zext.b	a5,a5
80001196:	fcf42623          	sw	a5,-52(s0)
   	pll_pd1b = RCU->PLLSYSCFG0_bit.PD1B;
8000119a:	3000e7b7          	lui	a5,0x3000e
8000119e:	4bbc                	lw	a5,80(a5)
800011a0:	83e5                	srli	a5,a5,0x19
800011a2:	03f7f793          	andi	a5,a5,63
800011a6:	0ff7f793          	zext.b	a5,a5
800011aa:	fef42423          	sw	a5,-24(s0)
   	if (RCU->PLLSYSCFG0_bit.DSMEN) pll_frac = RCU->PLLSYSCFG1_bit.FRAC;
800011ae:	3000e7b7          	lui	a5,0x3000e
800011b2:	4bbc                	lw	a5,80(a5)
800011b4:	8391                	srli	a5,a5,0x4
800011b6:	8b85                	andi	a5,a5,1
800011b8:	0ff7f793          	zext.b	a5,a5
800011bc:	cb99                	beqz	a5,800011d2 <SystemCoreClockUpdate+0xc2>
800011be:	3000e7b7          	lui	a5,0x3000e
800011c2:	4bf8                	lw	a4,84(a5)
800011c4:	010007b7          	lui	a5,0x1000
800011c8:	17fd                	addi	a5,a5,-1 # ffffff <STACK_SIZE+0xfff7ff>
800011ca:	8ff9                	and	a5,a5,a4
800011cc:	fef42623          	sw	a5,-20(s0)
800011d0:	a019                	j	800011d6 <SystemCoreClockUpdate+0xc6>
   	else pll_frac = 0;
800011d2:	fe042623          	sw	zero,-20(s0)

   	SystemPll0Clock = (pll_refclk * (pll_fbdiv+pll_frac/(1 << 24))) / (pll_refdiv * (1+pll_pd0a) * (1+pll_pd0b));
800011d6:	fec42783          	lw	a5,-20(s0)
800011da:	0187d713          	srli	a4,a5,0x18
800011de:	fdc42783          	lw	a5,-36(s0)
800011e2:	973e                	add	a4,a4,a5
800011e4:	fe042783          	lw	a5,-32(s0)
800011e8:	02f70733          	mul	a4,a4,a5
800011ec:	fd442783          	lw	a5,-44(s0)
800011f0:	00178693          	addi	a3,a5,1
800011f4:	fd842783          	lw	a5,-40(s0)
800011f8:	02f686b3          	mul	a3,a3,a5
800011fc:	fd042783          	lw	a5,-48(s0)
80001200:	0785                	addi	a5,a5,1
80001202:	02f687b3          	mul	a5,a3,a5
80001206:	02f75733          	divu	a4,a4,a5
8000120a:	e0e1aa23          	sw	a4,-492(gp) # 40000594 <SystemPll0Clock>
   	SystemPll1Clock = (pll_refclk * (pll_fbdiv+pll_frac/(1 << 24))) / (pll_refdiv * (1+pll_pd1a) * (1+pll_pd1b));
8000120e:	fec42783          	lw	a5,-20(s0)
80001212:	0187d713          	srli	a4,a5,0x18
80001216:	fdc42783          	lw	a5,-36(s0)
8000121a:	973e                	add	a4,a4,a5
8000121c:	fe042783          	lw	a5,-32(s0)
80001220:	02f70733          	mul	a4,a4,a5
80001224:	fcc42783          	lw	a5,-52(s0)
80001228:	00178693          	addi	a3,a5,1
8000122c:	fd842783          	lw	a5,-40(s0)
80001230:	02f686b3          	mul	a3,a3,a5
80001234:	fe842783          	lw	a5,-24(s0)
80001238:	0785                	addi	a5,a5,1
8000123a:	02f687b3          	mul	a5,a3,a5
8000123e:	02f75733          	divu	a4,a4,a5
80001242:	e0e1ac23          	sw	a4,-488(gp) # 40000598 <SystemPll1Clock>
    switch (current_sysclk) {
80001246:	fe442703          	lw	a4,-28(s0)
8000124a:	478d                	li	a5,3
8000124c:	04f70d63          	beq	a4,a5,800012a6 <SystemCoreClockUpdate+0x196>
80001250:	fe442703          	lw	a4,-28(s0)
80001254:	478d                	li	a5,3
80001256:	04e7ec63          	bltu	a5,a4,800012ae <SystemCoreClockUpdate+0x19e>
8000125a:	fe442703          	lw	a4,-28(s0)
8000125e:	4789                	li	a5,2
80001260:	02f70e63          	beq	a4,a5,8000129c <SystemCoreClockUpdate+0x18c>
80001264:	fe442703          	lw	a4,-28(s0)
80001268:	4789                	li	a5,2
8000126a:	04e7e263          	bltu	a5,a4,800012ae <SystemCoreClockUpdate+0x19e>
8000126e:	fe442783          	lw	a5,-28(s0)
80001272:	c799                	beqz	a5,80001280 <SystemCoreClockUpdate+0x170>
80001274:	fe442703          	lw	a4,-28(s0)
80001278:	4785                	li	a5,1
8000127a:	00f70a63          	beq	a4,a5,8000128e <SystemCoreClockUpdate+0x17e>
    case RCU_CLKSTAT_SRC_LSICLK:
    	SystemCoreClock = LSICLK_VAL;
        break;
    }

}
8000127e:	a805                	j	800012ae <SystemCoreClockUpdate+0x19e>
        SystemCoreClock = HSICLK_VAL;
80001280:	000f4737          	lui	a4,0xf4
80001284:	24070713          	addi	a4,a4,576 # f4240 <STACK_SIZE+0xf3a40>
80001288:	e0e1a823          	sw	a4,-496(gp) # 40000590 <SystemCoreClock>
        break;
8000128c:	a00d                	j	800012ae <SystemCoreClockUpdate+0x19e>
        SystemCoreClock = HSECLK_VAL;
8000128e:	00f42737          	lui	a4,0xf42
80001292:	40070713          	addi	a4,a4,1024 # f42400 <STACK_SIZE+0xf41c00>
80001296:	e0e1a823          	sw	a4,-496(gp) # 40000590 <SystemCoreClock>
        break;
8000129a:	a811                	j	800012ae <SystemCoreClockUpdate+0x19e>
    	SystemCoreClock = SystemPll0Clock;
8000129c:	e141a703          	lw	a4,-492(gp) # 40000594 <SystemPll0Clock>
800012a0:	e0e1a823          	sw	a4,-496(gp) # 40000590 <SystemCoreClock>
    	break;
800012a4:	a029                	j	800012ae <SystemCoreClockUpdate+0x19e>
    	SystemCoreClock = LSICLK_VAL;
800012a6:	6721                	lui	a4,0x8
800012a8:	e0e1a823          	sw	a4,-496(gp) # 40000590 <SystemCoreClock>
        break;
800012ac:	0001                	nop
}
800012ae:	0001                	nop
800012b0:	5472                	lw	s0,60(sp)
800012b2:	6121                	addi	sp,sp,64
800012b4:	8082                	ret

800012b6 <ClkInit>:

void ClkInit()
{
800012b6:	1101                	addi	sp,sp,-32
800012b8:	ce22                	sw	s0,28(sp)
800012ba:	1000                	addi	s0,sp,32
    uint32_t timeout_counter = 0;
800012bc:	fe042623          	sw	zero,-20(s0)
    uint32_t sysclk_source;

    //clockout control
    #ifndef CKO_NONE
        //C7 clockout
        RCU->CGCFGAHB_bit.GPIOCEN = 1;
800012c0:	3000e7b7          	lui	a5,0x3000e
800012c4:	0007d703          	lhu	a4,0(a5) # 3000e000 <STACK_SIZE+0x3000d800>
800012c8:	40076713          	ori	a4,a4,1024
800012cc:	00e79023          	sh	a4,0(a5)
        RCU->RSTDISAHB_bit.GPIOCEN = 1;
800012d0:	3000e7b7          	lui	a5,0x3000e
800012d4:	0107d703          	lhu	a4,16(a5) # 3000e010 <STACK_SIZE+0x3000d810>
800012d8:	40076713          	ori	a4,a4,1024
800012dc:	00e79823          	sh	a4,16(a5)
        GPIOC->ALTFUNCNUM_bit.PIN7 = 3;
800012e0:	280027b7          	lui	a5,0x28002
800012e4:	5fd4                	lw	a3,60(a5)
800012e6:	6731                	lui	a4,0xc
800012e8:	8f55                	or	a4,a4,a3
800012ea:	dfd8                	sw	a4,60(a5)
        GPIOC->ALTFUNCSET_bit.PIN7 = 1;
800012ec:	280027b7          	lui	a5,0x28002
800012f0:	0347d703          	lhu	a4,52(a5) # 28002034 <STACK_SIZE+0x28001834>
800012f4:	08076713          	ori	a4,a4,128
800012f8:	02e79a23          	sh	a4,52(a5)
        RCU->CLKOUTCFG = (RCU_CLKOUTCFG_CLKSEL_HSE << RCU_CLKOUTCFG_CLKSEL_Pos) |
				  	  	  (1 << RCU_CLKOUTCFG_DIVN_Pos) |
						  (0 << RCU_CLKOUTCFG_DIVEN_Pos) |
						  RCU_CLKOUTCFG_RSTDIS_Msk | RCU_CLKOUTCFG_CLKEN_Msk; //CKO = HSECLK
    #elif defined CKO_PLL0
        RCU->CLKOUTCFG = (RCU_CLKOUTCFG_CLKSEL_PLL0 << RCU_CLKOUTCFG_CLKSEL_Pos) |
800012fc:	3000e7b7          	lui	a5,0x3000e
80001300:	6745                	lui	a4,0x11
80001302:	12170713          	addi	a4,a4,289 # 11121 <STACK_SIZE+0x10921>
80001306:	0ae7ae23          	sw	a4,188(a5) # 3000e0bc <STACK_SIZE+0x3000d8bc>
	RCU->PLLSYSCFG1 = 0;          //FRAC = 0					 
	RCU->PLLSYSCFG2 = 100;         //FBDIV
#elif (HSECLK_VAL == 16000000)
// Fout0 = 50 000 000 Hz
// Fout1 = 12 500 000 Hz
	RCU->PLLSYSCFG0 =( 7 << RCU_PLLSYSCFG0_PD1B_Pos) |  //PD1B
8000130a:	3000e7b7          	lui	a5,0x3000e
8000130e:	0fc16737          	lui	a4,0xfc16
80001312:	10770713          	addi	a4,a4,263 # fc16107 <STACK_SIZE+0xfc15907>
80001316:	cbb8                	sw	a4,80(a5)
					 ( 0 << RCU_PLLSYSCFG0_FOUTEN_Pos)    |  //fouten
					 ( 0 << RCU_PLLSYSCFG0_DSMEN_Pos)     |  //dsmen
					 ( 0 << RCU_PLLSYSCFG0_DACEN_Pos)     |  //dacen
					 ( 3 << RCU_PLLSYSCFG0_BYP_Pos)       |  //bypass
					 ( 1 << RCU_PLLSYSCFG0_PLLEN_Pos);       //en
	RCU->PLLSYSCFG1 = 0;          //FRAC = 0					 
80001318:	3000e7b7          	lui	a5,0x3000e
8000131c:	0407aa23          	sw	zero,84(a5) # 3000e054 <STACK_SIZE+0x3000d854>
	RCU->PLLSYSCFG2 = 50;         //FBDIV
80001320:	3000e7b7          	lui	a5,0x3000e
80001324:	03200713          	li	a4,50
80001328:	cfb8                	sw	a4,88(a5)
	RCU->PLLSYSCFG1 = 0;          //FRAC = 0					 
	RCU->PLLSYSCFG2 = 65;         //FBDIV
#else
#error "Please define HSECLK_VAL with correct values!"
#endif
	RCU->PLLSYSCFG0_bit.FOUTEN = 1; 	// Fout0 Enable
8000132a:	3000e7b7          	lui	a5,0x3000e
8000132e:	4bb8                	lw	a4,80(a5)
80001330:	f9f77713          	andi	a4,a4,-97
80001334:	02076713          	ori	a4,a4,32
80001338:	cbb8                	sw	a4,80(a5)
	timeout_counter = 1000;
8000133a:	3e800793          	li	a5,1000
8000133e:	fef42623          	sw	a5,-20(s0)
	while(timeout_counter) timeout_counter--;
80001342:	a031                	j	8000134e <ClkInit+0x98>
80001344:	fec42783          	lw	a5,-20(s0)
80001348:	17fd                	addi	a5,a5,-1 # 3000dfff <STACK_SIZE+0x3000d7ff>
8000134a:	fef42623          	sw	a5,-20(s0)
8000134e:	fec42783          	lw	a5,-20(s0)
80001352:	fbed                	bnez	a5,80001344 <ClkInit+0x8e>
	while((RCU->PLLSYSSTAT_bit.LOCK) != 1)
80001354:	0001                	nop
80001356:	3000e7b7          	lui	a5,0x3000e
8000135a:	53bc                	lw	a5,96(a5)
8000135c:	8b85                	andi	a5,a5,1
8000135e:	0ff7f713          	zext.b	a4,a5
80001362:	4785                	li	a5,1
80001364:	fef719e3          	bne	a4,a5,80001356 <ClkInit+0xa0>
	{}; 								// wait lock signal
	RCU->PLLSYSCFG0_bit.BYP = 2; 		// Bypass for Fout1
80001368:	3000e7b7          	lui	a5,0x3000e
8000136c:	4bb8                	lw	a4,80(a5)
8000136e:	9b65                	andi	a4,a4,-7
80001370:	00476713          	ori	a4,a4,4
80001374:	cbb8                	sw	a4,80(a5)
	//select PLL as source system clock
	sysclk_source = RCU_SYSCLKCFG_SRC_SYSPLL0CLK;
80001376:	4789                	li	a5,2
80001378:	fef42423          	sw	a5,-24(s0)
    // FLASH control settings
    FLASH->CTRL_bit.LAT = 3;
8000137c:	3000d7b7          	lui	a5,0x3000d
80001380:	47f4                	lw	a3,76(a5)
80001382:	fff10737          	lui	a4,0xfff10
80001386:	177d                	addi	a4,a4,-1 # fff0ffff <__data_source_start+0x7ff0a98f>
80001388:	8ef9                	and	a3,a3,a4
8000138a:	00030737          	lui	a4,0x30
8000138e:	8f55                	or	a4,a4,a3
80001390:	c7f8                	sw	a4,76(a5)
    FLASH->CTRL_bit.CEN = 1;
80001392:	3000d7b7          	lui	a5,0x3000d
80001396:	47f8                	lw	a4,76(a5)
80001398:	00276713          	ori	a4,a4,2
8000139c:	c7f8                	sw	a4,76(a5)
#else
#error "Please define SYSCLK source (SYSCLK_PLL | SYSCLK_HSE | SYSCLK_HSI | SYSCLK_LSI)!"
#endif

    //switch sysclk
    RCU->SYSCLKCFG = (sysclk_source << RCU_SYSCLKCFG_SRC_Pos);
8000139e:	3000e7b7          	lui	a5,0x3000e
800013a2:	fe842703          	lw	a4,-24(s0)
800013a6:	db98                	sw	a4,48(a5)
    // Wait switching done
    timeout_counter = 0;
800013a8:	fe042623          	sw	zero,-20(s0)
    while ((RCU->CLKSTAT_bit.SRC != RCU->SYSCLKCFG_bit.SRC) && (timeout_counter < 100)) //SYSCLK_SWITCH_TIMEOUT))
800013ac:	a031                	j	800013b8 <ClkInit+0x102>
        timeout_counter++;
800013ae:	fec42783          	lw	a5,-20(s0)
800013b2:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
800013b4:	fef42623          	sw	a5,-20(s0)
    while ((RCU->CLKSTAT_bit.SRC != RCU->SYSCLKCFG_bit.SRC) && (timeout_counter < 100)) //SYSCLK_SWITCH_TIMEOUT))
800013b8:	3000e7b7          	lui	a5,0x3000e
800013bc:	5fdc                	lw	a5,60(a5)
800013be:	8b8d                	andi	a5,a5,3
800013c0:	0ff7f713          	zext.b	a4,a5
800013c4:	3000e7b7          	lui	a5,0x3000e
800013c8:	5b9c                	lw	a5,48(a5)
800013ca:	8b8d                	andi	a5,a5,3
800013cc:	0ff7f793          	zext.b	a5,a5
800013d0:	00f70863          	beq	a4,a5,800013e0 <ClkInit+0x12a>
800013d4:	fec42703          	lw	a4,-20(s0)
800013d8:	06300793          	li	a5,99
800013dc:	fce7f9e3          	bgeu	a5,a4,800013ae <ClkInit+0xf8>
/*    if (timeout_counter == SYSCLK_SWITCH_TIMEOUT) //SYSCLK failed to switch
        while (1) {
        };*/

}
800013e0:	0001                	nop
800013e2:	4472                	lw	s0,28(sp)
800013e4:	6105                	addi	sp,sp,32
800013e6:	8082                	ret

800013e8 <InterruptEnable>:

void InterruptEnable()
{
800013e8:	1101                	addi	sp,sp,-32
800013ea:	ce06                	sw	ra,28(sp)
800013ec:	cc22                	sw	s0,24(sp)
800013ee:	1000                	addi	s0,sp,32
	//allow all interrupts in machine mode
	PLIC_SetThreshold (Plic_Mach_Target, 0); //allow all interrupts in machine mode
800013f0:	4581                	li	a1,0
800013f2:	4501                	li	a0,0
800013f4:	8d2ff0ef          	jal	ra,800004c6 <PLIC_SetThreshold>
    // disable timer interrupt
//    clear_csr(mie, MIE_MTIMER);
    // enable machine external interrupt
    set_csr(mie, MIE_MEXTERNAL);
800013f8:	6785                	lui	a5,0x1
800013fa:	80078793          	addi	a5,a5,-2048 # 800 <STACK_SIZE>
800013fe:	fef42623          	sw	a5,-20(s0)
80001402:	fec42783          	lw	a5,-20(s0)
80001406:	3047a7f3          	csrrs	a5,mie,a5
8000140a:	fef42623          	sw	a5,-20(s0)
    // enable global interrupts
    set_csr(mstatus, MSTATUS_MIE);
8000140e:	47a1                	li	a5,8
80001410:	fef42423          	sw	a5,-24(s0)
80001414:	fe842783          	lw	a5,-24(s0)
80001418:	3007a7f3          	csrrs	a5,mstatus,a5
8000141c:	fef42423          	sw	a5,-24(s0)
}
80001420:	0001                	nop
80001422:	40f2                	lw	ra,28(sp)
80001424:	4462                	lw	s0,24(sp)
80001426:	6105                	addi	sp,sp,32
80001428:	8082                	ret

8000142a <SystemInit>:

void SystemInit(void)
{
8000142a:	1141                	addi	sp,sp,-16
8000142c:	c606                	sw	ra,12(sp)
8000142e:	c422                	sw	s0,8(sp)
80001430:	0800                	addi	s0,sp,16
//	clear_csr(mie, MIE_MTIMER);
	// enable machine external interrupt
//	set_csr(mie, MIE_MEXTERNAL);
	// enable global interrupts
//	set_csr(mstatus, MSTATUS_MIE);
	ClkInit();
80001432:	3551                	jal	800012b6 <ClkInit>
}
80001434:	0001                	nop
80001436:	40b2                	lw	ra,12(sp)
80001438:	4422                	lw	s0,8(sp)
8000143a:	0141                	addi	sp,sp,16
8000143c:	8082                	ret

8000143e <UART1_init>:
#define UART1_BAUD  115200

#define UBUFF_SIZE 128

void UART1_init()
{
8000143e:	1101                	addi	sp,sp,-32
80001440:	ce22                	sw	s0,28(sp)
80001442:	1000                	addi	s0,sp,32
    uint32_t baud_icoef = HSECLK_VAL / (16 * UART1_BAUD);
80001444:	47a1                	li	a5,8
80001446:	fef42623          	sw	a5,-20(s0)
    uint32_t baud_fcoef = ((HSECLK_VAL / (16.0f * UART1_BAUD) - baud_icoef) * 64 + 0.5f);
8000144a:	fec42783          	lw	a5,-20(s0)
8000144e:	d017f7d3          	fcvt.s.wu	fa5,a5
80001452:	800057b7          	lui	a5,0x80005
80001456:	6507a707          	flw	fa4,1616(a5) # 80005650 <__data_source_start+0xffffffe0>
8000145a:	08f77753          	fsub.s	fa4,fa4,fa5
8000145e:	800057b7          	lui	a5,0x80005
80001462:	6547a787          	flw	fa5,1620(a5) # 80005654 <__data_source_start+0xffffffe4>
80001466:	10f77753          	fmul.s	fa4,fa4,fa5
8000146a:	800057b7          	lui	a5,0x80005
8000146e:	6587a787          	flw	fa5,1624(a5) # 80005658 <__data_source_start+0xffffffe8>
80001472:	00f777d3          	fadd.s	fa5,fa4,fa5
80001476:	c01797d3          	fcvt.wu.s	a5,fa5,rtz
8000147a:	fef42423          	sw	a5,-24(s0)
    //  GPIO
    RCU->CGCFGAHB_bit.GPIOAEN = 1;
8000147e:	3000e7b7          	lui	a5,0x3000e
80001482:	0007d703          	lhu	a4,0(a5) # 3000e000 <STACK_SIZE+0x3000d800>
80001486:	10076713          	ori	a4,a4,256
8000148a:	00e79023          	sh	a4,0(a5)
    RCU->RSTDISAHB_bit.GPIOAEN = 1;
8000148e:	3000e7b7          	lui	a5,0x3000e
80001492:	0107d703          	lhu	a4,16(a5) # 3000e010 <STACK_SIZE+0x3000d810>
80001496:	10076713          	ori	a4,a4,256
8000149a:	00e79823          	sh	a4,16(a5)
    RCU->CGCFGAPB_bit.UART1EN = 1;
8000149e:	3000e7b7          	lui	a5,0x3000e
800014a2:	4798                	lw	a4,8(a5)
800014a4:	08076713          	ori	a4,a4,128
800014a8:	c798                	sw	a4,8(a5)
    RCU->RSTDISAPB_bit.UART1EN = 1;
800014aa:	3000e7b7          	lui	a5,0x3000e
800014ae:	4f98                	lw	a4,24(a5)
800014b0:	08076713          	ori	a4,a4,128
800014b4:	cf98                	sw	a4,24(a5)

    GPIOA->ALTFUNCNUM_bit.PIN2 = 1;
800014b6:	280007b7          	lui	a5,0x28000
800014ba:	5fd8                	lw	a4,60(a5)
800014bc:	fcf77713          	andi	a4,a4,-49
800014c0:	01076713          	ori	a4,a4,16
800014c4:	dfd8                	sw	a4,60(a5)
    GPIOA->ALTFUNCNUM_bit.PIN3 = 1;
800014c6:	280007b7          	lui	a5,0x28000
800014ca:	5fd8                	lw	a4,60(a5)
800014cc:	f3f77713          	andi	a4,a4,-193
800014d0:	04076713          	ori	a4,a4,64
800014d4:	dfd8                	sw	a4,60(a5)
    GPIOA->ALTFUNCSET = GPIO_ALTFUNCSET_PIN2_Msk | GPIO_ALTFUNCSET_PIN3_Msk;
800014d6:	280007b7          	lui	a5,0x28000
800014da:	4731                	li	a4,12
800014dc:	dbd8                	sw	a4,52(a5)

    //  UART1
    RCU->UARTCLKCFG[1].UARTCLKCFG_bit.CLKSEL = RCU_UARTCLKCFG_CLKSEL_HSE;
800014de:	3000e7b7          	lui	a5,0x3000e
800014e2:	5bf4                	lw	a3,116(a5)
800014e4:	fffd0737          	lui	a4,0xfffd0
800014e8:	177d                	addi	a4,a4,-1 # fffcffff <__data_source_start+0x7ffca98f>
800014ea:	8ef9                	and	a3,a3,a4
800014ec:	6741                	lui	a4,0x10
800014ee:	8f55                	or	a4,a4,a3
800014f0:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[1].UARTCLKCFG_bit.DIVEN = 0;
800014f2:	3000e7b7          	lui	a5,0x3000e
800014f6:	5bf4                	lw	a3,116(a5)
800014f8:	fff00737          	lui	a4,0xfff00
800014fc:	177d                	addi	a4,a4,-1 # ffefffff <__data_source_start+0x7fefa98f>
800014fe:	8f75                	and	a4,a4,a3
80001500:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[1].UARTCLKCFG_bit.RSTDIS = 1;
80001502:	3000e7b7          	lui	a5,0x3000e
80001506:	5bf8                	lw	a4,116(a5)
80001508:	10076713          	ori	a4,a4,256
8000150c:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[1].UARTCLKCFG_bit.CLKEN = 1;
8000150e:	3000e7b7          	lui	a5,0x3000e
80001512:	5bf8                	lw	a4,116(a5)
80001514:	00176713          	ori	a4,a4,1
80001518:	dbf8                	sw	a4,116(a5)

    UART1->IBRD = baud_icoef;
8000151a:	300077b7          	lui	a5,0x30007
8000151e:	fec42703          	lw	a4,-20(s0)
80001522:	d3d8                	sw	a4,36(a5)
    UART1->FBRD = baud_fcoef;
80001524:	300077b7          	lui	a5,0x30007
80001528:	fe842703          	lw	a4,-24(s0)
8000152c:	d798                	sw	a4,40(a5)
    UART1->LCRH = UART_LCRH_FEN_Msk | (3 << UART_LCRH_WLEN_Pos);
8000152e:	300077b7          	lui	a5,0x30007
80001532:	07000713          	li	a4,112
80001536:	d7d8                	sw	a4,44(a5)
    UART1->IFLS = 0;
80001538:	300077b7          	lui	a5,0x30007
8000153c:	0207aa23          	sw	zero,52(a5) # 30007034 <STACK_SIZE+0x30006834>
    UART1->CR = UART_CR_TXE_Msk | UART_CR_RXE_Msk | UART_CR_UARTEN_Msk;
80001540:	300077b7          	lui	a5,0x30007
80001544:	30100713          	li	a4,769
80001548:	db98                	sw	a4,48(a5)
}
8000154a:	0001                	nop
8000154c:	4472                	lw	s0,28(sp)
8000154e:	6105                	addi	sp,sp,32
80001550:	8082                	ret

80001552 <periph_init>:



//-- Peripheral init functions -------------------------------------------------
void periph_init()
{
80001552:	1141                	addi	sp,sp,-16
80001554:	c606                	sw	ra,12(sp)
80001556:	c422                	sw	s0,8(sp)
80001558:	0800                	addi	s0,sp,16
  SystemInit();
8000155a:	3dc1                	jal	8000142a <SystemInit>
  SystemCoreClockUpdate();
8000155c:	3e55                	jal	80001110 <SystemCoreClockUpdate>
  retarget_init();
8000155e:	3489                	jal	80000fa0 <retarget_init>
  UART1_init();
80001560:	3df9                	jal	8000143e <UART1_init>
  printf("Hello World!");
80001562:	800057b7          	lui	a5,0x80005
80001566:	64078513          	addi	a0,a5,1600 # 80005640 <__data_source_start+0xffffffd0>
8000156a:	8b1ff0ef          	jal	ra,80000e1a <printf>
}
8000156e:	0001                	nop
80001570:	40b2                	lw	ra,12(sp)
80001572:	4422                	lw	s0,8(sp)
80001574:	0141                	addi	sp,sp,16
80001576:	8082                	ret

80001578 <main>:
//--- USER FUNCTIONS ----------------------------------------------------------------------


//-- Main ----------------------------------------------------------------------
int main(void)
{
80001578:	1101                	addi	sp,sp,-32
8000157a:	ce06                	sw	ra,28(sp)
8000157c:	cc22                	sw	s0,24(sp)
8000157e:	1000                	addi	s0,sp,32
  periph_init();
80001580:	3fc9                	jal	80001552 <periph_init>
  static char line_buf[UBUFF_SIZE];
  uint32_t idx = 0;
80001582:	fe042623          	sw	zero,-20(s0)
  while(1)
  {
    if(!RETARGET_UART->FR_bit.RXFE) {
80001586:	300077b7          	lui	a5,0x30007
8000158a:	4f9c                	lw	a5,24(a5)
8000158c:	8391                	srli	a5,a5,0x4
8000158e:	8b85                	andi	a5,a5,1
80001590:	0ff7f793          	zext.b	a5,a5
80001594:	fbed                	bnez	a5,80001586 <main+0xe>
      char ch = (char)RETARGET_UART->DR_bit.DATA;
80001596:	300077b7          	lui	a5,0x30007
8000159a:	0007c783          	lbu	a5,0(a5) # 30007000 <STACK_SIZE+0x30006800>
8000159e:	fef403a3          	sb	a5,-25(s0)
      if (ch == '\r' || ch == '\n') {
800015a2:	fe744703          	lbu	a4,-25(s0)
800015a6:	47b5                	li	a5,13
800015a8:	00f70763          	beq	a4,a5,800015b6 <main+0x3e>
800015ac:	fe744703          	lbu	a4,-25(s0)
800015b0:	47a9                	li	a5,10
800015b2:	04f71363          	bne	a4,a5,800015f8 <main+0x80>
        if (idx > 0) {
800015b6:	fec42783          	lw	a5,-20(s0)
800015ba:	c3b5                	beqz	a5,8000161e <main+0xa6>
          for (uint32_t i = 0; i < idx; i++) {
800015bc:	fe042423          	sw	zero,-24(s0)
800015c0:	a839                	j	800015de <main+0x66>
            retarget_put_char(line_buf[i]);
800015c2:	e4018713          	addi	a4,gp,-448 # 400005c0 <line_buf.0>
800015c6:	fe842783          	lw	a5,-24(s0)
800015ca:	97ba                	add	a5,a5,a4
800015cc:	0007c783          	lbu	a5,0(a5)
800015d0:	853e                	mv	a0,a5
800015d2:	3639                	jal	800010e0 <retarget_put_char>
          for (uint32_t i = 0; i < idx; i++) {
800015d4:	fe842783          	lw	a5,-24(s0)
800015d8:	0785                	addi	a5,a5,1
800015da:	fef42423          	sw	a5,-24(s0)
800015de:	fe842703          	lw	a4,-24(s0)
800015e2:	fec42783          	lw	a5,-20(s0)
800015e6:	fcf76ee3          	bltu	a4,a5,800015c2 <main+0x4a>
          }
          retarget_put_char('\r');
800015ea:	4535                	li	a0,13
800015ec:	3cd5                	jal	800010e0 <retarget_put_char>
          retarget_put_char('\n');
800015ee:	4529                	li	a0,10
800015f0:	3cc5                	jal	800010e0 <retarget_put_char>
          idx = 0;
800015f2:	fe042623          	sw	zero,-20(s0)
        if (idx > 0) {
800015f6:	a025                	j	8000161e <main+0xa6>
        }
      } else {
        if (idx < (UBUFF_SIZE - 1)) {
800015f8:	fec42703          	lw	a4,-20(s0)
800015fc:	07e00793          	li	a5,126
80001600:	f8e7e3e3          	bltu	a5,a4,80001586 <main+0xe>
          line_buf[idx++] = ch;
80001604:	fec42783          	lw	a5,-20(s0)
80001608:	00178713          	addi	a4,a5,1
8000160c:	fee42623          	sw	a4,-20(s0)
80001610:	e4018713          	addi	a4,gp,-448 # 400005c0 <line_buf.0>
80001614:	97ba                	add	a5,a5,a4
80001616:	fe744703          	lbu	a4,-25(s0)
8000161a:	00e78023          	sb	a4,0(a5)
    if(!RETARGET_UART->FR_bit.RXFE) {
8000161e:	b7a5                	j	80001586 <main+0xe>

80001620 <RCU_ADCSARRstCmd>:
  * @brief   C  
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void RCU_ADCSARRstCmd(FunctionalState State)
{
80001620:	1101                	addi	sp,sp,-32
80001622:	ce22                	sw	s0,28(sp)
80001624:	1000                	addi	s0,sp,32
80001626:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(RCU->ADCSARCLKCFG_bit.RSTDIS, State);
8000162a:	3000e7b7          	lui	a5,0x3000e
8000162e:	fec42703          	lw	a4,-20(s0)
80001632:	8b05                	andi	a4,a4,1
80001634:	0ff77713          	zext.b	a4,a4
80001638:	8b05                	andi	a4,a4,1
8000163a:	0722                	slli	a4,a4,0x8
8000163c:	0b07a683          	lw	a3,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
80001640:	eff6f693          	andi	a3,a3,-257
80001644:	8f55                	or	a4,a4,a3
80001646:	0ae7a823          	sw	a4,176(a5)
}
8000164a:	0001                	nop
8000164c:	4472                	lw	s0,28(sp)
8000164e:	6105                	addi	sp,sp,32
80001650:	8082                	ret

80001652 <ADCSAR_SEQ_SwStartEnCmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_SwStartEnCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
80001652:	1101                	addi	sp,sp,-32
80001654:	ce22                	sw	s0,28(sp)
80001656:	1000                	addi	s0,sp,32
80001658:	fea42623          	sw	a0,-20(s0)
8000165c:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    MODIFY_REG(ADCSAR->SEQSYNC, 1 << (uint32_t)SEQ_Num, State << (uint32_t)SEQ_Num);
80001660:	300107b7          	lui	a5,0x30010
80001664:	43dc                	lw	a5,4(a5)
80001666:	fec42703          	lw	a4,-20(s0)
8000166a:	4685                	li	a3,1
8000166c:	00e69733          	sll	a4,a3,a4
80001670:	fff74713          	not	a4,a4
80001674:	00e7f6b3          	and	a3,a5,a4
80001678:	fec42783          	lw	a5,-20(s0)
8000167c:	fe842703          	lw	a4,-24(s0)
80001680:	00f71733          	sll	a4,a4,a5
80001684:	300107b7          	lui	a5,0x30010
80001688:	8f55                	or	a4,a4,a3
8000168a:	c3d8                	sw	a4,4(a5)
}
8000168c:	0001                	nop
8000168e:	4472                	lw	s0,28(sp)
80001690:	6105                	addi	sp,sp,32
80001692:	8082                	ret

80001694 <ADCSAR_SEQ_StartEventConfig>:
  * @param   SEQ_Num   
  * @param   StartEvent   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_StartEventConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_StartEvent_TypeDef StartEvent)
{
80001694:	1101                	addi	sp,sp,-32
80001696:	ce22                	sw	s0,28(sp)
80001698:	1000                	addi	s0,sp,32
8000169a:	fea42623          	sw	a0,-20(s0)
8000169e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));

    MODIFY_REG(ADCSAR->EMUX, 0xF << ((uint32_t)SEQ_Num * 4), StartEvent << ((uint32_t)SEQ_Num * 4));
800016a2:	300107b7          	lui	a5,0x30010
800016a6:	4fdc                	lw	a5,28(a5)
800016a8:	fec42703          	lw	a4,-20(s0)
800016ac:	070a                	slli	a4,a4,0x2
800016ae:	46bd                	li	a3,15
800016b0:	00e69733          	sll	a4,a3,a4
800016b4:	fff74713          	not	a4,a4
800016b8:	00e7f6b3          	and	a3,a5,a4
800016bc:	fec42783          	lw	a5,-20(s0)
800016c0:	078a                	slli	a5,a5,0x2
800016c2:	fe842703          	lw	a4,-24(s0)
800016c6:	00f71733          	sll	a4,a4,a5
800016ca:	300107b7          	lui	a5,0x30010
800016ce:	8f55                	or	a4,a4,a3
800016d0:	cfd8                	sw	a4,28(a5)
}
800016d2:	0001                	nop
800016d4:	4472                	lw	s0,28(sp)
800016d6:	6105                	addi	sp,sp,32
800016d8:	8082                	ret

800016da <ADCSAR_SEQ_ReqMaxConfig>:
  * @param   SEQ_Num   
  * @param   ReqNumMax    
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_ReqMaxConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_ReqNum_TypeDef ReqNumMax)
{
800016da:	1101                	addi	sp,sp,-32
800016dc:	ce22                	sw	s0,28(sp)
800016de:	1000                	addi	s0,sp,32
800016e0:	fea42623          	sw	a0,-20(s0)
800016e4:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_REQ_NUM(ReqNumMax));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRQCTL_bit.RQMAX, ReqNumMax);
800016e8:	300106b7          	lui	a3,0x30010
800016ec:	fe842783          	lw	a5,-24(s0)
800016f0:	8b9d                	andi	a5,a5,7
800016f2:	0ff7f713          	zext.b	a4,a5
800016f6:	fec42783          	lw	a5,-20(s0)
800016fa:	079a                	slli	a5,a5,0x6
800016fc:	97b6                	add	a5,a5,a3
800016fe:	8b1d                	andi	a4,a4,7
80001700:	0587d683          	lhu	a3,88(a5) # 30010058 <STACK_SIZE+0x3000f858>
80001704:	9ae1                	andi	a3,a3,-8
80001706:	8f55                	or	a4,a4,a3
80001708:	04e79c23          	sh	a4,88(a5)
}
8000170c:	0001                	nop
8000170e:	4472                	lw	s0,28(sp)
80001710:	6105                	addi	sp,sp,32
80001712:	8082                	ret

80001714 <ADCSAR_SEQ_ReqAverageConfig>:
  * @param   SEQ_Num   
  * @param   Average    
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_ReqAverageConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_Average_TypeDef Average)
{
80001714:	1101                	addi	sp,sp,-32
80001716:	ce22                	sw	s0,28(sp)
80001718:	1000                	addi	s0,sp,32
8000171a:	fea42623          	sw	a0,-20(s0)
8000171e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_AVERAGE(Average));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRQCTL_bit.QAVGVAL, Average);
80001722:	300106b7          	lui	a3,0x30010
80001726:	fe842783          	lw	a5,-24(s0)
8000172a:	8b9d                	andi	a5,a5,7
8000172c:	0ff7f713          	zext.b	a4,a5
80001730:	fec42783          	lw	a5,-20(s0)
80001734:	079a                	slli	a5,a5,0x6
80001736:	97b6                	add	a5,a5,a3
80001738:	8b1d                	andi	a4,a4,7
8000173a:	00971613          	slli	a2,a4,0x9
8000173e:	0587d703          	lhu	a4,88(a5)
80001742:	86ba                	mv	a3,a4
80001744:	777d                	lui	a4,0xfffff
80001746:	1ff70713          	addi	a4,a4,511 # fffff1ff <__data_source_start+0x7fff9b8f>
8000174a:	8f75                	and	a4,a4,a3
8000174c:	86ba                	mv	a3,a4
8000174e:	8732                	mv	a4,a2
80001750:	8f55                	or	a4,a4,a3
80001752:	04e79c23          	sh	a4,88(a5)
}
80001756:	0001                	nop
80001758:	4472                	lw	s0,28(sp)
8000175a:	6105                	addi	sp,sp,32
8000175c:	8082                	ret

8000175e <ADCSAR_SEQ_ReqAverageCmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_ReqAverageCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
8000175e:	1101                	addi	sp,sp,-32
80001760:	ce22                	sw	s0,28(sp)
80001762:	1000                	addi	s0,sp,32
80001764:	fea42623          	sw	a0,-20(s0)
80001768:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRQCTL_bit.QAVGEN, State);
8000176c:	300106b7          	lui	a3,0x30010
80001770:	fe842783          	lw	a5,-24(s0)
80001774:	8b85                	andi	a5,a5,1
80001776:	0ff7f713          	zext.b	a4,a5
8000177a:	fec42783          	lw	a5,-20(s0)
8000177e:	079a                	slli	a5,a5,0x6
80001780:	97b6                	add	a5,a5,a3
80001782:	8b05                	andi	a4,a4,1
80001784:	0722                	slli	a4,a4,0x8
80001786:	0587d683          	lhu	a3,88(a5)
8000178a:	eff6f693          	andi	a3,a3,-257
8000178e:	8f55                	or	a4,a4,a3
80001790:	04e79c23          	sh	a4,88(a5)
}
80001794:	0001                	nop
80001796:	4472                	lw	s0,28(sp)
80001798:	6105                	addi	sp,sp,32
8000179a:	8082                	ret

8000179c <ADCSAR_SEQ_DMAConfig>:
  * @param   SEQ_Num   
  * @param   DMAFIFOLevel         DMA
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_DMAConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_DMAFIFOLevel_TypeDef DMAFIFOLevel)
{
8000179c:	1101                	addi	sp,sp,-32
8000179e:	ce22                	sw	s0,28(sp)
800017a0:	1000                	addi	s0,sp,32
800017a2:	fea42623          	sw	a0,-20(s0)
800017a6:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_DMA_FIFO_LEVEL(DMAFIFOLevel));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SDMACTL_bit.WMARK, DMAFIFOLevel);
800017aa:	300106b7          	lui	a3,0x30010
800017ae:	fe842783          	lw	a5,-24(s0)
800017b2:	8b9d                	andi	a5,a5,7
800017b4:	0ff7f713          	zext.b	a4,a5
800017b8:	fec42783          	lw	a5,-20(s0)
800017bc:	079a                	slli	a5,a5,0x6
800017be:	97b6                	add	a5,a5,a3
800017c0:	8b1d                	andi	a4,a4,7
800017c2:	0722                	slli	a4,a4,0x8
800017c4:	0607d683          	lhu	a3,96(a5)
800017c8:	8ff6f693          	andi	a3,a3,-1793
800017cc:	8f55                	or	a4,a4,a3
800017ce:	06e79023          	sh	a4,96(a5)
}
800017d2:	0001                	nop
800017d4:	4472                	lw	s0,28(sp)
800017d6:	6105                	addi	sp,sp,32
800017d8:	8082                	ret

800017da <ADCSAR_SEQ_DMACmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_DMACmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
800017da:	1101                	addi	sp,sp,-32
800017dc:	ce22                	sw	s0,28(sp)
800017de:	1000                	addi	s0,sp,32
800017e0:	fea42623          	sw	a0,-20(s0)
800017e4:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SDMACTL_bit.DMAEN, State);
800017e8:	300106b7          	lui	a3,0x30010
800017ec:	fe842783          	lw	a5,-24(s0)
800017f0:	8b85                	andi	a5,a5,1
800017f2:	0ff7f713          	zext.b	a4,a5
800017f6:	fec42783          	lw	a5,-20(s0)
800017fa:	079a                	slli	a5,a5,0x6
800017fc:	97b6                	add	a5,a5,a3
800017fe:	8b05                	andi	a4,a4,1
80001800:	0607d683          	lhu	a3,96(a5)
80001804:	9af9                	andi	a3,a3,-2
80001806:	8f55                	or	a4,a4,a3
80001808:	06e79023          	sh	a4,96(a5)
}
8000180c:	0001                	nop
8000180e:	4472                	lw	s0,28(sp)
80001810:	6105                	addi	sp,sp,32
80001812:	8082                	ret

80001814 <ADCSAR_SEQ_RestartConfig>:
  * @param   RestartVal  . 0x00 -  ,
  *                      0x01 - 1 , 0xFF - 255 .
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_RestartConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, uint32_t RestartVal)
{
80001814:	1101                	addi	sp,sp,-32
80001816:	ce22                	sw	s0,28(sp)
80001818:	1000                	addi	s0,sp,32
8000181a:	fea42623          	sw	a0,-20(s0)
8000181e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_RESTART_VAL(RestartVal));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SCCTL_bit.RCNT, RestartVal);
80001822:	300106b7          	lui	a3,0x30010
80001826:	fe842783          	lw	a5,-24(s0)
8000182a:	0ff7f713          	zext.b	a4,a5
8000182e:	fec42783          	lw	a5,-20(s0)
80001832:	079a                	slli	a5,a5,0x6
80001834:	97b6                	add	a5,a5,a3
80001836:	06e78223          	sb	a4,100(a5)
}
8000183a:	0001                	nop
8000183c:	4472                	lw	s0,28(sp)
8000183e:	6105                	addi	sp,sp,32
80001840:	8082                	ret

80001842 <ADCSAR_SEQ_RestartAverageCmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_RestartAverageCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
80001842:	1101                	addi	sp,sp,-32
80001844:	ce22                	sw	s0,28(sp)
80001846:	1000                	addi	s0,sp,32
80001848:	fea42623          	sw	a0,-20(s0)
8000184c:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SCCTL_bit.RAVGEN, State);
80001850:	300106b7          	lui	a3,0x30010
80001854:	fe842783          	lw	a5,-24(s0)
80001858:	8b85                	andi	a5,a5,1
8000185a:	0ff7f713          	zext.b	a4,a5
8000185e:	fec42783          	lw	a5,-20(s0)
80001862:	079a                	slli	a5,a5,0x6
80001864:	97b6                	add	a5,a5,a3
80001866:	8b05                	andi	a4,a4,1
80001868:	0722                	slli	a4,a4,0x8
8000186a:	53f4                	lw	a3,100(a5)
8000186c:	eff6f693          	andi	a3,a3,-257
80001870:	8f55                	or	a4,a4,a3
80001872:	d3f8                	sw	a4,100(a5)
}
80001874:	0001                	nop
80001876:	4472                	lw	s0,28(sp)
80001878:	6105                	addi	sp,sp,32
8000187a:	8082                	ret

8000187c <ADCSAR_SEQ_DCEnableCmd>:
  * @param   DC_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_DCEnableCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_DC_Num_TypeDef DC_Num, FunctionalState State)
{
8000187c:	1101                	addi	sp,sp,-32
8000187e:	ce22                	sw	s0,28(sp)
80001880:	1000                	addi	s0,sp,32
80001882:	fea42623          	sw	a0,-20(s0)
80001886:	feb42423          	sw	a1,-24(s0)
8000188a:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SDC, 1 << ((uint32_t)DC_Num), State << ((uint32_t)DC_Num));
8000188e:	30010737          	lui	a4,0x30010
80001892:	fec42783          	lw	a5,-20(s0)
80001896:	079a                	slli	a5,a5,0x6
80001898:	97ba                	add	a5,a5,a4
8000189a:	57fc                	lw	a5,108(a5)
8000189c:	fe842703          	lw	a4,-24(s0)
800018a0:	4685                	li	a3,1
800018a2:	00e69733          	sll	a4,a3,a4
800018a6:	fff74713          	not	a4,a4
800018aa:	8f7d                	and	a4,a4,a5
800018ac:	fe842783          	lw	a5,-24(s0)
800018b0:	fe442683          	lw	a3,-28(s0)
800018b4:	00f697b3          	sll	a5,a3,a5
800018b8:	300106b7          	lui	a3,0x30010
800018bc:	8f5d                	or	a4,a4,a5
800018be:	fec42783          	lw	a5,-20(s0)
800018c2:	079a                	slli	a5,a5,0x6
800018c4:	97b6                	add	a5,a5,a3
800018c6:	d7f8                	sw	a4,108(a5)
}
800018c8:	0001                	nop
800018ca:	4472                	lw	s0,28(sp)
800018cc:	6105                	addi	sp,sp,32
800018ce:	8082                	ret

800018d0 <ADCSAR_SEQ_SetRestartTimer>:
  * @param   SEQ_Num   
  * @param   TimerVal  . 0 -       ( ).
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_SetRestartTimer(ADCSAR_SEQ_Num_TypeDef SEQ_Num, uint32_t TimerVal)
{
800018d0:	1101                	addi	sp,sp,-32
800018d2:	ce22                	sw	s0,28(sp)
800018d4:	1000                	addi	s0,sp,32
800018d6:	fea42623          	sw	a0,-20(s0)
800018da:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_RESTART_TIMER_VAL(TimerVal));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRTMR_bit.VAL, TimerVal);
800018de:	30010737          	lui	a4,0x30010
800018e2:	fe842683          	lw	a3,-24(s0)
800018e6:	010007b7          	lui	a5,0x1000
800018ea:	17fd                	addi	a5,a5,-1 # ffffff <STACK_SIZE+0xfff7ff>
800018ec:	8efd                	and	a3,a3,a5
800018ee:	fec42783          	lw	a5,-20(s0)
800018f2:	079a                	slli	a5,a5,0x6
800018f4:	97ba                	add	a5,a5,a4
800018f6:	01000737          	lui	a4,0x1000
800018fa:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
800018fc:	8f75                	and	a4,a4,a3
800018fe:	5bb0                	lw	a2,112(a5)
80001900:	ff0006b7          	lui	a3,0xff000
80001904:	8ef1                	and	a3,a3,a2
80001906:	8f55                	or	a4,a4,a3
80001908:	dbb8                	sw	a4,112(a5)
}
8000190a:	0001                	nop
8000190c:	4472                	lw	s0,28(sp)
8000190e:	6105                	addi	sp,sp,32
80001910:	8082                	ret

80001912 <ADCSAR_DC_OutputCmd>:
  * @param   DC_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_OutputCmd(ADCSAR_DC_Num_TypeDef DC_Num, FunctionalState State)
{
80001912:	1101                	addi	sp,sp,-32
80001914:	ce22                	sw	s0,28(sp)
80001916:	1000                	addi	s0,sp,32
80001918:	fea42623          	sw	a0,-20(s0)
8000191c:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->DC[DC_Num].DCTL_bit.CTE, State);
80001920:	30010637          	lui	a2,0x30010
80001924:	fe842783          	lw	a5,-24(s0)
80001928:	8b85                	andi	a5,a5,1
8000192a:	0ff7f693          	zext.b	a3,a5
8000192e:	fec42703          	lw	a4,-20(s0)
80001932:	87ba                	mv	a5,a4
80001934:	0786                	slli	a5,a5,0x1
80001936:	97ba                	add	a5,a5,a4
80001938:	078a                	slli	a5,a5,0x2
8000193a:	97b2                	add	a5,a5,a2
8000193c:	0016f713          	andi	a4,a3,1
80001940:	0732                	slli	a4,a4,0xc
80001942:	4007a603          	lw	a2,1024(a5)
80001946:	76fd                	lui	a3,0xfffff
80001948:	16fd                	addi	a3,a3,-1 # ffffefff <__data_source_start+0x7fff998f>
8000194a:	8ef1                	and	a3,a3,a2
8000194c:	8f55                	or	a4,a4,a3
8000194e:	40e7a023          	sw	a4,1024(a5)
}
80001952:	0001                	nop
80001954:	4472                	lw	s0,28(sp)
80001956:	6105                	addi	sp,sp,32
80001958:	8082                	ret

8000195a <ADCSAR_DC_SourceConfig>:
  * @param   DC_Num   
  * @param   Source   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_SourceConfig(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_DC_Source_TypeDef Source)
{
8000195a:	1101                	addi	sp,sp,-32
8000195c:	ce22                	sw	s0,28(sp)
8000195e:	1000                	addi	s0,sp,32
80001960:	fea42623          	sw	a0,-20(s0)
80001964:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_SOURCE(Source));

    WRITE_REG(ADCSAR->DC[DC_Num].DCTL_bit.SRC, Source);
80001968:	30010637          	lui	a2,0x30010
8000196c:	fe842783          	lw	a5,-24(s0)
80001970:	8b85                	andi	a5,a5,1
80001972:	0ff7f693          	zext.b	a3,a5
80001976:	fec42703          	lw	a4,-20(s0)
8000197a:	87ba                	mv	a5,a4
8000197c:	0786                	slli	a5,a5,0x1
8000197e:	97ba                	add	a5,a5,a4
80001980:	078a                	slli	a5,a5,0x2
80001982:	97b2                	add	a5,a5,a2
80001984:	0016f713          	andi	a4,a3,1
80001988:	0762                	slli	a4,a4,0x18
8000198a:	4007a603          	lw	a2,1024(a5)
8000198e:	ff0006b7          	lui	a3,0xff000
80001992:	16fd                	addi	a3,a3,-1 # feffffff <__data_source_start+0x7effa98f>
80001994:	8ef1                	and	a3,a3,a2
80001996:	8f55                	or	a4,a4,a3
80001998:	40e7a023          	sw	a4,1024(a5)
}
8000199c:	0001                	nop
8000199e:	4472                	lw	s0,28(sp)
800019a0:	6105                	addi	sp,sp,32
800019a2:	8082                	ret

800019a4 <ADCSAR_DC_ChannelConfig>:
  * @param   DC_Num   
  * @param   Source   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_ChannelConfig(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_CH_Num_TypeDef Channel_Num)
{
800019a4:	1101                	addi	sp,sp,-32
800019a6:	ce22                	sw	s0,28(sp)
800019a8:	1000                	addi	s0,sp,32
800019aa:	fea42623          	sw	a0,-20(s0)
800019ae:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_CH_NUM(Channel_Num));

    WRITE_REG(ADCSAR->DC[DC_Num].DCTL_bit.CHNL, Channel_Num);
800019b2:	30010637          	lui	a2,0x30010
800019b6:	fe842783          	lw	a5,-24(s0)
800019ba:	8b9d                	andi	a5,a5,7
800019bc:	0ff7f693          	zext.b	a3,a5
800019c0:	fec42703          	lw	a4,-20(s0)
800019c4:	87ba                	mv	a5,a4
800019c6:	0786                	slli	a5,a5,0x1
800019c8:	97ba                	add	a5,a5,a4
800019ca:	078a                	slli	a5,a5,0x2
800019cc:	97b2                	add	a5,a5,a2
800019ce:	0076f713          	andi	a4,a3,7
800019d2:	0742                	slli	a4,a4,0x10
800019d4:	4007a603          	lw	a2,1024(a5)
800019d8:	fff906b7          	lui	a3,0xfff90
800019dc:	16fd                	addi	a3,a3,-1 # fff8ffff <__data_source_start+0x7ff8a98f>
800019de:	8ef1                	and	a3,a3,a2
800019e0:	8f55                	or	a4,a4,a3
800019e2:	40e7a023          	sw	a4,1024(a5)
}
800019e6:	0001                	nop
800019e8:	4472                	lw	s0,28(sp)
800019ea:	6105                	addi	sp,sp,32
800019ec:	8082                	ret

800019ee <ADCSAR_DC_Config>:
  * @param   Mode   
  * @param   Condition   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_Config(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_DC_Mode_TypeDef Mode, ADCSAR_DC_Condition_TypeDef Condition)
{
800019ee:	1101                	addi	sp,sp,-32
800019f0:	ce22                	sw	s0,28(sp)
800019f2:	1000                	addi	s0,sp,32
800019f4:	fea42623          	sw	a0,-20(s0)
800019f8:	feb42423          	sw	a1,-24(s0)
800019fc:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_MODE(Mode));
    assert_param(IS_ADCSAR_DC_CONDITION(Condition));

    MODIFY_REG(ADCSAR->DC[DC_Num].DCTL, ADCSAR_DC_DCTL_CTC_Msk | ADCSAR_DC_DCTL_CTM_Msk,
80001a00:	300106b7          	lui	a3,0x30010
80001a04:	fec42703          	lw	a4,-20(s0)
80001a08:	87ba                	mv	a5,a4
80001a0a:	0786                	slli	a5,a5,0x1
80001a0c:	97ba                	add	a5,a5,a4
80001a0e:	078a                	slli	a5,a5,0x2
80001a10:	97b6                	add	a5,a5,a3
80001a12:	4007a703          	lw	a4,1024(a5)
80001a16:	77fd                	lui	a5,0xfffff
80001a18:	0ff78793          	addi	a5,a5,255 # fffff0ff <__data_source_start+0x7fff9a8f>
80001a1c:	8f7d                	and	a4,a4,a5
80001a1e:	fe842783          	lw	a5,-24(s0)
80001a22:	00879693          	slli	a3,a5,0x8
80001a26:	fe442783          	lw	a5,-28(s0)
80001a2a:	07aa                	slli	a5,a5,0xa
80001a2c:	8fd5                	or	a5,a5,a3
80001a2e:	30010637          	lui	a2,0x30010
80001a32:	00f766b3          	or	a3,a4,a5
80001a36:	fec42703          	lw	a4,-20(s0)
80001a3a:	87ba                	mv	a5,a4
80001a3c:	0786                	slli	a5,a5,0x1
80001a3e:	97ba                	add	a5,a5,a4
80001a40:	078a                	slli	a5,a5,0x2
80001a42:	97b2                	add	a5,a5,a2
80001a44:	40d7a023          	sw	a3,1024(a5)
               ((Mode << ADCSAR_DC_DCTL_CTM_Pos) |
                (Condition << ADCSAR_DC_DCTL_CTC_Pos)));
}
80001a48:	0001                	nop
80001a4a:	4472                	lw	s0,28(sp)
80001a4c:	6105                	addi	sp,sp,32
80001a4e:	8082                	ret

80001a50 <ADCSAR_DC_SetThresholdLow>:
  * @param   DC_Num   
  * @param   Val  .  0-0xFFF.
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_SetThresholdLow(ADCSAR_DC_Num_TypeDef DC_Num, uint32_t Val)
{
80001a50:	1101                	addi	sp,sp,-32
80001a52:	ce22                	sw	s0,28(sp)
80001a54:	1000                	addi	s0,sp,32
80001a56:	fea42623          	sw	a0,-20(s0)
80001a5a:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_THRESHOLD(Val));

    WRITE_REG(ADCSAR->DC[DC_Num].DCMP_bit.CMPL, Val);
80001a5e:	30010637          	lui	a2,0x30010
80001a62:	fe842783          	lw	a5,-24(s0)
80001a66:	873e                	mv	a4,a5
80001a68:	6785                	lui	a5,0x1
80001a6a:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
80001a6c:	8ff9                	and	a5,a5,a4
80001a6e:	01079693          	slli	a3,a5,0x10
80001a72:	82c1                	srli	a3,a3,0x10
80001a74:	fec42703          	lw	a4,-20(s0)
80001a78:	87ba                	mv	a5,a4
80001a7a:	0786                	slli	a5,a5,0x1
80001a7c:	97ba                	add	a5,a5,a4
80001a7e:	078a                	slli	a5,a5,0x2
80001a80:	97b2                	add	a5,a5,a2
80001a82:	6705                	lui	a4,0x1
80001a84:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
80001a86:	8f75                	and	a4,a4,a3
80001a88:	4047a603          	lw	a2,1028(a5)
80001a8c:	76fd                	lui	a3,0xfffff
80001a8e:	8ef1                	and	a3,a3,a2
80001a90:	8f55                	or	a4,a4,a3
80001a92:	40e7a223          	sw	a4,1028(a5)
}
80001a96:	0001                	nop
80001a98:	4472                	lw	s0,28(sp)
80001a9a:	6105                	addi	sp,sp,32
80001a9c:	8082                	ret

80001a9e <ADCSAR_DC_SetThresholdHigh>:
  * @param   DC_Num   
  * @param   Val  .  0-0xFFF.
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_SetThresholdHigh(ADCSAR_DC_Num_TypeDef DC_Num, uint32_t Val)
{
80001a9e:	1101                	addi	sp,sp,-32
80001aa0:	ce22                	sw	s0,28(sp)
80001aa2:	1000                	addi	s0,sp,32
80001aa4:	fea42623          	sw	a0,-20(s0)
80001aa8:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_THRESHOLD(Val));

    WRITE_REG(ADCSAR->DC[DC_Num].DCMP_bit.CMPH, Val);
80001aac:	30010637          	lui	a2,0x30010
80001ab0:	fe842783          	lw	a5,-24(s0)
80001ab4:	873e                	mv	a4,a5
80001ab6:	6785                	lui	a5,0x1
80001ab8:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
80001aba:	8ff9                	and	a5,a5,a4
80001abc:	01079693          	slli	a3,a5,0x10
80001ac0:	82c1                	srli	a3,a3,0x10
80001ac2:	fec42703          	lw	a4,-20(s0)
80001ac6:	87ba                	mv	a5,a4
80001ac8:	0786                	slli	a5,a5,0x1
80001aca:	97ba                	add	a5,a5,a4
80001acc:	078a                	slli	a5,a5,0x2
80001ace:	97b2                	add	a5,a5,a2
80001ad0:	6705                	lui	a4,0x1
80001ad2:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
80001ad4:	8f75                	and	a4,a4,a3
80001ad6:	0742                	slli	a4,a4,0x10
80001ad8:	4047a603          	lw	a2,1028(a5)
80001adc:	f00106b7          	lui	a3,0xf0010
80001ae0:	16fd                	addi	a3,a3,-1 # f000ffff <__data_source_start+0x7000a98f>
80001ae2:	8ef1                	and	a3,a3,a2
80001ae4:	8f55                	or	a4,a4,a3
80001ae6:	40e7a223          	sw	a4,1028(a5)
}
80001aea:	0001                	nop
80001aec:	4472                	lw	s0,28(sp)
80001aee:	6105                	addi	sp,sp,32
80001af0:	8082                	ret

80001af2 <ADCSAR_SEQ_ReqConfig>:
  * @param   ReqNum   
  * @param   Channel_Num   
  * @retval  void
  */
void ADCSAR_SEQ_ReqConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_ReqNum_TypeDef ReqNum, ADCSAR_CH_Num_TypeDef Channel_Num)
{
80001af2:	7179                	addi	sp,sp,-48
80001af4:	d622                	sw	s0,44(sp)
80001af6:	1800                	addi	s0,sp,48
80001af8:	fca42e23          	sw	a0,-36(s0)
80001afc:	fcb42c23          	sw	a1,-40(s0)
80001b00:	fcc42a23          	sw	a2,-44(s0)

    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_REQ_NUM(ReqNum));
    assert_param(IS_ADCSAR_CH_NUM(Channel_Num));

    req_pos = ((uint32_t)ReqNum % 4) * 8;
80001b04:	fd842783          	lw	a5,-40(s0)
80001b08:	8b8d                	andi	a5,a5,3
80001b0a:	078e                	slli	a5,a5,0x3
80001b0c:	fef42623          	sw	a5,-20(s0)

    if (ReqNum > ADCSAR_SEQ_ReqNum_7)
80001b10:	fd842703          	lw	a4,-40(s0)
80001b14:	479d                	li	a5,7
80001b16:	04e7f363          	bgeu	a5,a4,80001b5c <ADCSAR_SEQ_ReqConfig+0x6a>
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel2
80001b1a:	30010737          	lui	a4,0x30010
80001b1e:	fdc42783          	lw	a5,-36(s0)
80001b22:	0785                	addi	a5,a5,1
80001b24:	079a                	slli	a5,a5,0x6
80001b26:	97ba                	add	a5,a5,a4
80001b28:	439c                	lw	a5,0(a5)
80001b2a:	fec42703          	lw	a4,-20(s0)
80001b2e:	03f00693          	li	a3,63
80001b32:	00e69733          	sll	a4,a3,a4
80001b36:	fff74713          	not	a4,a4
80001b3a:	8f7d                	and	a4,a4,a5
80001b3c:	fec42783          	lw	a5,-20(s0)
80001b40:	fd442683          	lw	a3,-44(s0)
80001b44:	00f697b3          	sll	a5,a3,a5
80001b48:	300106b7          	lui	a3,0x30010
80001b4c:	8f5d                	or	a4,a4,a5
80001b4e:	fdc42783          	lw	a5,-36(s0)
80001b52:	0785                	addi	a5,a5,1
80001b54:	079a                	slli	a5,a5,0x6
80001b56:	97b6                	add	a5,a5,a3
80001b58:	c398                	sw	a4,0(a5)
    else if (ReqNum > ADCSAR_SEQ_ReqNum_3)
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel1
    else
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel0
}
80001b5a:	a079                	j	80001be8 <ADCSAR_SEQ_ReqConfig+0xf6>
    else if (ReqNum > ADCSAR_SEQ_ReqNum_3)
80001b5c:	fd842703          	lw	a4,-40(s0)
80001b60:	478d                	li	a5,3
80001b62:	04e7f363          	bgeu	a5,a4,80001ba8 <ADCSAR_SEQ_ReqConfig+0xb6>
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel1
80001b66:	30010737          	lui	a4,0x30010
80001b6a:	fdc42783          	lw	a5,-36(s0)
80001b6e:	0785                	addi	a5,a5,1
80001b70:	079a                	slli	a5,a5,0x6
80001b72:	97ba                	add	a5,a5,a4
80001b74:	439c                	lw	a5,0(a5)
80001b76:	fec42703          	lw	a4,-20(s0)
80001b7a:	03f00693          	li	a3,63
80001b7e:	00e69733          	sll	a4,a3,a4
80001b82:	fff74713          	not	a4,a4
80001b86:	8f7d                	and	a4,a4,a5
80001b88:	fec42783          	lw	a5,-20(s0)
80001b8c:	fd442683          	lw	a3,-44(s0)
80001b90:	00f697b3          	sll	a5,a3,a5
80001b94:	300106b7          	lui	a3,0x30010
80001b98:	8f5d                	or	a4,a4,a5
80001b9a:	fdc42783          	lw	a5,-36(s0)
80001b9e:	0785                	addi	a5,a5,1
80001ba0:	079a                	slli	a5,a5,0x6
80001ba2:	97b6                	add	a5,a5,a3
80001ba4:	c398                	sw	a4,0(a5)
}
80001ba6:	a089                	j	80001be8 <ADCSAR_SEQ_ReqConfig+0xf6>
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel0
80001ba8:	30010737          	lui	a4,0x30010
80001bac:	fdc42783          	lw	a5,-36(s0)
80001bb0:	0785                	addi	a5,a5,1
80001bb2:	079a                	slli	a5,a5,0x6
80001bb4:	97ba                	add	a5,a5,a4
80001bb6:	439c                	lw	a5,0(a5)
80001bb8:	fec42703          	lw	a4,-20(s0)
80001bbc:	03f00693          	li	a3,63
80001bc0:	00e69733          	sll	a4,a3,a4
80001bc4:	fff74713          	not	a4,a4
80001bc8:	8f7d                	and	a4,a4,a5
80001bca:	fec42783          	lw	a5,-20(s0)
80001bce:	fd442683          	lw	a3,-44(s0)
80001bd2:	00f697b3          	sll	a5,a3,a5
80001bd6:	300106b7          	lui	a3,0x30010
80001bda:	8f5d                	or	a4,a4,a5
80001bdc:	fdc42783          	lw	a5,-36(s0)
80001be0:	0785                	addi	a5,a5,1
80001be2:	079a                	slli	a5,a5,0x6
80001be4:	97b6                	add	a5,a5,a3
80001be6:	c398                	sw	a4,0(a5)
}
80001be8:	0001                	nop
80001bea:	5432                	lw	s0,44(sp)
80001bec:	6145                	addi	sp,sp,48
80001bee:	8082                	ret

80001bf0 <ADCSAR_DeInit>:
/**
  * @brief      ADCSAR   
  * @retval  void
  */
void ADCSAR_DeInit()
{
80001bf0:	1141                	addi	sp,sp,-16
80001bf2:	c606                	sw	ra,12(sp)
80001bf4:	c422                	sw	s0,8(sp)
80001bf6:	0800                	addi	s0,sp,16
    RCU_ADCSARRstCmd(DISABLE);
80001bf8:	4501                	li	a0,0
80001bfa:	341d                	jal	80001620 <RCU_ADCSARRstCmd>
    RCU_ADCSARRstCmd(ENABLE);
80001bfc:	4505                	li	a0,1
80001bfe:	340d                	jal	80001620 <RCU_ADCSARRstCmd>
}
80001c00:	0001                	nop
80001c02:	40b2                	lw	ra,12(sp)
80001c04:	4422                	lw	s0,8(sp)
80001c06:	0141                	addi	sp,sp,16
80001c08:	8082                	ret

80001c0a <ADCSAR_SEQ_Init>:
  * @param   InitStruct      @ref ADCSAR_SEQ_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSAR_SEQ_Init(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_Init_TypeDef* InitStruct)
{
80001c0a:	7179                	addi	sp,sp,-48
80001c0c:	d606                	sw	ra,44(sp)
80001c0e:	d422                	sw	s0,40(sp)
80001c10:	1800                	addi	s0,sp,48
80001c12:	fca42e23          	sw	a0,-36(s0)
80001c16:	fcb42c23          	sw	a1,-40(s0)
    ADCSAR_SEQ_StartEventConfig(SEQ_Num, InitStruct->StartEvent);
80001c1a:	fd842783          	lw	a5,-40(s0)
80001c1e:	439c                	lw	a5,0(a5)
80001c20:	85be                	mv	a1,a5
80001c22:	fdc42503          	lw	a0,-36(s0)
80001c26:	34bd                	jal	80001694 <ADCSAR_SEQ_StartEventConfig>
    ADCSAR_SEQ_SwStartEnCmd(SEQ_Num, InitStruct->SWStartEn);
80001c28:	fd842783          	lw	a5,-40(s0)
80001c2c:	43dc                	lw	a5,4(a5)
80001c2e:	85be                	mv	a1,a5
80001c30:	fdc42503          	lw	a0,-36(s0)
80001c34:	3c39                	jal	80001652 <ADCSAR_SEQ_SwStartEnCmd>
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
80001c36:	fe042623          	sw	zero,-20(s0)
80001c3a:	a01d                	j	80001c60 <ADCSAR_SEQ_Init+0x56>
        ADCSAR_SEQ_ReqConfig(SEQ_Num, (ADCSAR_SEQ_ReqNum_TypeDef)i, InitStruct->Req[i]);
80001c3c:	fd842703          	lw	a4,-40(s0)
80001c40:	fec42783          	lw	a5,-20(s0)
80001c44:	078a                	slli	a5,a5,0x2
80001c46:	97ba                	add	a5,a5,a4
80001c48:	479c                	lw	a5,8(a5)
80001c4a:	863e                	mv	a2,a5
80001c4c:	fec42583          	lw	a1,-20(s0)
80001c50:	fdc42503          	lw	a0,-36(s0)
80001c54:	3d79                	jal	80001af2 <ADCSAR_SEQ_ReqConfig>
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
80001c56:	fec42783          	lw	a5,-20(s0)
80001c5a:	0785                	addi	a5,a5,1
80001c5c:	fef42623          	sw	a5,-20(s0)
80001c60:	fec42703          	lw	a4,-20(s0)
80001c64:	479d                	li	a5,7
80001c66:	fce7fbe3          	bgeu	a5,a4,80001c3c <ADCSAR_SEQ_Init+0x32>
    }
    ADCSAR_SEQ_ReqMaxConfig(SEQ_Num, InitStruct->ReqMax);
80001c6a:	fd842783          	lw	a5,-40(s0)
80001c6e:	579c                	lw	a5,40(a5)
80001c70:	85be                	mv	a1,a5
80001c72:	fdc42503          	lw	a0,-36(s0)
80001c76:	3495                	jal	800016da <ADCSAR_SEQ_ReqMaxConfig>
    ADCSAR_SEQ_ReqAverageConfig(SEQ_Num, InitStruct->ReqAverage);
80001c78:	fd842783          	lw	a5,-40(s0)
80001c7c:	57dc                	lw	a5,44(a5)
80001c7e:	85be                	mv	a1,a5
80001c80:	fdc42503          	lw	a0,-36(s0)
80001c84:	3c41                	jal	80001714 <ADCSAR_SEQ_ReqAverageConfig>
    ADCSAR_SEQ_ReqAverageCmd(SEQ_Num, InitStruct->ReqAverageEn);
80001c86:	fd842783          	lw	a5,-40(s0)
80001c8a:	5b9c                	lw	a5,48(a5)
80001c8c:	85be                	mv	a1,a5
80001c8e:	fdc42503          	lw	a0,-36(s0)
80001c92:	34f1                	jal	8000175e <ADCSAR_SEQ_ReqAverageCmd>
    ADCSAR_SEQ_RestartConfig(SEQ_Num, InitStruct->RestartCount);
80001c94:	fd842783          	lw	a5,-40(s0)
80001c98:	5bdc                	lw	a5,52(a5)
80001c9a:	85be                	mv	a1,a5
80001c9c:	fdc42503          	lw	a0,-36(s0)
80001ca0:	3e95                	jal	80001814 <ADCSAR_SEQ_RestartConfig>
    ADCSAR_SEQ_RestartAverageCmd(SEQ_Num, InitStruct->RestartAverageEn);
80001ca2:	fd842783          	lw	a5,-40(s0)
80001ca6:	5f9c                	lw	a5,56(a5)
80001ca8:	85be                	mv	a1,a5
80001caa:	fdc42503          	lw	a0,-36(s0)
80001cae:	3e51                	jal	80001842 <ADCSAR_SEQ_RestartAverageCmd>
    ADCSAR_SEQ_SetRestartTimer(SEQ_Num, InitStruct->RestartTimer);
80001cb0:	fd842783          	lw	a5,-40(s0)
80001cb4:	5fdc                	lw	a5,60(a5)
80001cb6:	85be                	mv	a1,a5
80001cb8:	fdc42503          	lw	a0,-36(s0)
80001cbc:	3911                	jal	800018d0 <ADCSAR_SEQ_SetRestartTimer>
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
80001cbe:	fe042423          	sw	zero,-24(s0)
80001cc2:	a025                	j	80001cea <ADCSAR_SEQ_Init+0xe0>
        ADCSAR_SEQ_DCEnableCmd(SEQ_Num, (ADCSAR_DC_Num_TypeDef)i, InitStruct->DCEn[i]);
80001cc4:	fd842703          	lw	a4,-40(s0)
80001cc8:	fe842783          	lw	a5,-24(s0)
80001ccc:	07c1                	addi	a5,a5,16
80001cce:	078a                	slli	a5,a5,0x2
80001cd0:	97ba                	add	a5,a5,a4
80001cd2:	439c                	lw	a5,0(a5)
80001cd4:	863e                	mv	a2,a5
80001cd6:	fe842583          	lw	a1,-24(s0)
80001cda:	fdc42503          	lw	a0,-36(s0)
80001cde:	3e79                	jal	8000187c <ADCSAR_SEQ_DCEnableCmd>
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
80001ce0:	fe842783          	lw	a5,-24(s0)
80001ce4:	0785                	addi	a5,a5,1
80001ce6:	fef42423          	sw	a5,-24(s0)
80001cea:	fe842703          	lw	a4,-24(s0)
80001cee:	479d                	li	a5,7
80001cf0:	fce7fae3          	bgeu	a5,a4,80001cc4 <ADCSAR_SEQ_Init+0xba>
    }
    ADCSAR_SEQ_DMAConfig(SEQ_Num, InitStruct->DMAFIFOLevel);
80001cf4:	fd842783          	lw	a5,-40(s0)
80001cf8:	53bc                	lw	a5,96(a5)
80001cfa:	85be                	mv	a1,a5
80001cfc:	fdc42503          	lw	a0,-36(s0)
80001d00:	3c71                	jal	8000179c <ADCSAR_SEQ_DMAConfig>
    ADCSAR_SEQ_DMACmd(SEQ_Num, InitStruct->DMAEn);
80001d02:	fd842783          	lw	a5,-40(s0)
80001d06:	53fc                	lw	a5,100(a5)
80001d08:	85be                	mv	a1,a5
80001d0a:	fdc42503          	lw	a0,-36(s0)
80001d0e:	34f1                	jal	800017da <ADCSAR_SEQ_DMACmd>
}
80001d10:	0001                	nop
80001d12:	50b2                	lw	ra,44(sp)
80001d14:	5422                	lw	s0,40(sp)
80001d16:	6145                	addi	sp,sp,48
80001d18:	8082                	ret

80001d1a <ADCSAR_SEQ_StructInit>:
  * @param   InitStruct      @ref ADCSAR_SEQ_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSAR_SEQ_StructInit(ADCSAR_SEQ_Init_TypeDef* InitStruct)
{
80001d1a:	7179                	addi	sp,sp,-48
80001d1c:	d622                	sw	s0,44(sp)
80001d1e:	1800                	addi	s0,sp,48
80001d20:	fca42e23          	sw	a0,-36(s0)
    InitStruct->StartEvent = ADCSAR_SEQ_StartEvent_SwReq;
80001d24:	fdc42783          	lw	a5,-36(s0)
80001d28:	0007a023          	sw	zero,0(a5)
    InitStruct->SWStartEn = DISABLE;
80001d2c:	fdc42783          	lw	a5,-36(s0)
80001d30:	0007a223          	sw	zero,4(a5)
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
80001d34:	fe042623          	sw	zero,-20(s0)
80001d38:	a831                	j	80001d54 <ADCSAR_SEQ_StructInit+0x3a>
        InitStruct->Req[i] = ADCSAR_CH_Num_0;
80001d3a:	fdc42703          	lw	a4,-36(s0)
80001d3e:	fec42783          	lw	a5,-20(s0)
80001d42:	078a                	slli	a5,a5,0x2
80001d44:	97ba                	add	a5,a5,a4
80001d46:	0007a423          	sw	zero,8(a5)
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
80001d4a:	fec42783          	lw	a5,-20(s0)
80001d4e:	0785                	addi	a5,a5,1
80001d50:	fef42623          	sw	a5,-20(s0)
80001d54:	fec42703          	lw	a4,-20(s0)
80001d58:	479d                	li	a5,7
80001d5a:	fee7f0e3          	bgeu	a5,a4,80001d3a <ADCSAR_SEQ_StructInit+0x20>
    }
    InitStruct->ReqMax = ADCSAR_SEQ_ReqNum_0;
80001d5e:	fdc42783          	lw	a5,-36(s0)
80001d62:	0207a423          	sw	zero,40(a5)
    InitStruct->ReqAverage = ADCSAR_SEQ_Average_2;
80001d66:	fdc42783          	lw	a5,-36(s0)
80001d6a:	4705                	li	a4,1
80001d6c:	d7d8                	sw	a4,44(a5)
    InitStruct->ReqAverageEn = DISABLE;
80001d6e:	fdc42783          	lw	a5,-36(s0)
80001d72:	0207a823          	sw	zero,48(a5)
    InitStruct->RestartCount = 0;
80001d76:	fdc42783          	lw	a5,-36(s0)
80001d7a:	0207aa23          	sw	zero,52(a5)
    InitStruct->RestartAverageEn = DISABLE;
80001d7e:	fdc42783          	lw	a5,-36(s0)
80001d82:	0207ac23          	sw	zero,56(a5)
    InitStruct->RestartTimer = 0;
80001d86:	fdc42783          	lw	a5,-36(s0)
80001d8a:	0207ae23          	sw	zero,60(a5)
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
80001d8e:	fe042423          	sw	zero,-24(s0)
80001d92:	a839                	j	80001db0 <ADCSAR_SEQ_StructInit+0x96>
        InitStruct->DCEn[i] = DISABLE;
80001d94:	fdc42703          	lw	a4,-36(s0)
80001d98:	fe842783          	lw	a5,-24(s0)
80001d9c:	07c1                	addi	a5,a5,16
80001d9e:	078a                	slli	a5,a5,0x2
80001da0:	97ba                	add	a5,a5,a4
80001da2:	0007a023          	sw	zero,0(a5)
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
80001da6:	fe842783          	lw	a5,-24(s0)
80001daa:	0785                	addi	a5,a5,1
80001dac:	fef42423          	sw	a5,-24(s0)
80001db0:	fe842703          	lw	a4,-24(s0)
80001db4:	479d                	li	a5,7
80001db6:	fce7ffe3          	bgeu	a5,a4,80001d94 <ADCSAR_SEQ_StructInit+0x7a>
    }
    InitStruct->DMAFIFOLevel = ADCSAR_SEQ_DMAFIFOLevel_1;
80001dba:	fdc42783          	lw	a5,-36(s0)
80001dbe:	4705                	li	a4,1
80001dc0:	d3b8                	sw	a4,96(a5)
    InitStruct->DMAEn = DISABLE;
80001dc2:	fdc42783          	lw	a5,-36(s0)
80001dc6:	0607a223          	sw	zero,100(a5)
}
80001dca:	0001                	nop
80001dcc:	5432                	lw	s0,44(sp)
80001dce:	6145                	addi	sp,sp,48
80001dd0:	8082                	ret

80001dd2 <ADCSAR_DC_Init>:
  * @param   InitStruct      @ref ADCSAR_DC_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSAR_DC_Init(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_DC_Init_TypeDef* InitStruct)
{
80001dd2:	1101                	addi	sp,sp,-32
80001dd4:	ce06                	sw	ra,28(sp)
80001dd6:	cc22                	sw	s0,24(sp)
80001dd8:	1000                	addi	s0,sp,32
80001dda:	fea42623          	sw	a0,-20(s0)
80001dde:	feb42423          	sw	a1,-24(s0)
    ADCSAR_DC_OutputCmd(DC_Num, InitStruct->DCOutput);
80001de2:	fe842783          	lw	a5,-24(s0)
80001de6:	439c                	lw	a5,0(a5)
80001de8:	85be                	mv	a1,a5
80001dea:	fec42503          	lw	a0,-20(s0)
80001dee:	3615                	jal	80001912 <ADCSAR_DC_OutputCmd>
    ADCSAR_DC_SetThresholdLow(DC_Num, InitStruct->ThresholdLow);
80001df0:	fe842783          	lw	a5,-24(s0)
80001df4:	43dc                	lw	a5,4(a5)
80001df6:	85be                	mv	a1,a5
80001df8:	fec42503          	lw	a0,-20(s0)
80001dfc:	3991                	jal	80001a50 <ADCSAR_DC_SetThresholdLow>
    ADCSAR_DC_SetThresholdHigh(DC_Num, InitStruct->ThresholdHigh);
80001dfe:	fe842783          	lw	a5,-24(s0)
80001e02:	479c                	lw	a5,8(a5)
80001e04:	85be                	mv	a1,a5
80001e06:	fec42503          	lw	a0,-20(s0)
80001e0a:	3951                	jal	80001a9e <ADCSAR_DC_SetThresholdHigh>
    ADCSAR_DC_SourceConfig(DC_Num, InitStruct->Source);
80001e0c:	fe842783          	lw	a5,-24(s0)
80001e10:	47dc                	lw	a5,12(a5)
80001e12:	85be                	mv	a1,a5
80001e14:	fec42503          	lw	a0,-20(s0)
80001e18:	3689                	jal	8000195a <ADCSAR_DC_SourceConfig>
    ADCSAR_DC_ChannelConfig(DC_Num, InitStruct->Channel);
80001e1a:	fe842783          	lw	a5,-24(s0)
80001e1e:	4b9c                	lw	a5,16(a5)
80001e20:	85be                	mv	a1,a5
80001e22:	fec42503          	lw	a0,-20(s0)
80001e26:	3ebd                	jal	800019a4 <ADCSAR_DC_ChannelConfig>
    ADCSAR_DC_Config(DC_Num, InitStruct->Mode, InitStruct->Condition);
80001e28:	fe842783          	lw	a5,-24(s0)
80001e2c:	4bd8                	lw	a4,20(a5)
80001e2e:	fe842783          	lw	a5,-24(s0)
80001e32:	4f9c                	lw	a5,24(a5)
80001e34:	863e                	mv	a2,a5
80001e36:	85ba                	mv	a1,a4
80001e38:	fec42503          	lw	a0,-20(s0)
80001e3c:	3e4d                	jal	800019ee <ADCSAR_DC_Config>
}
80001e3e:	0001                	nop
80001e40:	40f2                	lw	ra,28(sp)
80001e42:	4462                	lw	s0,24(sp)
80001e44:	6105                	addi	sp,sp,32
80001e46:	8082                	ret

80001e48 <ADCSAR_DC_StructInit>:
  * @param   InitStruct      @ref ADCSAR_DC_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSAR_DC_StructInit(ADCSAR_DC_Init_TypeDef* InitStruct)
{
80001e48:	1101                	addi	sp,sp,-32
80001e4a:	ce22                	sw	s0,28(sp)
80001e4c:	1000                	addi	s0,sp,32
80001e4e:	fea42623          	sw	a0,-20(s0)
    InitStruct->DCOutput = DISABLE;
80001e52:	fec42783          	lw	a5,-20(s0)
80001e56:	0007a023          	sw	zero,0(a5)
    InitStruct->ThresholdLow = 0;
80001e5a:	fec42783          	lw	a5,-20(s0)
80001e5e:	0007a223          	sw	zero,4(a5)
    InitStruct->ThresholdHigh = 0;
80001e62:	fec42783          	lw	a5,-20(s0)
80001e66:	0007a423          	sw	zero,8(a5)
    InitStruct->Source = ADCSAR_DC_Source_EOC;
80001e6a:	fec42783          	lw	a5,-20(s0)
80001e6e:	0007a623          	sw	zero,12(a5)
    InitStruct->Channel = ADCSAR_CH_Num_0;
80001e72:	fec42783          	lw	a5,-20(s0)
80001e76:	0007a823          	sw	zero,16(a5)
    InitStruct->Mode = ADCSAR_DC_Mode_Multiple;
80001e7a:	fec42783          	lw	a5,-20(s0)
80001e7e:	0007aa23          	sw	zero,20(a5)
    InitStruct->Condition = ADCSAR_DC_Condition_Low;
80001e82:	fec42783          	lw	a5,-20(s0)
80001e86:	0007ac23          	sw	zero,24(a5)
}
80001e8a:	0001                	nop
80001e8c:	4472                	lw	s0,28(sp)
80001e8e:	6105                	addi	sp,sp,32
80001e90:	8082                	ret

80001e92 <RCU_ADCSDRstCmd>:
  * @brief   C   -
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void RCU_ADCSDRstCmd(FunctionalState State)
{
80001e92:	1101                	addi	sp,sp,-32
80001e94:	ce22                	sw	s0,28(sp)
80001e96:	1000                	addi	s0,sp,32
80001e98:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(RCU->ADCSDCLKCFG_bit.RSTDIS, State);
80001e9c:	3000e7b7          	lui	a5,0x3000e
80001ea0:	fec42703          	lw	a4,-20(s0)
80001ea4:	8b05                	andi	a4,a4,1
80001ea6:	0ff77713          	zext.b	a4,a4
80001eaa:	8b05                	andi	a4,a4,1
80001eac:	0722                	slli	a4,a4,0x8
80001eae:	0b47a683          	lw	a3,180(a5) # 3000e0b4 <STACK_SIZE+0x3000d8b4>
80001eb2:	eff6f693          	andi	a3,a3,-257
80001eb6:	8f55                	or	a4,a4,a3
80001eb8:	0ae7aa23          	sw	a4,180(a5)
}
80001ebc:	0001                	nop
80001ebe:	4472                	lw	s0,28(sp)
80001ec0:	6105                	addi	sp,sp,32
80001ec2:	8082                	ret

80001ec4 <ADCSD_WaitCycleCmd>:
  * @brief        -
  * @param   waitClkAmount   
  * @retval  void
  */
__STATIC_INLINE void ADCSD_WaitCycleCmd(uint32_t WaitCycle)
{
80001ec4:	1101                	addi	sp,sp,-32
80001ec6:	ce22                	sw	s0,28(sp)
80001ec8:	1000                	addi	s0,sp,32
80001eca:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_ADCSD_WTCYC(WaitCycle));

	MODIFY_REG(ADCSD->CTRL, ADCSD_CTRL_WTCYC_Msk, WaitCycle << ADCSD_CTRL_WTCYC_Pos);
80001ece:	300127b7          	lui	a5,0x30012
80001ed2:	4398                	lw	a4,0(a5)
80001ed4:	fff907b7          	lui	a5,0xfff90
80001ed8:	17fd                	addi	a5,a5,-1 # fff8ffff <__data_source_start+0x7ff8a98f>
80001eda:	00f776b3          	and	a3,a4,a5
80001ede:	fec42783          	lw	a5,-20(s0)
80001ee2:	01079713          	slli	a4,a5,0x10
80001ee6:	300127b7          	lui	a5,0x30012
80001eea:	8f55                	or	a4,a4,a3
80001eec:	c398                	sw	a4,0(a5)
}
80001eee:	0001                	nop
80001ef0:	4472                	lw	s0,28(sp)
80001ef2:	6105                	addi	sp,sp,32
80001ef4:	8082                	ret

80001ef6 <ADCSD_MainDivCmd>:
  * @brief        -
  * @param   mainDiv    
  * @retval  void
  */
__STATIC_INLINE void ADCSD_MainDivCmd(uint32_t mainDiv)
{
80001ef6:	1101                	addi	sp,sp,-32
80001ef8:	ce22                	sw	s0,28(sp)
80001efa:	1000                	addi	s0,sp,32
80001efc:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_ADCSD_MDC(mainDiv));

	MODIFY_REG(ADCSD->CTRL, ADCSD_CTRL_MDC_Msk, mainDiv << ADCSD_CTRL_MDC_Pos);
80001f00:	300127b7          	lui	a5,0x30012
80001f04:	4398                	lw	a4,0(a5)
80001f06:	77e5                	lui	a5,0xffff9
80001f08:	17fd                	addi	a5,a5,-1 # ffff8fff <__data_source_start+0x7fff398f>
80001f0a:	00f776b3          	and	a3,a4,a5
80001f0e:	fec42783          	lw	a5,-20(s0)
80001f12:	00c79713          	slli	a4,a5,0xc
80001f16:	300127b7          	lui	a5,0x30012
80001f1a:	8f55                	or	a4,a4,a3
80001f1c:	c398                	sw	a4,0(a5)
}
80001f1e:	0001                	nop
80001f20:	4472                	lw	s0,28(sp)
80001f22:	6105                	addi	sp,sp,32
80001f24:	8082                	ret

80001f26 <ADCSD_SampleDivCmd>:
  * @brief        -
  * @param   sampleDiv    
  * @retval  void
  */
__STATIC_INLINE void ADCSD_SampleDivCmd(uint32_t sampleDiv)
{
80001f26:	1101                	addi	sp,sp,-32
80001f28:	ce22                	sw	s0,28(sp)
80001f2a:	1000                	addi	s0,sp,32
80001f2c:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_ADCSD_DR(sampleDiv));

	MODIFY_REG(ADCSD->CTRL, ADCSD_CTRL_DR_Msk, sampleDiv << ADCSD_CTRL_DR_Pos);
80001f30:	300127b7          	lui	a5,0x30012
80001f34:	439c                	lw	a5,0(a5)
80001f36:	cff7f693          	andi	a3,a5,-769
80001f3a:	fec42783          	lw	a5,-20(s0)
80001f3e:	00879713          	slli	a4,a5,0x8
80001f42:	300127b7          	lui	a5,0x30012
80001f46:	8f55                	or	a4,a4,a3
80001f48:	c398                	sw	a4,0(a5)
}
80001f4a:	0001                	nop
80001f4c:	4472                	lw	s0,28(sp)
80001f4e:	6105                	addi	sp,sp,32
80001f50:	8082                	ret

80001f52 <ADCSD_SetMode>:
  * @param   ch_num   
  * @param   mode  
  * @retval  void
  */
__STATIC_INLINE void ADCSD_SetMode(ADCSD_CH_Num_TypeDef ch_num, ADCSD_MODE_TypeDef mode)
{
80001f52:	1101                	addi	sp,sp,-32
80001f54:	ce22                	sw	s0,28(sp)
80001f56:	1000                	addi	s0,sp,32
80001f58:	fea42623          	sw	a0,-20(s0)
80001f5c:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_ADCSD_CH_NUM(ch_num));
	assert_param(IS_ADCSD_MODE(mode));

	MODIFY_REG(ADCSD->MODE, ADCSD_MODE_CH0_Msk << ((uint32_t)ch_num << 2), mode << ((uint32_t)ch_num << 2));
80001f60:	300127b7          	lui	a5,0x30012
80001f64:	43d8                	lw	a4,4(a5)
80001f66:	fec42783          	lw	a5,-20(s0)
80001f6a:	078a                	slli	a5,a5,0x2
80001f6c:	468d                	li	a3,3
80001f6e:	00f697b3          	sll	a5,a3,a5
80001f72:	fff7c793          	not	a5,a5
80001f76:	00f776b3          	and	a3,a4,a5
80001f7a:	fec42783          	lw	a5,-20(s0)
80001f7e:	078a                	slli	a5,a5,0x2
80001f80:	fe842703          	lw	a4,-24(s0)
80001f84:	00f71733          	sll	a4,a4,a5
80001f88:	300127b7          	lui	a5,0x30012
80001f8c:	8f55                	or	a4,a4,a3
80001f8e:	c3d8                	sw	a4,4(a5)
}
80001f90:	0001                	nop
80001f92:	4472                	lw	s0,28(sp)
80001f94:	6105                	addi	sp,sp,32
80001f96:	8082                	ret

80001f98 <ADCSD_SetAmplification>:
  * @param   ch_num    -
  * @param 	 ampl   
  * @retval  void
  */
__STATIC_INLINE void ADCSD_SetAmplification(ADCSD_CH_Num_TypeDef ch_num, ADCSD_AMPL_TypeDef ampl)
{
80001f98:	1101                	addi	sp,sp,-32
80001f9a:	ce22                	sw	s0,28(sp)
80001f9c:	1000                	addi	s0,sp,32
80001f9e:	fea42623          	sw	a0,-20(s0)
80001fa2:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_ADCSD_CH_NUM(ch_num));
	assert_param(IS_ADCSD_AMPL(ampl));

	MODIFY_REG(ADCSD->AMPL, ADCSD_AMPL_CH0_Msk << ((uint32_t)ch_num << 2), (uint32_t)ampl << ((uint32_t)ch_num << 2));
80001fa6:	300127b7          	lui	a5,0x30012
80001faa:	4798                	lw	a4,8(a5)
80001fac:	fec42783          	lw	a5,-20(s0)
80001fb0:	078a                	slli	a5,a5,0x2
80001fb2:	469d                	li	a3,7
80001fb4:	00f697b3          	sll	a5,a3,a5
80001fb8:	fff7c793          	not	a5,a5
80001fbc:	00f776b3          	and	a3,a4,a5
80001fc0:	fec42783          	lw	a5,-20(s0)
80001fc4:	078a                	slli	a5,a5,0x2
80001fc6:	fe842703          	lw	a4,-24(s0)
80001fca:	00f71733          	sll	a4,a4,a5
80001fce:	300127b7          	lui	a5,0x30012
80001fd2:	8f55                	or	a4,a4,a3
80001fd4:	c798                	sw	a4,8(a5)
}
80001fd6:	0001                	nop
80001fd8:	4472                	lw	s0,28(sp)
80001fda:	6105                	addi	sp,sp,32
80001fdc:	8082                	ret

80001fde <ADCSD_DeInit>:
/**
  * @brief      ADCSD   
  * @retval  void
  */
void ADCSD_DeInit(void)
{
80001fde:	1141                	addi	sp,sp,-16
80001fe0:	c606                	sw	ra,12(sp)
80001fe2:	c422                	sw	s0,8(sp)
80001fe4:	0800                	addi	s0,sp,16
    RCU_ADCSDRstCmd(DISABLE);
80001fe6:	4501                	li	a0,0
80001fe8:	356d                	jal	80001e92 <RCU_ADCSDRstCmd>
    RCU_ADCSDRstCmd(ENABLE);
80001fea:	4505                	li	a0,1
80001fec:	355d                	jal	80001e92 <RCU_ADCSDRstCmd>
}
80001fee:	0001                	nop
80001ff0:	40b2                	lw	ra,12(sp)
80001ff2:	4422                	lw	s0,8(sp)
80001ff4:	0141                	addi	sp,sp,16
80001ff6:	8082                	ret

80001ff8 <ADCSD_Init>:
  * @param   InitStruct      @ref ADCSD_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSD_Init(ADCSD_Init_TypeDef* InitStruct)
{
80001ff8:	1101                	addi	sp,sp,-32
80001ffa:	ce06                	sw	ra,28(sp)
80001ffc:	cc22                	sw	s0,24(sp)
80001ffe:	1000                	addi	s0,sp,32
80002000:	fea42623          	sw	a0,-20(s0)
	ADCSD_WaitCycleCmd(InitStruct->WaitCycle);
80002004:	fec42783          	lw	a5,-20(s0)
80002008:	439c                	lw	a5,0(a5)
8000200a:	853e                	mv	a0,a5
8000200c:	3d65                	jal	80001ec4 <ADCSD_WaitCycleCmd>
	ADCSD_MainDivCmd(InitStruct->MainDiv);
8000200e:	fec42783          	lw	a5,-20(s0)
80002012:	43dc                	lw	a5,4(a5)
80002014:	853e                	mv	a0,a5
80002016:	35c5                	jal	80001ef6 <ADCSD_MainDivCmd>
	ADCSD_SampleDivCmd(InitStruct->SampleDiv);
80002018:	fec42783          	lw	a5,-20(s0)
8000201c:	479c                	lw	a5,8(a5)
8000201e:	853e                	mv	a0,a5
80002020:	3719                	jal	80001f26 <ADCSD_SampleDivCmd>
}
80002022:	0001                	nop
80002024:	40f2                	lw	ra,28(sp)
80002026:	4462                	lw	s0,24(sp)
80002028:	6105                	addi	sp,sp,32
8000202a:	8082                	ret

8000202c <ADCSD_StructInit>:
  * @param   InitStruct      @ref ADCSD_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSD_StructInit(ADCSD_Init_TypeDef* InitStruct)
{
8000202c:	1101                	addi	sp,sp,-32
8000202e:	ce22                	sw	s0,28(sp)
80002030:	1000                	addi	s0,sp,32
80002032:	fea42623          	sw	a0,-20(s0)
	InitStruct->MainDiv = 0x0;
80002036:	fec42783          	lw	a5,-20(s0)
8000203a:	0007a223          	sw	zero,4(a5) # 30012004 <STACK_SIZE+0x30011804>
	InitStruct->SampleDiv = 0x0;
8000203e:	fec42783          	lw	a5,-20(s0)
80002042:	0007a423          	sw	zero,8(a5)
	InitStruct->WaitCycle = 0x0;
80002046:	fec42783          	lw	a5,-20(s0)
8000204a:	0007a023          	sw	zero,0(a5)
}
8000204e:	0001                	nop
80002050:	4472                	lw	s0,28(sp)
80002052:	6105                	addi	sp,sp,32
80002054:	8082                	ret

80002056 <ADCSD_CH_Init>:
  * @param   InitStruct      @ref ADCSD_CH_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSD_CH_Init(ADCSD_CH_Num_TypeDef ch_num, ADCSD_CH_Init_TypeDef* InitStruct)
{
80002056:	1101                	addi	sp,sp,-32
80002058:	ce06                	sw	ra,28(sp)
8000205a:	cc22                	sw	s0,24(sp)
8000205c:	1000                	addi	s0,sp,32
8000205e:	fea42623          	sw	a0,-20(s0)
80002062:	feb42423          	sw	a1,-24(s0)
	ADCSD_SetMode(ch_num, InitStruct->Mode);
80002066:	fe842783          	lw	a5,-24(s0)
8000206a:	439c                	lw	a5,0(a5)
8000206c:	85be                	mv	a1,a5
8000206e:	fec42503          	lw	a0,-20(s0)
80002072:	35c5                	jal	80001f52 <ADCSD_SetMode>
	ADCSD_SetAmplification(ch_num, InitStruct->Amplifier);
80002074:	fe842783          	lw	a5,-24(s0)
80002078:	43dc                	lw	a5,4(a5)
8000207a:	85be                	mv	a1,a5
8000207c:	fec42503          	lw	a0,-20(s0)
80002080:	3f21                	jal	80001f98 <ADCSD_SetAmplification>
}
80002082:	0001                	nop
80002084:	40f2                	lw	ra,28(sp)
80002086:	4462                	lw	s0,24(sp)
80002088:	6105                	addi	sp,sp,32
8000208a:	8082                	ret

8000208c <ADCSD_CH_StructInit>:
  * @param   InitStruct      @ref ADCSD_CH_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSD_CH_StructInit(ADCSD_CH_Init_TypeDef* InitStruct)
{
8000208c:	1101                	addi	sp,sp,-32
8000208e:	ce22                	sw	s0,28(sp)
80002090:	1000                	addi	s0,sp,32
80002092:	fea42623          	sw	a0,-20(s0)
	InitStruct->Amplifier = 0x0;
80002096:	fec42783          	lw	a5,-20(s0)
8000209a:	0007a223          	sw	zero,4(a5)
	InitStruct->Mode = 0x1;
8000209e:	fec42783          	lw	a5,-20(s0)
800020a2:	4705                	li	a4,1
800020a4:	c398                	sw	a4,0(a5)
}
800020a6:	0001                	nop
800020a8:	4472                	lw	s0,28(sp)
800020aa:	6105                	addi	sp,sp,32
800020ac:	8082                	ret

800020ae <RCU_AHBRstCmd>:
{
800020ae:	1101                	addi	sp,sp,-32
800020b0:	ce22                	sw	s0,28(sp)
800020b2:	1000                	addi	s0,sp,32
800020b4:	fea42623          	sw	a0,-20(s0)
800020b8:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
800020bc:	3000e7b7          	lui	a5,0x3000e
800020c0:	4b98                	lw	a4,16(a5)
800020c2:	fec42783          	lw	a5,-20(s0)
800020c6:	fff7c793          	not	a5,a5
800020ca:	00f776b3          	and	a3,a4,a5
800020ce:	fe842783          	lw	a5,-24(s0)
800020d2:	c781                	beqz	a5,800020da <RCU_AHBRstCmd+0x2c>
800020d4:	fec42783          	lw	a5,-20(s0)
800020d8:	a011                	j	800020dc <RCU_AHBRstCmd+0x2e>
800020da:	4781                	li	a5,0
800020dc:	3000e737          	lui	a4,0x3000e
800020e0:	8fd5                	or	a5,a5,a3
800020e2:	cb1c                	sw	a5,16(a4)
}
800020e4:	0001                	nop
800020e6:	4472                	lw	s0,28(sp)
800020e8:	6105                	addi	sp,sp,32
800020ea:	8082                	ret

800020ec <CRC_ResetCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRC_ResetCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
800020ec:	1101                	addi	sp,sp,-32
800020ee:	ce22                	sw	s0,28(sp)
800020f0:	1000                	addi	s0,sp,32
800020f2:	fea42623          	sw	a0,-20(s0)
800020f6:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_RESET_Msk, state << CRC_CR_RESET_Pos);
800020fa:	fec42783          	lw	a5,-20(s0)
800020fe:	47dc                	lw	a5,12(a5)
80002100:	ffe7f713          	andi	a4,a5,-2
80002104:	fe842783          	lw	a5,-24(s0)
80002108:	8f5d                	or	a4,a4,a5
8000210a:	fec42783          	lw	a5,-20(s0)
8000210e:	c7d8                	sw	a4,12(a5)
}
80002110:	0001                	nop
80002112:	4472                	lw	s0,28(sp)
80002114:	6105                	addi	sp,sp,32
80002116:	8082                	ret

80002118 <CRC_ModeCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRC_ModeCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
80002118:	1101                	addi	sp,sp,-32
8000211a:	ce22                	sw	s0,28(sp)
8000211c:	1000                	addi	s0,sp,32
8000211e:	fea42623          	sw	a0,-20(s0)
80002122:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_MODE_Msk, state << CRC_CR_MODE_Pos);
80002126:	fec42783          	lw	a5,-20(s0)
8000212a:	47dc                	lw	a5,12(a5)
8000212c:	ffd7f713          	andi	a4,a5,-3
80002130:	fe842783          	lw	a5,-24(s0)
80002134:	0786                	slli	a5,a5,0x1
80002136:	8f5d                	or	a4,a4,a5
80002138:	fec42783          	lw	a5,-20(s0)
8000213c:	c7d8                	sw	a4,12(a5)
}
8000213e:	0001                	nop
80002140:	4472                	lw	s0,28(sp)
80002142:	6105                	addi	sp,sp,32
80002144:	8082                	ret

80002146 <CRC_XOROutCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRC_XOROutCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
80002146:	1101                	addi	sp,sp,-32
80002148:	ce22                	sw	s0,28(sp)
8000214a:	1000                	addi	s0,sp,32
8000214c:	fea42623          	sw	a0,-20(s0)
80002150:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_XOROUT_Msk, state << CRC_CR_XOROUT_Pos);
80002154:	fec42783          	lw	a5,-20(s0)
80002158:	47dc                	lw	a5,12(a5)
8000215a:	ffb7f713          	andi	a4,a5,-5
8000215e:	fe842783          	lw	a5,-24(s0)
80002162:	078a                	slli	a5,a5,0x2
80002164:	8f5d                	or	a4,a4,a5
80002166:	fec42783          	lw	a5,-20(s0)
8000216a:	c7d8                	sw	a4,12(a5)
}
8000216c:	0001                	nop
8000216e:	4472                	lw	s0,28(sp)
80002170:	6105                	addi	sp,sp,32
80002172:	8082                	ret

80002174 <CRC_SetPolysize>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   polysize   
  * @retval  void
  */
__STATIC_INLINE void CRC_SetPolysize(CRC_TypeDef* CRCx, CRC_POLYSIZE_TypeDef polysize)
{
80002174:	1101                	addi	sp,sp,-32
80002176:	ce22                	sw	s0,28(sp)
80002178:	1000                	addi	s0,sp,32
8000217a:	fea42623          	sw	a0,-20(s0)
8000217e:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_CRC_POLYSIZE(polysize));

	MODIFY_REG(CRCx->CR, CRC_CR_POLYSIZE_Msk, polysize << CRC_CR_POLYSIZE_Pos);
80002182:	fec42783          	lw	a5,-20(s0)
80002186:	47dc                	lw	a5,12(a5)
80002188:	fe77f713          	andi	a4,a5,-25
8000218c:	fe842783          	lw	a5,-24(s0)
80002190:	078e                	slli	a5,a5,0x3
80002192:	8f5d                	or	a4,a4,a5
80002194:	fec42783          	lw	a5,-20(s0)
80002198:	c7d8                	sw	a4,12(a5)
}
8000219a:	0001                	nop
8000219c:	4472                	lw	s0,28(sp)
8000219e:	6105                	addi	sp,sp,32
800021a0:	8082                	ret

800021a2 <CRC_SetRevIn>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   revin   
  * @retval  void
  */
__STATIC_INLINE void CRC_SetRevIn(CRC_TypeDef* CRCx, CRC_REV_IN_TypeDef revin)
{
800021a2:	1101                	addi	sp,sp,-32
800021a4:	ce22                	sw	s0,28(sp)
800021a6:	1000                	addi	s0,sp,32
800021a8:	fea42623          	sw	a0,-20(s0)
800021ac:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_CRC_REV_IN(revin));

	MODIFY_REG(CRCx->CR, CRC_CR_REV_IN_Msk, revin << CRC_CR_REV_IN_Pos);
800021b0:	fec42783          	lw	a5,-20(s0)
800021b4:	47dc                	lw	a5,12(a5)
800021b6:	f9f7f713          	andi	a4,a5,-97
800021ba:	fe842783          	lw	a5,-24(s0)
800021be:	0796                	slli	a5,a5,0x5
800021c0:	8f5d                	or	a4,a4,a5
800021c2:	fec42783          	lw	a5,-20(s0)
800021c6:	c7d8                	sw	a4,12(a5)
}
800021c8:	0001                	nop
800021ca:	4472                	lw	s0,28(sp)
800021cc:	6105                	addi	sp,sp,32
800021ce:	8082                	ret

800021d0 <CRC_RevOutCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param	 state    
  * @retval  void
  */
__STATIC_INLINE void CRC_RevOutCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
800021d0:	1101                	addi	sp,sp,-32
800021d2:	ce22                	sw	s0,28(sp)
800021d4:	1000                	addi	s0,sp,32
800021d6:	fea42623          	sw	a0,-20(s0)
800021da:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_REV_OUT_Msk, state << CRC_CR_REV_OUT_Pos);
800021de:	fec42783          	lw	a5,-20(s0)
800021e2:	47dc                	lw	a5,12(a5)
800021e4:	f7f7f713          	andi	a4,a5,-129
800021e8:	fe842783          	lw	a5,-24(s0)
800021ec:	079e                	slli	a5,a5,0x7
800021ee:	8f5d                	or	a4,a4,a5
800021f0:	fec42783          	lw	a5,-20(s0)
800021f4:	c7d8                	sw	a4,12(a5)
}
800021f6:	0001                	nop
800021f8:	4472                	lw	s0,28(sp)
800021fa:	6105                	addi	sp,sp,32
800021fc:	8082                	ret

800021fe <CRC_SetInit>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   val   
  * @retval  void
  */
__STATIC_INLINE void CRC_SetInit(CRC_TypeDef* CRCx, uint32_t val)
{
800021fe:	1101                	addi	sp,sp,-32
80002200:	ce22                	sw	s0,28(sp)
80002202:	1000                	addi	s0,sp,32
80002204:	fea42623          	sw	a0,-20(s0)
80002208:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));

	WRITE_REG(CRCx->INIT, val);
8000220c:	fec42783          	lw	a5,-20(s0)
80002210:	fe842703          	lw	a4,-24(s0)
80002214:	cb98                	sw	a4,16(a5)
}
80002216:	0001                	nop
80002218:	4472                	lw	s0,28(sp)
8000221a:	6105                	addi	sp,sp,32
8000221c:	8082                	ret

8000221e <CRC_SetPol>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   val    
  * @retval  void
  */
__STATIC_INLINE void CRC_SetPol(CRC_TypeDef* CRCx, uint32_t val)
{
8000221e:	1101                	addi	sp,sp,-32
80002220:	ce22                	sw	s0,28(sp)
80002222:	1000                	addi	s0,sp,32
80002224:	fea42623          	sw	a0,-20(s0)
80002228:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));

	WRITE_REG(CRCx->POL, val);
8000222c:	fec42783          	lw	a5,-20(s0)
80002230:	fe842703          	lw	a4,-24(s0)
80002234:	cbd8                	sw	a4,20(a5)
}
80002236:	0001                	nop
80002238:	4472                	lw	s0,28(sp)
8000223a:	6105                	addi	sp,sp,32
8000223c:	8082                	ret

8000223e <CRC_DeInit>:
/**
  * @brief      CRC   
  * @retval  void
  */
void CRC_DeInit(CRC_TypeDef* CRCx)
{
8000223e:	7179                	addi	sp,sp,-48
80002240:	d606                	sw	ra,44(sp)
80002242:	d422                	sw	s0,40(sp)
80002244:	1800                	addi	s0,sp,48
80002246:	fca42e23          	sw	a0,-36(s0)
	assert_param(IS_CRC_PERIPH(CRCx));

	CRC_ResetCmd(CRCx, ENABLE);
8000224a:	4585                	li	a1,1
8000224c:	fdc42503          	lw	a0,-36(s0)
80002250:	3d71                	jal	800020ec <CRC_ResetCmd>
	CRC_ResetCmd(CRCx, DISABLE);
80002252:	4581                	li	a1,0
80002254:	fdc42503          	lw	a0,-36(s0)
80002258:	3d51                	jal	800020ec <CRC_ResetCmd>
	uint32_t CRC_num = (CRCx == CRC0) ? RCU_AHBRst_CRC0 : RCU_AHBRst_CRC1;
8000225a:	fdc42703          	lw	a4,-36(s0)
8000225e:	200307b7          	lui	a5,0x20030
80002262:	00f71463          	bne	a4,a5,8000226a <CRC_DeInit+0x2c>
80002266:	6785                	lui	a5,0x1
80002268:	a011                	j	8000226c <CRC_DeInit+0x2e>
8000226a:	6789                	lui	a5,0x2
8000226c:	fef42623          	sw	a5,-20(s0)
    RCU_AHBRstCmd(CRC_num, DISABLE);
80002270:	4581                	li	a1,0
80002272:	fec42503          	lw	a0,-20(s0)
80002276:	3d25                	jal	800020ae <RCU_AHBRstCmd>
    RCU_AHBRstCmd(CRC_num, ENABLE);
80002278:	4585                	li	a1,1
8000227a:	fec42503          	lw	a0,-20(s0)
8000227e:	3d05                	jal	800020ae <RCU_AHBRstCmd>
}
80002280:	0001                	nop
80002282:	50b2                	lw	ra,44(sp)
80002284:	5422                	lw	s0,40(sp)
80002286:	6145                	addi	sp,sp,48
80002288:	8082                	ret

8000228a <CRC_Init>:
  * @param   InitStruct      @ref CRC_Init_TypeDef,
  *                         
  * @retval  void
  */
void CRC_Init(CRC_TypeDef* CRCx, CRC_Init_TypeDef* InitStruct)
{
8000228a:	1101                	addi	sp,sp,-32
8000228c:	ce06                	sw	ra,28(sp)
8000228e:	cc22                	sw	s0,24(sp)
80002290:	1000                	addi	s0,sp,32
80002292:	fea42623          	sw	a0,-20(s0)
80002296:	feb42423          	sw	a1,-24(s0)
	CRC_SetInit(CRCx, InitStruct->Init);
8000229a:	fe842783          	lw	a5,-24(s0)
8000229e:	439c                	lw	a5,0(a5)
800022a0:	85be                	mv	a1,a5
800022a2:	fec42503          	lw	a0,-20(s0)
800022a6:	3fa1                	jal	800021fe <CRC_SetInit>
	CRC_SetRevIn(CRCx, InitStruct->RevIn);
800022a8:	fe842783          	lw	a5,-24(s0)
800022ac:	43dc                	lw	a5,4(a5)
800022ae:	85be                	mv	a1,a5
800022b0:	fec42503          	lw	a0,-20(s0)
800022b4:	35fd                	jal	800021a2 <CRC_SetRevIn>
	CRC_RevOutCmd(CRCx, InitStruct->RevOut);
800022b6:	fe842783          	lw	a5,-24(s0)
800022ba:	479c                	lw	a5,8(a5)
800022bc:	85be                	mv	a1,a5
800022be:	fec42503          	lw	a0,-20(s0)
800022c2:	3739                	jal	800021d0 <CRC_RevOutCmd>
	CRC_ModeCmd(CRCx, InitStruct->Mode);
800022c4:	fe842783          	lw	a5,-24(s0)
800022c8:	47dc                	lw	a5,12(a5)
800022ca:	85be                	mv	a1,a5
800022cc:	fec42503          	lw	a0,-20(s0)
800022d0:	35a1                	jal	80002118 <CRC_ModeCmd>
	CRC_XOROutCmd(CRCx, InitStruct->XorOut);
800022d2:	fe842783          	lw	a5,-24(s0)
800022d6:	4b9c                	lw	a5,16(a5)
800022d8:	85be                	mv	a1,a5
800022da:	fec42503          	lw	a0,-20(s0)
800022de:	35a5                	jal	80002146 <CRC_XOROutCmd>
	CRC_SetPolysize(CRCx, InitStruct->Polysize);
800022e0:	fe842783          	lw	a5,-24(s0)
800022e4:	4bdc                	lw	a5,20(a5)
800022e6:	85be                	mv	a1,a5
800022e8:	fec42503          	lw	a0,-20(s0)
800022ec:	3561                	jal	80002174 <CRC_SetPolysize>
	CRC_SetPol(CRCx, InitStruct->Pol);
800022ee:	fe842783          	lw	a5,-24(s0)
800022f2:	4f9c                	lw	a5,24(a5)
800022f4:	85be                	mv	a1,a5
800022f6:	fec42503          	lw	a0,-20(s0)
800022fa:	3715                	jal	8000221e <CRC_SetPol>
}
800022fc:	0001                	nop
800022fe:	40f2                	lw	ra,28(sp)
80002300:	4462                	lw	s0,24(sp)
80002302:	6105                	addi	sp,sp,32
80002304:	8082                	ret

80002306 <CRC_StructInit>:
  * @param   InitStruct      @ref CRC_Init_TypeDef,
  *                        
  * @retval  void
  */
void CRC_StructInit(CRC_Init_TypeDef* InitStruct)
{
80002306:	1101                	addi	sp,sp,-32
80002308:	ce22                	sw	s0,28(sp)
8000230a:	1000                	addi	s0,sp,32
8000230c:	fea42623          	sw	a0,-20(s0)
	InitStruct->Init = 0x0;
80002310:	fec42783          	lw	a5,-20(s0)
80002314:	0007a023          	sw	zero,0(a5) # 2000 <STACK_SIZE+0x1800>
	InitStruct->RevIn = 0x0;
80002318:	fec42783          	lw	a5,-20(s0)
8000231c:	0007a223          	sw	zero,4(a5)
	InitStruct->RevOut = 0x0;
80002320:	fec42783          	lw	a5,-20(s0)
80002324:	0007a423          	sw	zero,8(a5)
	InitStruct->Mode = 0x0;
80002328:	fec42783          	lw	a5,-20(s0)
8000232c:	0007a623          	sw	zero,12(a5)
	InitStruct->XorOut = 0x0;
80002330:	fec42783          	lw	a5,-20(s0)
80002334:	0007a823          	sw	zero,16(a5)
	InitStruct->Polysize = 0x0;
80002338:	fec42783          	lw	a5,-20(s0)
8000233c:	0007aa23          	sw	zero,20(a5)
	InitStruct->Pol = 0x4C11DB7;	// CRC-32 (Ethernet)
80002340:	fec42783          	lw	a5,-20(s0)
80002344:	04c12737          	lui	a4,0x4c12
80002348:	db770713          	addi	a4,a4,-585 # 4c11db7 <STACK_SIZE+0x4c115b7>
8000234c:	cf98                	sw	a4,24(a5)
}
8000234e:	0001                	nop
80002350:	4472                	lw	s0,28(sp)
80002352:	6105                	addi	sp,sp,32
80002354:	8082                	ret

80002356 <RCU_AHBRstCmd>:
{
80002356:	1101                	addi	sp,sp,-32
80002358:	ce22                	sw	s0,28(sp)
8000235a:	1000                	addi	s0,sp,32
8000235c:	fea42623          	sw	a0,-20(s0)
80002360:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
80002364:	3000e7b7          	lui	a5,0x3000e
80002368:	4b98                	lw	a4,16(a5)
8000236a:	fec42783          	lw	a5,-20(s0)
8000236e:	fff7c793          	not	a5,a5
80002372:	00f776b3          	and	a3,a4,a5
80002376:	fe842783          	lw	a5,-24(s0)
8000237a:	c781                	beqz	a5,80002382 <RCU_AHBRstCmd+0x2c>
8000237c:	fec42783          	lw	a5,-20(s0)
80002380:	a011                	j	80002384 <RCU_AHBRstCmd+0x2e>
80002382:	4781                	li	a5,0
80002384:	3000e737          	lui	a4,0x3000e
80002388:	8fd5                	or	a5,a5,a3
8000238a:	cb1c                	sw	a5,16(a4)
}
8000238c:	0001                	nop
8000238e:	4472                	lw	s0,28(sp)
80002390:	6105                	addi	sp,sp,32
80002392:	8082                	ret

80002394 <CRYPTO_UpdateKeyCmd>:
  * 		   KEY_0...KEY_3   AES-128
  * @pararm  state   
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_UpdateKeyCmd(FunctionalState state)
{
80002394:	1101                	addi	sp,sp,-32
80002396:	ce22                	sw	s0,28(sp)
80002398:	1000                	addi	s0,sp,32
8000239a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_UPDATE_KEY_Msk, state << CRYPTO_CONTROL_UPDATE_KEY_Pos);
8000239e:	200207b7          	lui	a5,0x20020
800023a2:	43fc                	lw	a5,68(a5)
800023a4:	ffe7f693          	andi	a3,a5,-2
800023a8:	200207b7          	lui	a5,0x20020
800023ac:	fec42703          	lw	a4,-20(s0)
800023b0:	8f55                	or	a4,a4,a3
800023b2:	c3f8                	sw	a4,68(a5)
}
800023b4:	0001                	nop
800023b6:	4472                	lw	s0,28(sp)
800023b8:	6105                	addi	sp,sp,32
800023ba:	8082                	ret

800023bc <CRYPTO_StartCmd>:
  * @brief       .
  * 		         .
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_StartCmd()
{
800023bc:	1141                	addi	sp,sp,-16
800023be:	c622                	sw	s0,12(sp)
800023c0:	0800                	addi	s0,sp,16
	SET_BIT(CRYPTO->CONTROL, CRYPTO_CONTROL_START_Msk);
800023c2:	200207b7          	lui	a5,0x20020
800023c6:	43f8                	lw	a4,68(a5)
800023c8:	200207b7          	lui	a5,0x20020
800023cc:	00276713          	ori	a4,a4,2
800023d0:	c3f8                	sw	a4,68(a5)
}
800023d2:	0001                	nop
800023d4:	4432                	lw	s0,12(sp)
800023d6:	0141                	addi	sp,sp,16
800023d8:	8082                	ret

800023da <CRYPTO_DirectionConfig>:
  * @brief      
  * @param   dir    0 - , 1 - 
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DirectionConfig(CRYPTO_Dir_TypeDef dir)
{
800023da:	1101                	addi	sp,sp,-32
800023dc:	ce22                	sw	s0,28(sp)
800023de:	1000                	addi	s0,sp,32
800023e0:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_DIR(dir));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_DIRECTION_Msk, dir << CRYPTO_CONTROL_DIRECTION_Pos);
800023e4:	200207b7          	lui	a5,0x20020
800023e8:	43fc                	lw	a5,68(a5)
800023ea:	ffb7f693          	andi	a3,a5,-5
800023ee:	fec42783          	lw	a5,-20(s0)
800023f2:	00279713          	slli	a4,a5,0x2
800023f6:	200207b7          	lui	a5,0x20020
800023fa:	8f55                	or	a4,a4,a3
800023fc:	c3f8                	sw	a4,68(a5)
}
800023fe:	0001                	nop
80002400:	4472                	lw	s0,28(sp)
80002402:	6105                	addi	sp,sp,32
80002404:	8082                	ret

80002406 <CRYPTO_AlgoConfig>:
  * @brief      
  * @param   algo   
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_AlgoConfig(CRYPTO_Algo_TypeDef algo)
{
80002406:	1101                	addi	sp,sp,-32
80002408:	ce22                	sw	s0,28(sp)
8000240a:	1000                	addi	s0,sp,32
8000240c:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_ALGO(algo));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_ALGORITHM_Msk, algo << CRYPTO_CONTROL_ALGORITHM_Pos);
80002410:	200207b7          	lui	a5,0x20020
80002414:	43fc                	lw	a5,68(a5)
80002416:	fe77f693          	andi	a3,a5,-25
8000241a:	fec42783          	lw	a5,-20(s0)
8000241e:	00379713          	slli	a4,a5,0x3
80002422:	200207b7          	lui	a5,0x20020
80002426:	8f55                	or	a4,a4,a3
80002428:	c3f8                	sw	a4,68(a5)
}
8000242a:	0001                	nop
8000242c:	4472                	lw	s0,28(sp)
8000242e:	6105                	addi	sp,sp,32
80002430:	8082                	ret

80002432 <CRYPTO_ModeConfig>:
  * @brief       
  * @param   mode    
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_ModeConfig(CRYPTO_Mode_TypeDef mode)
{
80002432:	1101                	addi	sp,sp,-32
80002434:	ce22                	sw	s0,28(sp)
80002436:	1000                	addi	s0,sp,32
80002438:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_MODE(mode));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_MODE_Msk, mode << CRYPTO_CONTROL_MODE_Pos);
8000243c:	200207b7          	lui	a5,0x20020
80002440:	43fc                	lw	a5,68(a5)
80002442:	f9f7f693          	andi	a3,a5,-97
80002446:	fec42783          	lw	a5,-20(s0)
8000244a:	00579713          	slli	a4,a5,0x5
8000244e:	200207b7          	lui	a5,0x20020
80002452:	8f55                	or	a4,a4,a3
80002454:	c3f8                	sw	a4,68(a5)
}
80002456:	0001                	nop
80002458:	4472                	lw	s0,28(sp)
8000245a:	6105                	addi	sp,sp,32
8000245c:	8082                	ret

8000245e <CRYPTO_GCMPhaseConfig>:
  * @brief       
  * @param   phase        GCM
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_TypeDef phase)
{
8000245e:	1101                	addi	sp,sp,-32
80002460:	ce22                	sw	s0,28(sp)
80002462:	1000                	addi	s0,sp,32
80002464:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_GCM_PHASE(phase));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_GCM_PHASE_Msk, phase << CRYPTO_CONTROL_GCM_PHASE_Pos);
80002468:	200207b7          	lui	a5,0x20020
8000246c:	43fc                	lw	a5,68(a5)
8000246e:	9ff7f693          	andi	a3,a5,-1537
80002472:	fec42783          	lw	a5,-20(s0)
80002476:	00979713          	slli	a4,a5,0x9
8000247a:	200207b7          	lui	a5,0x20020
8000247e:	8f55                	or	a4,a4,a3
80002480:	c3f8                	sw	a4,68(a5)
}
80002482:	0001                	nop
80002484:	4472                	lw	s0,28(sp)
80002486:	6105                	addi	sp,sp,32
80002488:	8082                	ret

8000248a <CRYPTO_InitVectorAutoUpdateCmd>:
  * @brief       IV_*    
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_InitVectorAutoUpdateCmd(FunctionalState state)
{
8000248a:	1101                	addi	sp,sp,-32
8000248c:	ce22                	sw	s0,28(sp)
8000248e:	1000                	addi	s0,sp,32
80002490:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_SELF_UPDATE_Msk, state << CRYPTO_CONTROL_SELF_UPDATE_Pos);
80002494:	200207b7          	lui	a5,0x20020
80002498:	43fc                	lw	a5,68(a5)
8000249a:	eff7f693          	andi	a3,a5,-257
8000249e:	fec42783          	lw	a5,-20(s0)
800024a2:	00879713          	slli	a4,a5,0x8
800024a6:	200207b7          	lui	a5,0x20020
800024aa:	8f55                	or	a4,a4,a3
800024ac:	c3f8                	sw	a4,68(a5)
}
800024ae:	0001                	nop
800024b0:	4472                	lw	s0,28(sp)
800024b2:	6105                	addi	sp,sp,32
800024b4:	8082                	ret

800024b6 <CRYPTO_SetInitVector>:
  * @param   idx     
  * @param   val    
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_SetInitVector(uint32_t idx, uint32_t val)
{
800024b6:	1101                	addi	sp,sp,-32
800024b8:	ce22                	sw	s0,28(sp)
800024ba:	1000                	addi	s0,sp,32
800024bc:	fea42623          	sw	a0,-20(s0)
800024c0:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRYPTO_IV(idx));

	WRITE_REG(CRYPTO->IV[idx], val);
800024c4:	20020737          	lui	a4,0x20020
800024c8:	fec42783          	lw	a5,-20(s0)
800024cc:	078a                	slli	a5,a5,0x2
800024ce:	97ba                	add	a5,a5,a4
800024d0:	fe842703          	lw	a4,-24(s0)
800024d4:	c398                	sw	a4,0(a5)
}
800024d6:	0001                	nop
800024d8:	4472                	lw	s0,28(sp)
800024da:	6105                	addi	sp,sp,32
800024dc:	8082                	ret

800024de <CRYPTO_SetTextInput>:
  * @param   idx     
  * @param   val   
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_SetTextInput(uint32_t idx, uint32_t val)
{
800024de:	1101                	addi	sp,sp,-32
800024e0:	ce22                	sw	s0,28(sp)
800024e2:	1000                	addi	s0,sp,32
800024e4:	fea42623          	sw	a0,-20(s0)
800024e8:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRYPTO_TEXT_IN(idx));

	WRITE_REG(CRYPTO->TEXT_IN[idx], val);
800024ec:	20020737          	lui	a4,0x20020
800024f0:	fec42783          	lw	a5,-20(s0)
800024f4:	0791                	addi	a5,a5,4 # 20020004 <STACK_SIZE+0x2001f804>
800024f6:	078a                	slli	a5,a5,0x2
800024f8:	97ba                	add	a5,a5,a4
800024fa:	fe842703          	lw	a4,-24(s0)
800024fe:	c398                	sw	a4,0(a5)
}
80002500:	0001                	nop
80002502:	4472                	lw	s0,28(sp)
80002504:	6105                	addi	sp,sp,32
80002506:	8082                	ret

80002508 <CRYPTO_SetKeyInReg>:
  * @param   idx     
  * @param   val    
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_SetKeyInReg(uint32_t idx, uint32_t val)
{
80002508:	1101                	addi	sp,sp,-32
8000250a:	ce22                	sw	s0,28(sp)
8000250c:	1000                	addi	s0,sp,32
8000250e:	fea42623          	sw	a0,-20(s0)
80002512:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRYPTO_KEY(idx));

	WRITE_REG(CRYPTO->KEY[idx], val);
80002516:	20020737          	lui	a4,0x20020
8000251a:	fec42783          	lw	a5,-20(s0)
8000251e:	07a1                	addi	a5,a5,8
80002520:	078a                	slli	a5,a5,0x2
80002522:	97ba                	add	a5,a5,a4
80002524:	fe842703          	lw	a4,-24(s0)
80002528:	c398                	sw	a4,0(a5)
}
8000252a:	0001                	nop
8000252c:	4472                	lw	s0,28(sp)
8000252e:	6105                	addi	sp,sp,32
80002530:	8082                	ret

80002532 <CRYPTO_GetTextOutput>:
  * @brief      
  * @param   idx    [0; 3]
  * @retval  void
  */
__STATIC_INLINE uint32_t CRYPTO_GetTextOutput(uint32_t idx)
{
80002532:	1101                	addi	sp,sp,-32
80002534:	ce22                	sw	s0,28(sp)
80002536:	1000                	addi	s0,sp,32
80002538:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_TEXT_OUT(idx));

	return (uint32_t) READ_REG(CRYPTO->TEXT_OUT[idx]);
8000253c:	20020737          	lui	a4,0x20020
80002540:	fec42783          	lw	a5,-20(s0)
80002544:	07f1                	addi	a5,a5,28
80002546:	078a                	slli	a5,a5,0x2
80002548:	97ba                	add	a5,a5,a4
8000254a:	439c                	lw	a5,0(a5)
}
8000254c:	853e                	mv	a0,a5
8000254e:	4472                	lw	s0,28(sp)
80002550:	6105                	addi	sp,sp,32
80002552:	8082                	ret

80002554 <CRYPTO_GetGCMTag>:
  * @brief     ,    GCM
  * @param   idx    [0; 3]
  * @retval  void
  */
__STATIC_INLINE uint32_t CRYPTO_GetGCMTag(uint32_t idx)
{
80002554:	1101                	addi	sp,sp,-32
80002556:	ce22                	sw	s0,28(sp)
80002558:	1000                	addi	s0,sp,32
8000255a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_GCM_TAG(idx));

	return (uint32_t) READ_REG(CRYPTO->GCM_TAG[idx]);
8000255e:	20020737          	lui	a4,0x20020
80002562:	fec42783          	lw	a5,-20(s0)
80002566:	02878793          	addi	a5,a5,40
8000256a:	078a                	slli	a5,a5,0x2
8000256c:	97ba                	add	a5,a5,a4
8000256e:	439c                	lw	a5,0(a5)
}
80002570:	853e                	mv	a0,a5
80002572:	4472                	lw	s0,28(sp)
80002574:	6105                	addi	sp,sp,32
80002576:	8082                	ret

80002578 <CRYPTO_ReadyStatus>:
/**
  * @brief            /    
  * @retval  state   
  */
__STATIC_INLINE FunctionalState CRYPTO_ReadyStatus()
{
80002578:	1141                	addi	sp,sp,-16
8000257a:	c622                	sw	s0,12(sp)
8000257c:	0800                	addi	s0,sp,16
	return (FunctionalState) READ_BIT(CRYPTO->STATUS, CRYPTO_STATUS_READY_Msk);
8000257e:	200207b7          	lui	a5,0x20020
80002582:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
80002586:	8b85                	andi	a5,a5,1
}
80002588:	853e                	mv	a0,a5
8000258a:	4432                	lw	s0,12(sp)
8000258c:	0141                	addi	sp,sp,16
8000258e:	8082                	ret

80002590 <CRYPTO_DMA_SetBaseDescriptor>:
  * @brief       DMA
  * @param   address   ,    @ref CRYPTO_DMA_DesciptorAddress_TypeDef
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_SetBaseDescriptor(uint32_t address)
{
80002590:	1101                	addi	sp,sp,-32
80002592:	ce22                	sw	s0,28(sp)
80002594:	1000                	addi	s0,sp,32
80002596:	fea42623          	sw	a0,-20(s0)
    WRITE_REG(CRYPTO->BASE_DESCRIPTOR, address);
8000259a:	200207b7          	lui	a5,0x20020
8000259e:	fec42703          	lw	a4,-20(s0)
800025a2:	c7b8                	sw	a4,72(a5)
}
800025a4:	0001                	nop
800025a6:	4472                	lw	s0,28(sp)
800025a8:	6105                	addi	sp,sp,32
800025aa:	8082                	ret

800025ac <CRYPTO_DMA_StartCmd>:
/**
  * @brief        DMA
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_StartCmd()
{
800025ac:	1141                	addi	sp,sp,-16
800025ae:	c622                	sw	s0,12(sp)
800025b0:	0800                	addi	s0,sp,16
	SET_BIT(CRYPTO->DMA_CONTROL, CRYPTO_DMA_CONTROL_START_Msk);
800025b2:	200207b7          	lui	a5,0x20020
800025b6:	47f8                	lw	a4,76(a5)
800025b8:	200207b7          	lui	a5,0x20020
800025bc:	00176713          	ori	a4,a4,1
800025c0:	c7f8                	sw	a4,76(a5)
}
800025c2:	0001                	nop
800025c4:	4432                	lw	s0,12(sp)
800025c6:	0141                	addi	sp,sp,16
800025c8:	8082                	ret

800025ca <CRYPTO_DMA_ByteSwapCmd>:
  * @brief         AHB
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_ByteSwapCmd(FunctionalState state)
{
800025ca:	1101                	addi	sp,sp,-32
800025cc:	ce22                	sw	s0,28(sp)
800025ce:	1000                	addi	s0,sp,32
800025d0:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->DMA_CONTROL, CRYPTO_DMA_CONTROL_BYTES_SWAP_Msk, state << CRYPTO_DMA_CONTROL_BYTES_SWAP_Pos);
800025d4:	200207b7          	lui	a5,0x20020
800025d8:	47fc                	lw	a5,76(a5)
800025da:	ffd7f693          	andi	a3,a5,-3
800025de:	fec42783          	lw	a5,-20(s0)
800025e2:	00179713          	slli	a4,a5,0x1
800025e6:	200207b7          	lui	a5,0x20020
800025ea:	8f55                	or	a4,a4,a3
800025ec:	c7f8                	sw	a4,76(a5)
}
800025ee:	0001                	nop
800025f0:	4472                	lw	s0,28(sp)
800025f2:	6105                	addi	sp,sp,32
800025f4:	8082                	ret

800025f6 <CRYPTO_DMA_WordSwapCmd>:
  * @brief         AHB
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_WordSwapCmd(FunctionalState state)
{
800025f6:	1101                	addi	sp,sp,-32
800025f8:	ce22                	sw	s0,28(sp)
800025fa:	1000                	addi	s0,sp,32
800025fc:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->DMA_CONTROL, CRYPTO_DMA_CONTROL_WORDS_SWAP_Msk, state << CRYPTO_DMA_CONTROL_WORDS_SWAP_Pos);
80002600:	200207b7          	lui	a5,0x20020
80002604:	47fc                	lw	a5,76(a5)
80002606:	ffb7f693          	andi	a3,a5,-5
8000260a:	fec42783          	lw	a5,-20(s0)
8000260e:	00279713          	slli	a4,a5,0x2
80002612:	200207b7          	lui	a5,0x20020
80002616:	8f55                	or	a4,a4,a3
80002618:	c7f8                	sw	a4,76(a5)
}
8000261a:	0001                	nop
8000261c:	4472                	lw	s0,28(sp)
8000261e:	6105                	addi	sp,sp,32
80002620:	8082                	ret

80002622 <CRYPTO_DMA_ActiveStatus>:
/**
  * @brief       DMA  
  * @retval  state   DMA
  */
__STATIC_INLINE FunctionalState CRYPTO_DMA_ActiveStatus()
{
80002622:	1141                	addi	sp,sp,-16
80002624:	c622                	sw	s0,12(sp)
80002626:	0800                	addi	s0,sp,16
	return (FunctionalState) READ_BIT(CRYPTO->STATUS, CRYPTO_STATUS_DMA_ACTIVE_Msk);
80002628:	200207b7          	lui	a5,0x20020
8000262c:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
80002630:	1007f793          	andi	a5,a5,256
80002634:	c399                	beqz	a5,8000263a <CRYPTO_DMA_ActiveStatus+0x18>
80002636:	4785                	li	a5,1
80002638:	a011                	j	8000263c <CRYPTO_DMA_ActiveStatus+0x1a>
8000263a:	4781                	li	a5,0
}
8000263c:	853e                	mv	a0,a5
8000263e:	4432                	lw	s0,12(sp)
80002640:	0141                	addi	sp,sp,16
80002642:	8082                	ret

80002644 <CRYPTO_DeInit>:
/**
  * @brief      CRYPTO   
  * @retval  void
  */
void CRYPTO_DeInit()
{
80002644:	1141                	addi	sp,sp,-16
80002646:	c606                	sw	ra,12(sp)
80002648:	c422                	sw	s0,8(sp)
8000264a:	0800                	addi	s0,sp,16
	RCU_AHBRstCmd(RCU_AHBRst_CRYPTO, DISABLE);
8000264c:	4581                	li	a1,0
8000264e:	4511                	li	a0,4
80002650:	3319                	jal	80002356 <RCU_AHBRstCmd>
	RCU_AHBRstCmd(RCU_AHBRst_CRYPTO, ENABLE);
80002652:	4585                	li	a1,1
80002654:	4511                	li	a0,4
80002656:	3301                	jal	80002356 <RCU_AHBRstCmd>
}
80002658:	0001                	nop
8000265a:	40b2                	lw	ra,12(sp)
8000265c:	4422                	lw	s0,8(sp)
8000265e:	0141                	addi	sp,sp,16
80002660:	8082                	ret

80002662 <CRYPTO_Init>:
  * @param   InitStruct      @ref CRYPTO_Init_TypeDef,
  *                         
  * @retval  void
  */
void CRYPTO_Init(CRYPTO_Init_TypeDef* InitStruct)
{
80002662:	1101                	addi	sp,sp,-32
80002664:	ce06                	sw	ra,28(sp)
80002666:	cc22                	sw	s0,24(sp)
80002668:	1000                	addi	s0,sp,32
8000266a:	fea42623          	sw	a0,-20(s0)
	CRYPTO_DirectionConfig(InitStruct->Direction);
8000266e:	fec42783          	lw	a5,-20(s0)
80002672:	439c                	lw	a5,0(a5)
80002674:	853e                	mv	a0,a5
80002676:	3395                	jal	800023da <CRYPTO_DirectionConfig>
	CRYPTO_AlgoConfig(InitStruct->Algorithm);
80002678:	fec42783          	lw	a5,-20(s0)
8000267c:	43dc                	lw	a5,4(a5)
8000267e:	853e                	mv	a0,a5
80002680:	3359                	jal	80002406 <CRYPTO_AlgoConfig>
	CRYPTO_ModeConfig(InitStruct->Mode);
80002682:	fec42783          	lw	a5,-20(s0)
80002686:	479c                	lw	a5,8(a5)
80002688:	853e                	mv	a0,a5
8000268a:	3365                	jal	80002432 <CRYPTO_ModeConfig>
	CRYPTO_InitVectorAutoUpdateCmd(InitStruct->InitVectorAutoUpdate);
8000268c:	fec42783          	lw	a5,-20(s0)
80002690:	47dc                	lw	a5,12(a5)
80002692:	853e                	mv	a0,a5
80002694:	3bdd                	jal	8000248a <CRYPTO_InitVectorAutoUpdateCmd>
	CRYPTO_UpdateKeyCmd(InitStruct->UpdateKey);
80002696:	fec42783          	lw	a5,-20(s0)
8000269a:	4b9c                	lw	a5,16(a5)
8000269c:	853e                	mv	a0,a5
8000269e:	39dd                	jal	80002394 <CRYPTO_UpdateKeyCmd>
	CRYPTO_GCMPhaseConfig(InitStruct->GCMPhase);
800026a0:	fec42783          	lw	a5,-20(s0)
800026a4:	4bdc                	lw	a5,20(a5)
800026a6:	853e                	mv	a0,a5
800026a8:	3b5d                	jal	8000245e <CRYPTO_GCMPhaseConfig>
}
800026aa:	0001                	nop
800026ac:	40f2                	lw	ra,28(sp)
800026ae:	4462                	lw	s0,24(sp)
800026b0:	6105                	addi	sp,sp,32
800026b2:	8082                	ret

800026b4 <CRYPTO_StructInit>:
  * @param   InitStruct      @ref CRYPTO_Init_TypeDef,
  *                        
  * @retval  void
  */
void CRYPTO_StructInit(CRYPTO_Init_TypeDef* InitStruct)
{
800026b4:	1101                	addi	sp,sp,-32
800026b6:	ce22                	sw	s0,28(sp)
800026b8:	1000                	addi	s0,sp,32
800026ba:	fea42623          	sw	a0,-20(s0)
	InitStruct->Direction = CRYPTO_Dir_Encrypt;
800026be:	fec42783          	lw	a5,-20(s0)
800026c2:	0007a023          	sw	zero,0(a5)
	InitStruct->Algorithm = CRYPTO_Algo_AES_256;
800026c6:	fec42783          	lw	a5,-20(s0)
800026ca:	4705                	li	a4,1
800026cc:	c3d8                	sw	a4,4(a5)
	InitStruct->Mode = CRYPTO_Mode_GCM;
800026ce:	fec42783          	lw	a5,-20(s0)
800026d2:	470d                	li	a4,3
800026d4:	c798                	sw	a4,8(a5)
	InitStruct->InitVectorAutoUpdate = ENABLE;
800026d6:	fec42783          	lw	a5,-20(s0)
800026da:	4705                	li	a4,1
800026dc:	c7d8                	sw	a4,12(a5)
	InitStruct->UpdateKey = ENABLE;
800026de:	fec42783          	lw	a5,-20(s0)
800026e2:	4705                	li	a4,1
800026e4:	cb98                	sw	a4,16(a5)
	InitStruct->GCMPhase = CRYPTO_GCM_PHASE_INIT;
800026e6:	fec42783          	lw	a5,-20(s0)
800026ea:	0007aa23          	sw	zero,20(a5)
}
800026ee:	0001                	nop
800026f0:	4472                	lw	s0,28(sp)
800026f2:	6105                	addi	sp,sp,32
800026f4:	8082                	ret

800026f6 <CRYPTO_DMAStructInit>:
  * @param   CryptoStruct     @ref CRYPTO_Init_TypeDef,
  * 					     
  * @retval  void
  */
void CRYPTO_DMAStructInit(CRYPTO_DMAInit_TypeDef* DMAStruct, CRYPTO_Init_TypeDef* CryptoStruct)
{
800026f6:	1101                	addi	sp,sp,-32
800026f8:	ce22                	sw	s0,28(sp)
800026fa:	1000                	addi	s0,sp,32
800026fc:	fea42623          	sw	a0,-20(s0)
80002700:	feb42423          	sw	a1,-24(s0)
	DMAStruct->ByteSwap = DISABLE;
80002704:	fec42783          	lw	a5,-20(s0)
80002708:	0007a023          	sw	zero,0(a5)
	DMAStruct->WordSwap = DISABLE;
8000270c:	fec42783          	lw	a5,-20(s0)
80002710:	0007a223          	sw	zero,4(a5)

	DMAStruct->CryptoSettings = CryptoStruct;
80002714:	fec42783          	lw	a5,-20(s0)
80002718:	fe842703          	lw	a4,-24(s0)
8000271c:	cbd8                	sw	a4,20(a5)
	DMAStruct->LastDescriptor = ENABLE;
8000271e:	fec42783          	lw	a5,-20(s0)
80002722:	4705                	li	a4,1
80002724:	c798                	sw	a4,8(a5)
	DMAStruct->ITEnable = DISABLE;
80002726:	fec42783          	lw	a5,-20(s0)
8000272a:	0007a623          	sw	zero,12(a5)
	DMAStruct->BlocksCount = 0;
8000272e:	fec42783          	lw	a5,-20(s0)
80002732:	0007a823          	sw	zero,16(a5)

	DMAStruct->SourceAddress = 0;
80002736:	fec42783          	lw	a5,-20(s0)
8000273a:	0007ae23          	sw	zero,28(a5)
	DMAStruct->DestinationAddress = 0;
8000273e:	fec42783          	lw	a5,-20(s0)
80002742:	0207a023          	sw	zero,32(a5)
//	DMAStruct->DescriptorPtr->NEXT_DESCR = 0x80;
//	DMAStruct->DescriptorPtr = 0x80;
}
80002746:	0001                	nop
80002748:	4472                	lw	s0,28(sp)
8000274a:	6105                	addi	sp,sp,32
8000274c:	8082                	ret

8000274e <CRYPTO_InitDMADescriptor>:
  * @param   DMAStruct      @ref CRYPTO_DMAInit_TypeDef,
  *                        
  * @retval  void
  */
uint32_t CRYPTO_InitDMADescriptor(CRYPTO_DMAInit_TypeDef* DMAStruct)
{
8000274e:	1101                	addi	sp,sp,-32
80002750:	ce06                	sw	ra,28(sp)
80002752:	cc22                	sw	s0,24(sp)
80002754:	1000                	addi	s0,sp,32
80002756:	fea42623          	sw	a0,-20(s0)
	/* CRYPTO DMA operation control word */
	DMAStruct->DescriptorPtr->CONTROL_bit.UPDATE_KEY = DMAStruct->CryptoSettings->UpdateKey;
8000275a:	fec42783          	lw	a5,-20(s0)
8000275e:	4bdc                	lw	a5,20(a5)
80002760:	4b98                	lw	a4,16(a5)
80002762:	fec42783          	lw	a5,-20(s0)
80002766:	53dc                	lw	a5,36(a5)
80002768:	8b05                	andi	a4,a4,1
8000276a:	0ff77713          	zext.b	a4,a4
8000276e:	8b05                	andi	a4,a4,1
80002770:	4394                	lw	a3,0(a5)
80002772:	9af9                	andi	a3,a3,-2
80002774:	8f55                	or	a4,a4,a3
80002776:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.LAST_DESCRIPTOR = DMAStruct->LastDescriptor;
80002778:	fec42783          	lw	a5,-20(s0)
8000277c:	4798                	lw	a4,8(a5)
8000277e:	fec42783          	lw	a5,-20(s0)
80002782:	53dc                	lw	a5,36(a5)
80002784:	8b05                	andi	a4,a4,1
80002786:	0ff77713          	zext.b	a4,a4
8000278a:	8b05                	andi	a4,a4,1
8000278c:	0706                	slli	a4,a4,0x1
8000278e:	4394                	lw	a3,0(a5)
80002790:	9af5                	andi	a3,a3,-3
80002792:	8f55                	or	a4,a4,a3
80002794:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.DIRECTION = DMAStruct->CryptoSettings->Direction;
80002796:	fec42783          	lw	a5,-20(s0)
8000279a:	4bdc                	lw	a5,20(a5)
8000279c:	4398                	lw	a4,0(a5)
8000279e:	fec42783          	lw	a5,-20(s0)
800027a2:	53dc                	lw	a5,36(a5)
800027a4:	8b05                	andi	a4,a4,1
800027a6:	0ff77713          	zext.b	a4,a4
800027aa:	8b05                	andi	a4,a4,1
800027ac:	070a                	slli	a4,a4,0x2
800027ae:	4394                	lw	a3,0(a5)
800027b0:	9aed                	andi	a3,a3,-5
800027b2:	8f55                	or	a4,a4,a3
800027b4:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.ALGORITHM = DMAStruct->CryptoSettings->Algorithm;
800027b6:	fec42783          	lw	a5,-20(s0)
800027ba:	4bdc                	lw	a5,20(a5)
800027bc:	43d8                	lw	a4,4(a5)
800027be:	fec42783          	lw	a5,-20(s0)
800027c2:	53dc                	lw	a5,36(a5)
800027c4:	8b0d                	andi	a4,a4,3
800027c6:	0ff77713          	zext.b	a4,a4
800027ca:	8b0d                	andi	a4,a4,3
800027cc:	070e                	slli	a4,a4,0x3
800027ce:	4394                	lw	a3,0(a5)
800027d0:	9a9d                	andi	a3,a3,-25
800027d2:	8f55                	or	a4,a4,a3
800027d4:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.MODE = DMAStruct->CryptoSettings->Mode;
800027d6:	fec42783          	lw	a5,-20(s0)
800027da:	4bdc                	lw	a5,20(a5)
800027dc:	4798                	lw	a4,8(a5)
800027de:	fec42783          	lw	a5,-20(s0)
800027e2:	53dc                	lw	a5,36(a5)
800027e4:	8b0d                	andi	a4,a4,3
800027e6:	0ff77713          	zext.b	a4,a4
800027ea:	8b0d                	andi	a4,a4,3
800027ec:	0716                	slli	a4,a4,0x5
800027ee:	4394                	lw	a3,0(a5)
800027f0:	f9f6f693          	andi	a3,a3,-97
800027f4:	8f55                	or	a4,a4,a3
800027f6:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.GCM_PHASE = DMAStruct->CryptoSettings->GCMPhase;
800027f8:	fec42783          	lw	a5,-20(s0)
800027fc:	4bdc                	lw	a5,20(a5)
800027fe:	4bd8                	lw	a4,20(a5)
80002800:	fec42783          	lw	a5,-20(s0)
80002804:	53dc                	lw	a5,36(a5)
80002806:	8b0d                	andi	a4,a4,3
80002808:	0ff77713          	zext.b	a4,a4
8000280c:	8b0d                	andi	a4,a4,3
8000280e:	0736                	slli	a4,a4,0xd
80002810:	4390                	lw	a2,0(a5)
80002812:	76e9                	lui	a3,0xffffa
80002814:	16fd                	addi	a3,a3,-1 # ffff9fff <__data_source_start+0x7fff498f>
80002816:	8ef1                	and	a3,a3,a2
80002818:	8f55                	or	a4,a4,a3
8000281a:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.INTERRUPT_ENABLE = DMAStruct->ITEnable;
8000281c:	fec42783          	lw	a5,-20(s0)
80002820:	47d8                	lw	a4,12(a5)
80002822:	fec42783          	lw	a5,-20(s0)
80002826:	53dc                	lw	a5,36(a5)
80002828:	8b05                	andi	a4,a4,1
8000282a:	0ff77713          	zext.b	a4,a4
8000282e:	8b05                	andi	a4,a4,1
80002830:	073e                	slli	a4,a4,0xf
80002832:	4390                	lw	a2,0(a5)
80002834:	76e1                	lui	a3,0xffff8
80002836:	16fd                	addi	a3,a3,-1 # ffff7fff <__data_source_start+0x7fff298f>
80002838:	8ef1                	and	a3,a3,a2
8000283a:	8f55                	or	a4,a4,a3
8000283c:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.BLOCKS_COUNT = DMAStruct->BlocksCount;
8000283e:	fec42783          	lw	a5,-20(s0)
80002842:	4b98                	lw	a4,16(a5)
80002844:	fec42783          	lw	a5,-20(s0)
80002848:	53dc                	lw	a5,36(a5)
8000284a:	86ba                	mv	a3,a4
8000284c:	6705                	lui	a4,0x1
8000284e:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
80002850:	8f75                	and	a4,a4,a3
80002852:	01071693          	slli	a3,a4,0x10
80002856:	82c1                	srli	a3,a3,0x10
80002858:	6705                	lui	a4,0x1
8000285a:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
8000285c:	8f75                	and	a4,a4,a3
8000285e:	0742                	slli	a4,a4,0x10
80002860:	4390                	lw	a2,0(a5)
80002862:	f00106b7          	lui	a3,0xf0010
80002866:	16fd                	addi	a3,a3,-1 # f000ffff <__data_source_start+0x7000a98f>
80002868:	8ef1                	and	a3,a3,a2
8000286a:	8f55                	or	a4,a4,a3
8000286c:	c398                	sw	a4,0(a5)

	DMAStruct->DescriptorPtr->SRC_ADDR = (uint32_t) DMAStruct->SourceAddress;
8000286e:	fec42783          	lw	a5,-20(s0)
80002872:	4fd8                	lw	a4,28(a5)
80002874:	fec42783          	lw	a5,-20(s0)
80002878:	53dc                	lw	a5,36(a5)
8000287a:	c3d8                	sw	a4,4(a5)
	DMAStruct->DescriptorPtr->DST_ADDR = (uint32_t) DMAStruct->DestinationAddress;
8000287c:	fec42783          	lw	a5,-20(s0)
80002880:	5398                	lw	a4,32(a5)
80002882:	fec42783          	lw	a5,-20(s0)
80002886:	53dc                	lw	a5,36(a5)
80002888:	c798                	sw	a4,8(a5)
	DMAStruct->DescriptorPtr->NEXT_DESCR = (uint32_t) DMAStruct->LastDescriptor ? 0 : CRYPTO_InitDMADescriptor((CRYPTO_DMAInit_TypeDef*) DMAStruct->NextDescriptor);
8000288a:	fec42783          	lw	a5,-20(s0)
8000288e:	479c                	lw	a5,8(a5)
80002890:	eb81                	bnez	a5,800028a0 <CRYPTO_InitDMADescriptor+0x152>
80002892:	fec42783          	lw	a5,-20(s0)
80002896:	4f9c                	lw	a5,24(a5)
80002898:	853e                	mv	a0,a5
8000289a:	3d55                	jal	8000274e <CRYPTO_InitDMADescriptor>
8000289c:	872a                	mv	a4,a0
8000289e:	a011                	j	800028a2 <CRYPTO_InitDMADescriptor+0x154>
800028a0:	4701                	li	a4,0
800028a2:	fec42783          	lw	a5,-20(s0)
800028a6:	53dc                	lw	a5,36(a5)
800028a8:	c7d8                	sw	a4,12(a5)

	return (uint32_t) DMAStruct->DescriptorPtr;
800028aa:	fec42783          	lw	a5,-20(s0)
800028ae:	53dc                	lw	a5,36(a5)
}
800028b0:	853e                	mv	a0,a5
800028b2:	40f2                	lw	ra,28(sp)
800028b4:	4462                	lw	s0,24(sp)
800028b6:	6105                	addi	sp,sp,32
800028b8:	8082                	ret

800028ba <CRPYTO_ProcessData>:
  * @param   DMAStruct      @ref CRYPTO_DMAInit_TypeDef,
  *                           DMA
  * @retval  void
  */
void CRPYTO_ProcessData(CRYPTO_DMAInit_TypeDef* DMAStruct)
{
800028ba:	1101                	addi	sp,sp,-32
800028bc:	ce06                	sw	ra,28(sp)
800028be:	cc22                	sw	s0,24(sp)
800028c0:	1000                	addi	s0,sp,32
800028c2:	fea42623          	sw	a0,-20(s0)
	CRYPTO_DMA_ByteSwapCmd(DMAStruct->ByteSwap);
800028c6:	fec42783          	lw	a5,-20(s0)
800028ca:	439c                	lw	a5,0(a5)
800028cc:	853e                	mv	a0,a5
800028ce:	39f5                	jal	800025ca <CRYPTO_DMA_ByteSwapCmd>
	CRYPTO_DMA_WordSwapCmd(DMAStruct->WordSwap);
800028d0:	fec42783          	lw	a5,-20(s0)
800028d4:	43dc                	lw	a5,4(a5)
800028d6:	853e                	mv	a0,a5
800028d8:	3b39                	jal	800025f6 <CRYPTO_DMA_WordSwapCmd>
	CRYPTO_DMA_SetBaseDescriptor(CRYPTO_InitDMADescriptor(DMAStruct));
800028da:	fec42503          	lw	a0,-20(s0)
800028de:	3d85                	jal	8000274e <CRYPTO_InitDMADescriptor>
800028e0:	87aa                	mv	a5,a0
800028e2:	853e                	mv	a0,a5
800028e4:	3175                	jal	80002590 <CRYPTO_DMA_SetBaseDescriptor>
	CRYPTO_DMA_StartCmd();
800028e6:	31d9                	jal	800025ac <CRYPTO_DMA_StartCmd>
}
800028e8:	0001                	nop
800028ea:	40f2                	lw	ra,28(sp)
800028ec:	4462                	lw	s0,24(sp)
800028ee:	6105                	addi	sp,sp,32
800028f0:	8082                	ret

800028f2 <CRYPTO_SetKey>:
  * @brief     ,  256 ,  AES-128 128 
  * @param   key  ,    
  * @retval  void
  */
void CRYPTO_SetKey(uint32_t* key, uint32_t len)
{
800028f2:	7179                	addi	sp,sp,-48
800028f4:	d606                	sw	ra,44(sp)
800028f6:	d422                	sw	s0,40(sp)
800028f8:	1800                	addi	s0,sp,48
800028fa:	fca42e23          	sw	a0,-36(s0)
800028fe:	fcb42c23          	sw	a1,-40(s0)
	uint32_t idx = 0;
80002902:	fe042623          	sw	zero,-20(s0)
	while(idx < len)
80002906:	a00d                	j	80002928 <CRYPTO_SetKey+0x36>
	{
		CRYPTO_SetKeyInReg(idx++, *key++);
80002908:	fec42703          	lw	a4,-20(s0)
8000290c:	00170793          	addi	a5,a4,1
80002910:	fef42623          	sw	a5,-20(s0)
80002914:	fdc42783          	lw	a5,-36(s0)
80002918:	00478693          	addi	a3,a5,4
8000291c:	fcd42e23          	sw	a3,-36(s0)
80002920:	439c                	lw	a5,0(a5)
80002922:	85be                	mv	a1,a5
80002924:	853a                	mv	a0,a4
80002926:	36cd                	jal	80002508 <CRYPTO_SetKeyInReg>
	while(idx < len)
80002928:	fec42703          	lw	a4,-20(s0)
8000292c:	fd842783          	lw	a5,-40(s0)
80002930:	fcf76ce3          	bltu	a4,a5,80002908 <CRYPTO_SetKey+0x16>
	}
}
80002934:	0001                	nop
80002936:	0001                	nop
80002938:	50b2                	lw	ra,44(sp)
8000293a:	5422                	lw	s0,40(sp)
8000293c:	6145                	addi	sp,sp,48
8000293e:	8082                	ret

80002940 <CRYPTO_SetDataInBytes>:
  * @param   data_in   
  * @param   block_size    
  * @retval  void
  */
static void CRYPTO_SetDataInBytes(const unsigned char *data_in, uint32_t block_size)
{
80002940:	7179                	addi	sp,sp,-48
80002942:	d606                	sw	ra,44(sp)
80002944:	d422                	sw	s0,40(sp)
80002946:	1800                	addi	s0,sp,48
80002948:	fca42e23          	sw	a0,-36(s0)
8000294c:	fcb42c23          	sw	a1,-40(s0)
	for(uint32_t i = 0; i < block_size; i++)
80002950:	fe042623          	sw	zero,-20(s0)
80002954:	a889                	j	800029a6 <CRYPTO_SetDataInBytes+0x66>
	{
		CRYPTO_SetTextInput(i, data_in[3] + (data_in[2] << 8) + (data_in[1] << 16) + (data_in[0] << 24));
80002956:	fdc42783          	lw	a5,-36(s0)
8000295a:	078d                	addi	a5,a5,3
8000295c:	0007c783          	lbu	a5,0(a5)
80002960:	873e                	mv	a4,a5
80002962:	fdc42783          	lw	a5,-36(s0)
80002966:	0789                	addi	a5,a5,2
80002968:	0007c783          	lbu	a5,0(a5)
8000296c:	07a2                	slli	a5,a5,0x8
8000296e:	973e                	add	a4,a4,a5
80002970:	fdc42783          	lw	a5,-36(s0)
80002974:	0785                	addi	a5,a5,1
80002976:	0007c783          	lbu	a5,0(a5)
8000297a:	07c2                	slli	a5,a5,0x10
8000297c:	973e                	add	a4,a4,a5
8000297e:	fdc42783          	lw	a5,-36(s0)
80002982:	0007c783          	lbu	a5,0(a5)
80002986:	07e2                	slli	a5,a5,0x18
80002988:	97ba                	add	a5,a5,a4
8000298a:	85be                	mv	a1,a5
8000298c:	fec42503          	lw	a0,-20(s0)
80002990:	36b9                	jal	800024de <CRYPTO_SetTextInput>
		data_in += sizeof(uint32_t);
80002992:	fdc42783          	lw	a5,-36(s0)
80002996:	0791                	addi	a5,a5,4
80002998:	fcf42e23          	sw	a5,-36(s0)
	for(uint32_t i = 0; i < block_size; i++)
8000299c:	fec42783          	lw	a5,-20(s0)
800029a0:	0785                	addi	a5,a5,1
800029a2:	fef42623          	sw	a5,-20(s0)
800029a6:	fec42703          	lw	a4,-20(s0)
800029aa:	fd842783          	lw	a5,-40(s0)
800029ae:	faf764e3          	bltu	a4,a5,80002956 <CRYPTO_SetDataInBytes+0x16>
	}
}
800029b2:	0001                	nop
800029b4:	0001                	nop
800029b6:	50b2                	lw	ra,44(sp)
800029b8:	5422                	lw	s0,40(sp)
800029ba:	6145                	addi	sp,sp,48
800029bc:	8082                	ret

800029be <CRYPTO_SetKeyBytes>:
  * @param   key   ,     
  * 			  crypto  
  * @retval  void
  */
void CRYPTO_SetKeyBytes(CRYPTO_Init_TypeDef* crypto, const unsigned char* key)
{
800029be:	7179                	addi	sp,sp,-48
800029c0:	d606                	sw	ra,44(sp)
800029c2:	d422                	sw	s0,40(sp)
800029c4:	1800                	addi	s0,sp,48
800029c6:	fca42e23          	sw	a0,-36(s0)
800029ca:	fcb42c23          	sw	a1,-40(s0)
	uint32_t key_size = (crypto->Algorithm == CRYPTO_Algo_AES_128) ? 4 : 8;
800029ce:	fdc42783          	lw	a5,-36(s0)
800029d2:	43dc                	lw	a5,4(a5)
800029d4:	e399                	bnez	a5,800029da <CRYPTO_SetKeyBytes+0x1c>
800029d6:	4791                	li	a5,4
800029d8:	a011                	j	800029dc <CRYPTO_SetKeyBytes+0x1e>
800029da:	47a1                	li	a5,8
800029dc:	fef42423          	sw	a5,-24(s0)
	for(uint32_t i = 0; i < key_size; i++)
800029e0:	fe042623          	sw	zero,-20(s0)
800029e4:	a8a1                	j	80002a3c <CRYPTO_SetKeyBytes+0x7e>
	{
		uint32_t key_word = key[3] + (key[2] << 8) + (key[1] << 16) + (key[0] << 24);
800029e6:	fd842783          	lw	a5,-40(s0)
800029ea:	078d                	addi	a5,a5,3
800029ec:	0007c783          	lbu	a5,0(a5)
800029f0:	873e                	mv	a4,a5
800029f2:	fd842783          	lw	a5,-40(s0)
800029f6:	0789                	addi	a5,a5,2
800029f8:	0007c783          	lbu	a5,0(a5)
800029fc:	07a2                	slli	a5,a5,0x8
800029fe:	973e                	add	a4,a4,a5
80002a00:	fd842783          	lw	a5,-40(s0)
80002a04:	0785                	addi	a5,a5,1
80002a06:	0007c783          	lbu	a5,0(a5)
80002a0a:	07c2                	slli	a5,a5,0x10
80002a0c:	973e                	add	a4,a4,a5
80002a0e:	fd842783          	lw	a5,-40(s0)
80002a12:	0007c783          	lbu	a5,0(a5)
80002a16:	07e2                	slli	a5,a5,0x18
80002a18:	97ba                	add	a5,a5,a4
80002a1a:	fef42223          	sw	a5,-28(s0)
		CRYPTO_SetKeyInReg(i, key_word);
80002a1e:	fe442583          	lw	a1,-28(s0)
80002a22:	fec42503          	lw	a0,-20(s0)
80002a26:	34cd                	jal	80002508 <CRYPTO_SetKeyInReg>
		key += sizeof(uint32_t);
80002a28:	fd842783          	lw	a5,-40(s0)
80002a2c:	0791                	addi	a5,a5,4
80002a2e:	fcf42c23          	sw	a5,-40(s0)
	for(uint32_t i = 0; i < key_size; i++)
80002a32:	fec42783          	lw	a5,-20(s0)
80002a36:	0785                	addi	a5,a5,1
80002a38:	fef42623          	sw	a5,-20(s0)
80002a3c:	fec42703          	lw	a4,-20(s0)
80002a40:	fe842783          	lw	a5,-24(s0)
80002a44:	faf761e3          	bltu	a4,a5,800029e6 <CRYPTO_SetKeyBytes+0x28>
	}
}
80002a48:	0001                	nop
80002a4a:	0001                	nop
80002a4c:	50b2                	lw	ra,44(sp)
80002a4e:	5422                	lw	s0,40(sp)
80002a50:	6145                	addi	sp,sp,48
80002a52:	8082                	ret

80002a54 <CRYPTO_SinglePerform>:
  *			     
  *	@param 	data_out   
  * @retval void
  */
void CRYPTO_SinglePerform(CRYPTO_Init_TypeDef* crypto, const unsigned char *key, const unsigned char *data_in, const unsigned char* iv, unsigned char *data_out)
{
80002a54:	7139                	addi	sp,sp,-64
80002a56:	de06                	sw	ra,60(sp)
80002a58:	dc22                	sw	s0,56(sp)
80002a5a:	0080                	addi	s0,sp,64
80002a5c:	fca42e23          	sw	a0,-36(s0)
80002a60:	fcb42c23          	sw	a1,-40(s0)
80002a64:	fcc42a23          	sw	a2,-44(s0)
80002a68:	fcd42823          	sw	a3,-48(s0)
80002a6c:	fce42623          	sw	a4,-52(s0)
	CRYPTO_Init(crypto);
80002a70:	fdc42503          	lw	a0,-36(s0)
80002a74:	36fd                	jal	80002662 <CRYPTO_Init>
	if (key != NULL) // if null then key is already set
80002a76:	fd842783          	lw	a5,-40(s0)
80002a7a:	c791                	beqz	a5,80002a86 <CRYPTO_SinglePerform+0x32>
		CRYPTO_SetKeyBytes(crypto, key);
80002a7c:	fd842583          	lw	a1,-40(s0)
80002a80:	fdc42503          	lw	a0,-36(s0)
80002a84:	3f2d                	jal	800029be <CRYPTO_SetKeyBytes>
	if (iv != NULL) // if null then iv is already set or there is no need in it (e.g. ECB mode)
80002a86:	fd042783          	lw	a5,-48(s0)
80002a8a:	c781                	beqz	a5,80002a92 <CRYPTO_SinglePerform+0x3e>
		CRYPTO_SetIVBytes(iv);
80002a8c:	fd042503          	lw	a0,-48(s0)
80002a90:	2405                	jal	80002cb0 <CRYPTO_SetIVBytes>

	uint32_t block_size = (crypto->Algorithm == CRYPTO_Algo_MAGMA) ? 2 : 4;
80002a92:	fdc42783          	lw	a5,-36(s0)
80002a96:	43d8                	lw	a4,4(a5)
80002a98:	4789                	li	a5,2
80002a9a:	00f71463          	bne	a4,a5,80002aa2 <CRYPTO_SinglePerform+0x4e>
80002a9e:	4789                	li	a5,2
80002aa0:	a011                	j	80002aa4 <CRYPTO_SinglePerform+0x50>
80002aa2:	4791                	li	a5,4
80002aa4:	fef42223          	sw	a5,-28(s0)
	CRYPTO_SetDataInBytes(data_in, block_size);
80002aa8:	fe442583          	lw	a1,-28(s0)
80002aac:	fd442503          	lw	a0,-44(s0)
80002ab0:	3d41                	jal	80002940 <CRYPTO_SetDataInBytes>

	while (!CRYPTO_ReadyStatus()) {}
80002ab2:	0001                	nop
80002ab4:	34d1                	jal	80002578 <CRYPTO_ReadyStatus>
80002ab6:	87aa                	mv	a5,a0
80002ab8:	dff5                	beqz	a5,80002ab4 <CRYPTO_SinglePerform+0x60>

	CRYPTO_StartCmd();
80002aba:	3209                	jal	800023bc <CRYPTO_StartCmd>

	while (!(CRYPTO->STATUS & CRYPTO_STATUS_KEYS_READY_Msk)) {}
80002abc:	0001                	nop
80002abe:	200207b7          	lui	a5,0x20020
80002ac2:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
80002ac6:	8b89                	andi	a5,a5,2
80002ac8:	dbfd                	beqz	a5,80002abe <CRYPTO_SinglePerform+0x6a>
	while (!(CRYPTO->STATUS & CRYPTO_STATUS_READY_Msk)) {}
80002aca:	0001                	nop
80002acc:	200207b7          	lui	a5,0x20020
80002ad0:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
80002ad4:	8b85                	andi	a5,a5,1
80002ad6:	dbfd                	beqz	a5,80002acc <CRYPTO_SinglePerform+0x78>

	if (crypto->Mode == CRYPTO_Mode_CBC && crypto->Direction == CRYPTO_Dir_Decrypt)
80002ad8:	fdc42783          	lw	a5,-36(s0)
80002adc:	4798                	lw	a4,8(a5)
80002ade:	4785                	li	a5,1
80002ae0:	00f71c63          	bne	a4,a5,80002af8 <CRYPTO_SinglePerform+0xa4>
80002ae4:	fdc42783          	lw	a5,-36(s0)
80002ae8:	4398                	lw	a4,0(a5)
80002aea:	4785                	li	a5,1
80002aec:	00f71663          	bne	a4,a5,80002af8 <CRYPTO_SinglePerform+0xa4>
	{
		CRYPTO_DirectionConfig(CRYPTO_Dir_Encrypt);
80002af0:	4501                	li	a0,0
80002af2:	30e5                	jal	800023da <CRYPTO_DirectionConfig>
		CRYPTO_ModeConfig(CRYPTO_Mode_ECB);
80002af4:	4501                	li	a0,0
80002af6:	3a35                	jal	80002432 <CRYPTO_ModeConfig>
	}

	for (uint32_t i = 0; i < block_size; i++)
80002af8:	fe042623          	sw	zero,-20(s0)
80002afc:	a0c9                	j	80002bbe <CRYPTO_SinglePerform+0x16a>
	{
		uint32_t out_word = CRYPTO_GetTextOutput(i);
80002afe:	fec42503          	lw	a0,-20(s0)
80002b02:	3c05                	jal	80002532 <CRYPTO_GetTextOutput>
80002b04:	fea42423          	sw	a0,-24(s0)
		out_word = (out_word >> 24) + ((out_word >> 8) & 0xFF00) + ((out_word << 8) & 0xFF0000) + (out_word << 24);
80002b08:	fe842783          	lw	a5,-24(s0)
80002b0c:	0187d713          	srli	a4,a5,0x18
80002b10:	fe842783          	lw	a5,-24(s0)
80002b14:	0087d693          	srli	a3,a5,0x8
80002b18:	67c1                	lui	a5,0x10
80002b1a:	f0078793          	addi	a5,a5,-256 # ff00 <STACK_SIZE+0xf700>
80002b1e:	8ff5                	and	a5,a5,a3
80002b20:	973e                	add	a4,a4,a5
80002b22:	fe842783          	lw	a5,-24(s0)
80002b26:	00879693          	slli	a3,a5,0x8
80002b2a:	00ff07b7          	lui	a5,0xff0
80002b2e:	8ff5                	and	a5,a5,a3
80002b30:	973e                	add	a4,a4,a5
80002b32:	fe842783          	lw	a5,-24(s0)
80002b36:	07e2                	slli	a5,a5,0x18
80002b38:	97ba                	add	a5,a5,a4
80002b3a:	fef42423          	sw	a5,-24(s0)
		if (crypto->Mode == CRYPTO_Mode_CBC && crypto->Direction == CRYPTO_Dir_Decrypt)
80002b3e:	fdc42783          	lw	a5,-36(s0)
80002b42:	4798                	lw	a4,8(a5)
80002b44:	4785                	li	a5,1
80002b46:	04f71d63          	bne	a4,a5,80002ba0 <CRYPTO_SinglePerform+0x14c>
80002b4a:	fdc42783          	lw	a5,-36(s0)
80002b4e:	4398                	lw	a4,0(a5)
80002b50:	4785                	li	a5,1
80002b52:	04f71763          	bne	a4,a5,80002ba0 <CRYPTO_SinglePerform+0x14c>
		{
			out_word ^= (iv[3] + (iv[2] << 8) + (iv[1] << 16) + (iv[0] << 24));
80002b56:	fd042783          	lw	a5,-48(s0)
80002b5a:	078d                	addi	a5,a5,3 # ff0003 <STACK_SIZE+0xfef803>
80002b5c:	0007c783          	lbu	a5,0(a5)
80002b60:	873e                	mv	a4,a5
80002b62:	fd042783          	lw	a5,-48(s0)
80002b66:	0789                	addi	a5,a5,2
80002b68:	0007c783          	lbu	a5,0(a5)
80002b6c:	07a2                	slli	a5,a5,0x8
80002b6e:	973e                	add	a4,a4,a5
80002b70:	fd042783          	lw	a5,-48(s0)
80002b74:	0785                	addi	a5,a5,1
80002b76:	0007c783          	lbu	a5,0(a5)
80002b7a:	07c2                	slli	a5,a5,0x10
80002b7c:	973e                	add	a4,a4,a5
80002b7e:	fd042783          	lw	a5,-48(s0)
80002b82:	0007c783          	lbu	a5,0(a5)
80002b86:	07e2                	slli	a5,a5,0x18
80002b88:	97ba                	add	a5,a5,a4
80002b8a:	873e                	mv	a4,a5
80002b8c:	fe842783          	lw	a5,-24(s0)
80002b90:	8fb9                	xor	a5,a5,a4
80002b92:	fef42423          	sw	a5,-24(s0)
			iv += sizeof(uint32_t);
80002b96:	fd042783          	lw	a5,-48(s0)
80002b9a:	0791                	addi	a5,a5,4
80002b9c:	fcf42823          	sw	a5,-48(s0)
		}
		*((uint32_t *) data_out) = out_word;
80002ba0:	fcc42783          	lw	a5,-52(s0)
80002ba4:	fe842703          	lw	a4,-24(s0)
80002ba8:	c398                	sw	a4,0(a5)
		data_out += sizeof(uint32_t);
80002baa:	fcc42783          	lw	a5,-52(s0)
80002bae:	0791                	addi	a5,a5,4
80002bb0:	fcf42623          	sw	a5,-52(s0)
	for (uint32_t i = 0; i < block_size; i++)
80002bb4:	fec42783          	lw	a5,-20(s0)
80002bb8:	0785                	addi	a5,a5,1
80002bba:	fef42623          	sw	a5,-20(s0)
80002bbe:	fec42703          	lw	a4,-20(s0)
80002bc2:	fe442783          	lw	a5,-28(s0)
80002bc6:	f2f76ce3          	bltu	a4,a5,80002afe <CRYPTO_SinglePerform+0xaa>
	}
}
80002bca:	0001                	nop
80002bcc:	0001                	nop
80002bce:	50f2                	lw	ra,60(sp)
80002bd0:	5462                	lw	s0,56(sp)
80002bd2:	6121                	addi	sp,sp,64
80002bd4:	8082                	ret

80002bd6 <CRYPTO_CryptWithDMA>:
  *			     
  *	@param 	data_out   
  * @retval void
  */
void CRYPTO_CryptWithDMA(CRYPTO_Init_TypeDef* crypto, const unsigned char *key, const unsigned char *data_in, uint32_t data_in_size, const unsigned char* iv, unsigned char *data_out)
{
80002bd6:	7151                	addi	sp,sp,-240
80002bd8:	d786                	sw	ra,236(sp)
80002bda:	d5a2                	sw	s0,232(sp)
80002bdc:	d3a6                	sw	s1,228(sp)
80002bde:	1980                	addi	s0,sp,240
80002be0:	f2a42623          	sw	a0,-212(s0)
80002be4:	f2b42423          	sw	a1,-216(s0)
80002be8:	f2c42223          	sw	a2,-220(s0)
80002bec:	f2d42023          	sw	a3,-224(s0)
80002bf0:	f0e42e23          	sw	a4,-228(s0)
80002bf4:	f0f42c23          	sw	a5,-232(s0)
80002bf8:	ff040793          	addi	a5,s0,-16
80002bfc:	f0f42a23          	sw	a5,-236(s0)
80002c00:	f1442783          	lw	a5,-236(s0)
80002c04:	f4078793          	addi	a5,a5,-192
80002c08:	07f78793          	addi	a5,a5,127
80002c0c:	839d                	srli	a5,a5,0x7
80002c0e:	00779493          	slli	s1,a5,0x7
	CRYPTO_DMA_DESCR_TypeDef DMA_CTRLDATA __attribute__((aligned (0x80)));
	DMA_CTRLDATA.CONTROL = 0;
80002c12:	0004a023          	sw	zero,0(s1)

	CRYPTO_DMAInit_TypeDef dma_init;

	if (key != NULL)
80002c16:	f2842783          	lw	a5,-216(s0)
80002c1a:	c791                	beqz	a5,80002c26 <CRYPTO_CryptWithDMA+0x50>
		CRYPTO_SetKeyBytes(crypto, key);
80002c1c:	f2842583          	lw	a1,-216(s0)
80002c20:	f2c42503          	lw	a0,-212(s0)
80002c24:	3b69                	jal	800029be <CRYPTO_SetKeyBytes>
	if (iv != NULL)
80002c26:	f1c42783          	lw	a5,-228(s0)
80002c2a:	c781                	beqz	a5,80002c32 <CRYPTO_CryptWithDMA+0x5c>
		CRYPTO_SetIVBytes(iv);
80002c2c:	f1c42503          	lw	a0,-228(s0)
80002c30:	2041                	jal	80002cb0 <CRYPTO_SetIVBytes>

	CRYPTO_DMAStructInit(&dma_init, crypto);
80002c32:	fc840793          	addi	a5,s0,-56
80002c36:	f2c42583          	lw	a1,-212(s0)
80002c3a:	853e                	mv	a0,a5
80002c3c:	3c6d                	jal	800026f6 <CRYPTO_DMAStructInit>
	dma_init.BlocksCount = data_in_size >> 3;
80002c3e:	f2042783          	lw	a5,-224(s0)
80002c42:	838d                	srli	a5,a5,0x3
80002c44:	fcf42c23          	sw	a5,-40(s0)
	if (crypto->Algorithm != CRYPTO_Algo_MAGMA)
80002c48:	f2c42783          	lw	a5,-212(s0)
80002c4c:	43d8                	lw	a4,4(a5)
80002c4e:	4789                	li	a5,2
80002c50:	00f70763          	beq	a4,a5,80002c5e <CRYPTO_CryptWithDMA+0x88>
		dma_init.BlocksCount >>= 1;
80002c54:	fd842783          	lw	a5,-40(s0)
80002c58:	8385                	srli	a5,a5,0x1
80002c5a:	fcf42c23          	sw	a5,-40(s0)
	--dma_init.BlocksCount; // n - 1 DMA
80002c5e:	fd842783          	lw	a5,-40(s0)
80002c62:	17fd                	addi	a5,a5,-1
80002c64:	fcf42c23          	sw	a5,-40(s0)

	dma_init.ByteSwap = ENABLE;
80002c68:	4785                	li	a5,1
80002c6a:	fcf42423          	sw	a5,-56(s0)
	dma_init.DescriptorPtr = &DMA_CTRLDATA;
80002c6e:	fe942623          	sw	s1,-20(s0)
	dma_init.SourceAddress = (void*) data_in;
80002c72:	f2442783          	lw	a5,-220(s0)
80002c76:	fef42223          	sw	a5,-28(s0)
	dma_init.DestinationAddress = (void*) data_out;
80002c7a:	f1842783          	lw	a5,-232(s0)
80002c7e:	fef42423          	sw	a5,-24(s0)

	while (!CRYPTO_ReadyStatus()) {}
80002c82:	0001                	nop
80002c84:	38d5                	jal	80002578 <CRYPTO_ReadyStatus>
80002c86:	87aa                	mv	a5,a0
80002c88:	dff5                	beqz	a5,80002c84 <CRYPTO_CryptWithDMA+0xae>

	CRPYTO_ProcessData(&dma_init);
80002c8a:	fc840793          	addi	a5,s0,-56
80002c8e:	853e                	mv	a0,a5
80002c90:	312d                	jal	800028ba <CRPYTO_ProcessData>

	while (CRYPTO_DMA_ActiveStatus()) {}
80002c92:	0001                	nop
80002c94:	3279                	jal	80002622 <CRYPTO_DMA_ActiveStatus>
80002c96:	87aa                	mv	a5,a0
80002c98:	fff5                	bnez	a5,80002c94 <CRYPTO_CryptWithDMA+0xbe>
	while (!CRYPTO_ReadyStatus()) {}
80002c9a:	0001                	nop
80002c9c:	38f1                	jal	80002578 <CRYPTO_ReadyStatus>
80002c9e:	87aa                	mv	a5,a0
80002ca0:	dff5                	beqz	a5,80002c9c <CRYPTO_CryptWithDMA+0xc6>
}
80002ca2:	0001                	nop
80002ca4:	0001                	nop
80002ca6:	50be                	lw	ra,236(sp)
80002ca8:	542e                	lw	s0,232(sp)
80002caa:	549e                	lw	s1,228(sp)
80002cac:	616d                	addi	sp,sp,240
80002cae:	8082                	ret

80002cb0 <CRYPTO_SetIVBytes>:
  * @brief	     
  *	@param 	iv    
  * @retval void
  */
void CRYPTO_SetIVBytes(const unsigned char *iv)
{
80002cb0:	7179                	addi	sp,sp,-48
80002cb2:	d606                	sw	ra,44(sp)
80002cb4:	d422                	sw	s0,40(sp)
80002cb6:	1800                	addi	s0,sp,48
80002cb8:	fca42e23          	sw	a0,-36(s0)
	for(int i = 0; i < 4; i++)
80002cbc:	fe042623          	sw	zero,-20(s0)
80002cc0:	a899                	j	80002d16 <CRYPTO_SetIVBytes+0x66>
	{
		CRYPTO_SetInitVector(i, iv[3] + (iv[2] << 8) + (iv[1] << 16) + (iv[0] << 24));
80002cc2:	fec42683          	lw	a3,-20(s0)
80002cc6:	fdc42783          	lw	a5,-36(s0)
80002cca:	078d                	addi	a5,a5,3
80002ccc:	0007c783          	lbu	a5,0(a5)
80002cd0:	873e                	mv	a4,a5
80002cd2:	fdc42783          	lw	a5,-36(s0)
80002cd6:	0789                	addi	a5,a5,2
80002cd8:	0007c783          	lbu	a5,0(a5)
80002cdc:	07a2                	slli	a5,a5,0x8
80002cde:	973e                	add	a4,a4,a5
80002ce0:	fdc42783          	lw	a5,-36(s0)
80002ce4:	0785                	addi	a5,a5,1
80002ce6:	0007c783          	lbu	a5,0(a5)
80002cea:	07c2                	slli	a5,a5,0x10
80002cec:	973e                	add	a4,a4,a5
80002cee:	fdc42783          	lw	a5,-36(s0)
80002cf2:	0007c783          	lbu	a5,0(a5)
80002cf6:	07e2                	slli	a5,a5,0x18
80002cf8:	97ba                	add	a5,a5,a4
80002cfa:	85be                	mv	a1,a5
80002cfc:	8536                	mv	a0,a3
80002cfe:	fb8ff0ef          	jal	ra,800024b6 <CRYPTO_SetInitVector>
		iv += sizeof(uint32_t);
80002d02:	fdc42783          	lw	a5,-36(s0)
80002d06:	0791                	addi	a5,a5,4
80002d08:	fcf42e23          	sw	a5,-36(s0)
	for(int i = 0; i < 4; i++)
80002d0c:	fec42783          	lw	a5,-20(s0)
80002d10:	0785                	addi	a5,a5,1
80002d12:	fef42623          	sw	a5,-20(s0)
80002d16:	fec42703          	lw	a4,-20(s0)
80002d1a:	478d                	li	a5,3
80002d1c:	fae7d3e3          	bge	a5,a4,80002cc2 <CRYPTO_SetIVBytes+0x12>
	}
}
80002d20:	0001                	nop
80002d22:	0001                	nop
80002d24:	50b2                	lw	ra,44(sp)
80002d26:	5422                	lw	s0,40(sp)
80002d28:	6145                	addi	sp,sp,48
80002d2a:	8082                	ret

80002d2c <CRYPTO_InitCryptoStructGCM>:
  *	@param	crypto   -     
  *	@param	phase   GCM
  * @retval void
  */
static void CRYPTO_InitCryptoStructGCM(CRYPTO_Init_TypeDef* descriptor_crypto, CRYPTO_Init_TypeDef* crypto, CRYPTO_GCM_PHASE_TypeDef phase)
{
80002d2c:	1101                	addi	sp,sp,-32
80002d2e:	ce06                	sw	ra,28(sp)
80002d30:	cc22                	sw	s0,24(sp)
80002d32:	1000                	addi	s0,sp,32
80002d34:	fea42623          	sw	a0,-20(s0)
80002d38:	feb42423          	sw	a1,-24(s0)
80002d3c:	fec42223          	sw	a2,-28(s0)
	CRYPTO_StructInit(descriptor_crypto);
80002d40:	fec42503          	lw	a0,-20(s0)
80002d44:	3a85                	jal	800026b4 <CRYPTO_StructInit>

	descriptor_crypto->Algorithm = crypto->Algorithm;
80002d46:	fe842783          	lw	a5,-24(s0)
80002d4a:	43d8                	lw	a4,4(a5)
80002d4c:	fec42783          	lw	a5,-20(s0)
80002d50:	c3d8                	sw	a4,4(a5)
	descriptor_crypto->Direction = crypto->Direction;
80002d52:	fe842783          	lw	a5,-24(s0)
80002d56:	4398                	lw	a4,0(a5)
80002d58:	fec42783          	lw	a5,-20(s0)
80002d5c:	c398                	sw	a4,0(a5)
	descriptor_crypto->Mode = CRYPTO_Mode_GCM;
80002d5e:	fec42783          	lw	a5,-20(s0)
80002d62:	470d                	li	a4,3
80002d64:	c798                	sw	a4,8(a5)
	descriptor_crypto->GCMPhase = phase;
80002d66:	fec42783          	lw	a5,-20(s0)
80002d6a:	fe442703          	lw	a4,-28(s0)
80002d6e:	cbd8                	sw	a4,20(a5)
}
80002d70:	0001                	nop
80002d72:	40f2                	lw	ra,28(sp)
80002d74:	4462                	lw	s0,24(sp)
80002d76:	6105                	addi	sp,sp,32
80002d78:	8082                	ret

80002d7a <CRYPTO_InitDescriptor>:
  *	@param	answer    
  * @retval void
  */
static void CRYPTO_InitDescriptor(CRYPTO_DMAInit_TypeDef* base, CRYPTO_Init_TypeDef* crypto, CRYPTO_DMAInit_TypeDef* next,
						CRYPTO_DMA_DESCR_TypeDef* dma_data, const uint32_t* src, uint32_t src_size, uint32_t* answer)
{
80002d7a:	7179                	addi	sp,sp,-48
80002d7c:	d606                	sw	ra,44(sp)
80002d7e:	d422                	sw	s0,40(sp)
80002d80:	1800                	addi	s0,sp,48
80002d82:	fea42623          	sw	a0,-20(s0)
80002d86:	feb42423          	sw	a1,-24(s0)
80002d8a:	fec42223          	sw	a2,-28(s0)
80002d8e:	fed42023          	sw	a3,-32(s0)
80002d92:	fce42e23          	sw	a4,-36(s0)
80002d96:	fcf42c23          	sw	a5,-40(s0)
80002d9a:	fd042a23          	sw	a6,-44(s0)
	CRYPTO_DMAStructInit(base, crypto);
80002d9e:	fe842583          	lw	a1,-24(s0)
80002da2:	fec42503          	lw	a0,-20(s0)
80002da6:	3a81                	jal	800026f6 <CRYPTO_DMAStructInit>
	base->DescriptorPtr = dma_data;
80002da8:	fec42783          	lw	a5,-20(s0)
80002dac:	fe042703          	lw	a4,-32(s0)
80002db0:	d3d8                	sw	a4,36(a5)
	base->SourceAddress = (void*) src;
80002db2:	fec42783          	lw	a5,-20(s0)
80002db6:	fdc42703          	lw	a4,-36(s0)
80002dba:	cfd8                	sw	a4,28(a5)
	base->DestinationAddress = (void*) answer;
80002dbc:	fec42783          	lw	a5,-20(s0)
80002dc0:	fd442703          	lw	a4,-44(s0)
80002dc4:	d398                	sw	a4,32(a5)

	base->ByteSwap = ENABLE;
80002dc6:	fec42783          	lw	a5,-20(s0)
80002dca:	4705                	li	a4,1
80002dcc:	c398                	sw	a4,0(a5)
	base->BlocksCount = (src_size != 0) ? (src_size >> 4) - 1: 0;
80002dce:	fd842783          	lw	a5,-40(s0)
80002dd2:	c791                	beqz	a5,80002dde <CRYPTO_InitDescriptor+0x64>
80002dd4:	fd842783          	lw	a5,-40(s0)
80002dd8:	8391                	srli	a5,a5,0x4
80002dda:	17fd                	addi	a5,a5,-1
80002ddc:	a011                	j	80002de0 <CRYPTO_InitDescriptor+0x66>
80002dde:	4781                	li	a5,0
80002de0:	fec42703          	lw	a4,-20(s0)
80002de4:	cb1c                	sw	a5,16(a4)
	base->LastDescriptor = (next == NULL) ? ENABLE : DISABLE;
80002de6:	fe442783          	lw	a5,-28(s0)
80002dea:	0017b793          	seqz	a5,a5
80002dee:	0ff7f793          	zext.b	a5,a5
80002df2:	873e                	mv	a4,a5
80002df4:	fec42783          	lw	a5,-20(s0)
80002df8:	c798                	sw	a4,8(a5)

	base->NextDescriptor = next;
80002dfa:	fec42783          	lw	a5,-20(s0)
80002dfe:	fe442703          	lw	a4,-28(s0)
80002e02:	cf98                	sw	a4,24(a5)
}
80002e04:	0001                	nop
80002e06:	50b2                	lw	ra,44(sp)
80002e08:	5422                	lw	s0,40(sp)
80002e0a:	6145                	addi	sp,sp,48
80002e0c:	8082                	ret

80002e0e <CRYPTO_CryptGCMWithDMA>:
  *	@param	tag  ,   
  * @retval uint32_t   
  */
uint32_t CRYPTO_CryptGCMWithDMA(CRYPTO_Init_TypeDef* crypto, const unsigned char *key, const uint32_t *data_in, uint32_t data_in_size,
									const unsigned char* iv, const uint32_t *additional, uint32_t additional_size, uint32_t *data_out, uint32_t *tag)
{
80002e0e:	c9010113          	addi	sp,sp,-880
80002e12:	36112623          	sw	ra,876(sp)
80002e16:	36812423          	sw	s0,872(sp)
80002e1a:	36912223          	sw	s1,868(sp)
80002e1e:	1e80                	addi	s0,sp,880
80002e20:	caa42e23          	sw	a0,-836(s0)
80002e24:	cab42c23          	sw	a1,-840(s0)
80002e28:	cac42a23          	sw	a2,-844(s0)
80002e2c:	cad42823          	sw	a3,-848(s0)
80002e30:	cae42623          	sw	a4,-852(s0)
80002e34:	caf42423          	sw	a5,-856(s0)
80002e38:	cb042223          	sw	a6,-860(s0)
80002e3c:	cb142023          	sw	a7,-864(s0)
80002e40:	ff040793          	addi	a5,s0,-16
80002e44:	c8f42e23          	sw	a5,-868(s0)
80002e48:	c9c42783          	lw	a5,-868(s0)
80002e4c:	cd078793          	addi	a5,a5,-816
80002e50:	07f78793          	addi	a5,a5,127
80002e54:	839d                	srli	a5,a5,0x7
80002e56:	00779493          	slli	s1,a5,0x7
	// cant use algorithm with 64 bit block size in GCM mode
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
80002e5a:	cbc42783          	lw	a5,-836(s0)
80002e5e:	43d8                	lw	a4,4(a5)
80002e60:	4789                	li	a5,2
80002e62:	00f71463          	bne	a4,a5,80002e6a <CRYPTO_CryptGCMWithDMA+0x5c>
		return 1;
80002e66:	4785                	li	a5,1
80002e68:	a25d                	j	8000300e <CRYPTO_CryptGCMWithDMA+0x200>

	CRYPTO_DMA_DESCR_TypeDef dma_init_data __attribute__((aligned (0x80)));
	CRYPTO_DMA_DESCR_TypeDef dma_payload_data __attribute__((aligned (0x80)));
	CRYPTO_DMA_DESCR_TypeDef dma_last_data __attribute__((aligned (0x80)));
	dma_init_data.CONTROL = 0;
80002e6a:	1804a023          	sw	zero,384(s1)
	dma_payload_data.CONTROL = 0;
80002e6e:	1004a023          	sw	zero,256(s1)
	dma_last_data.CONTROL = 0;
80002e72:	0804a023          	sw	zero,128(s1)

	CRYPTO_Init_TypeDef crypto_init, crypto_header, crypto_payload, crypto_last_block;

	crypto->InitVectorAutoUpdate = ENABLE;	// should be used for correct operation result
80002e76:	cbc42783          	lw	a5,-836(s0)
80002e7a:	4705                	li	a4,1
80002e7c:	c7d8                	sw	a4,12(a5)
	CRYPTO_InitCryptoStructGCM(&crypto_init, crypto, CRYPTO_GCM_PHASE_INIT);
80002e7e:	fd040793          	addi	a5,s0,-48
80002e82:	4601                	li	a2,0
80002e84:	cbc42583          	lw	a1,-836(s0)
80002e88:	853e                	mv	a0,a5
80002e8a:	354d                	jal	80002d2c <CRYPTO_InitCryptoStructGCM>
	CRYPTO_InitCryptoStructGCM(&crypto_payload, crypto, CRYPTO_GCM_PHASE_PAYLOAD);
80002e8c:	fa040793          	addi	a5,s0,-96
80002e90:	4609                	li	a2,2
80002e92:	cbc42583          	lw	a1,-836(s0)
80002e96:	853e                	mv	a0,a5
80002e98:	3d51                	jal	80002d2c <CRYPTO_InitCryptoStructGCM>
	CRYPTO_InitCryptoStructGCM(&crypto_last_block, crypto, CRYPTO_GCM_PHASE_LAST_BLOCK);
80002e9a:	f8840793          	addi	a5,s0,-120
80002e9e:	460d                	li	a2,3
80002ea0:	cbc42583          	lw	a1,-836(s0)
80002ea4:	853e                	mv	a0,a5
80002ea6:	3559                	jal	80002d2c <CRYPTO_InitCryptoStructGCM>

	CRYPTO_DMAInit_TypeDef dma_init, dma_header, dma_payload, dma_last;

	if (key != NULL)
80002ea8:	cb842783          	lw	a5,-840(s0)
80002eac:	c791                	beqz	a5,80002eb8 <CRYPTO_CryptGCMWithDMA+0xaa>
		CRYPTO_SetKeyBytes(crypto, key);
80002eae:	cb842583          	lw	a1,-840(s0)
80002eb2:	cbc42503          	lw	a0,-836(s0)
80002eb6:	3621                	jal	800029be <CRYPTO_SetKeyBytes>
	if (iv != NULL)
80002eb8:	cac42783          	lw	a5,-852(s0)
80002ebc:	c781                	beqz	a5,80002ec4 <CRYPTO_CryptGCMWithDMA+0xb6>
		CRYPTO_SetIVBytes(iv);
80002ebe:	cac42503          	lw	a0,-852(s0)
80002ec2:	33fd                	jal	80002cb0 <CRYPTO_SetIVBytes>

	uint32_t add_size_bits = additional_size << 3;
80002ec4:	ca442783          	lw	a5,-860(s0)
80002ec8:	078e                	slli	a5,a5,0x3
80002eca:	fef42623          	sw	a5,-20(s0)
	uint32_t data_size_bits = data_in_size << 3;
80002ece:	cb042783          	lw	a5,-848(s0)
80002ed2:	078e                	slli	a5,a5,0x3
80002ed4:	fef42423          	sw	a5,-24(s0)
	const uint32_t tagger[] = {
80002ed8:	ec042c23          	sw	zero,-296(s0)
		0,
		((add_size_bits & 0x000000FF) << 24) + ((add_size_bits & 0x0000FF00) << 8) + ((add_size_bits & 0x00FF0000) >> 8) + ((add_size_bits & 0xFF000000) >> 24),
80002edc:	fec42783          	lw	a5,-20(s0)
80002ee0:	01879713          	slli	a4,a5,0x18
80002ee4:	fec42783          	lw	a5,-20(s0)
80002ee8:	00879693          	slli	a3,a5,0x8
80002eec:	00ff07b7          	lui	a5,0xff0
80002ef0:	8ff5                	and	a5,a5,a3
80002ef2:	973e                	add	a4,a4,a5
80002ef4:	fec42783          	lw	a5,-20(s0)
80002ef8:	0087d693          	srli	a3,a5,0x8
80002efc:	67c1                	lui	a5,0x10
80002efe:	f0078793          	addi	a5,a5,-256 # ff00 <STACK_SIZE+0xf700>
80002f02:	8ff5                	and	a5,a5,a3
80002f04:	973e                	add	a4,a4,a5
80002f06:	fec42783          	lw	a5,-20(s0)
80002f0a:	83e1                	srli	a5,a5,0x18
80002f0c:	97ba                	add	a5,a5,a4
	const uint32_t tagger[] = {
80002f0e:	ecf42e23          	sw	a5,-292(s0)
80002f12:	ee042023          	sw	zero,-288(s0)
		0,
		((data_size_bits & 0x000000FF) << 24) + ((data_size_bits & 0x0000FF00) << 8) + ((data_size_bits & 0x00FF0000) >> 8) + ((data_size_bits & 0xFF000000) >> 24),
80002f16:	fe842783          	lw	a5,-24(s0)
80002f1a:	01879713          	slli	a4,a5,0x18
80002f1e:	fe842783          	lw	a5,-24(s0)
80002f22:	00879693          	slli	a3,a5,0x8
80002f26:	00ff07b7          	lui	a5,0xff0
80002f2a:	8ff5                	and	a5,a5,a3
80002f2c:	973e                	add	a4,a4,a5
80002f2e:	fe842783          	lw	a5,-24(s0)
80002f32:	0087d693          	srli	a3,a5,0x8
80002f36:	67c1                	lui	a5,0x10
80002f38:	f0078793          	addi	a5,a5,-256 # ff00 <STACK_SIZE+0xf700>
80002f3c:	8ff5                	and	a5,a5,a3
80002f3e:	973e                	add	a4,a4,a5
80002f40:	fe842783          	lw	a5,-24(s0)
80002f44:	83e1                	srli	a5,a5,0x18
80002f46:	97ba                	add	a5,a5,a4
	const uint32_t tagger[] = {
80002f48:	eef42223          	sw	a5,-284(s0)
	};

	CRYPTO_InitDescriptor(&dma_init, &crypto_init, (additional_size != 0 && additional != NULL) ? &dma_header : &dma_payload, &dma_init_data, NULL, 0, NULL);
80002f4c:	ca442783          	lw	a5,-860(s0)
80002f50:	c799                	beqz	a5,80002f5e <CRYPTO_CryptGCMWithDMA+0x150>
80002f52:	ca842783          	lw	a5,-856(s0)
80002f56:	c781                	beqz	a5,80002f5e <CRYPTO_CryptGCMWithDMA+0x150>
80002f58:	f3840613          	addi	a2,s0,-200
80002f5c:	a019                	j	80002f62 <CRYPTO_CryptGCMWithDMA+0x154>
80002f5e:	f1040613          	addi	a2,s0,-240
80002f62:	18048693          	addi	a3,s1,384
80002f66:	fd040593          	addi	a1,s0,-48
80002f6a:	f6040513          	addi	a0,s0,-160
80002f6e:	4801                	li	a6,0
80002f70:	4781                	li	a5,0
80002f72:	4701                	li	a4,0
80002f74:	3519                	jal	80002d7a <CRYPTO_InitDescriptor>
	if (additional_size != 0 && additional != NULL)
80002f76:	ca442783          	lw	a5,-860(s0)
80002f7a:	cb95                	beqz	a5,80002fae <CRYPTO_CryptGCMWithDMA+0x1a0>
80002f7c:	ca842783          	lw	a5,-856(s0)
80002f80:	c79d                	beqz	a5,80002fae <CRYPTO_CryptGCMWithDMA+0x1a0>
	{
		CRYPTO_DMA_DESCR_TypeDef dma_header_data __attribute__((aligned (0x80)));
		dma_header_data.CONTROL = 0;
80002f82:	0004a023          	sw	zero,0(s1)
		CRYPTO_InitCryptoStructGCM(&crypto_header, crypto, CRYPTO_GCM_PHASE_HEADER);
80002f86:	fb840793          	addi	a5,s0,-72
80002f8a:	4605                	li	a2,1
80002f8c:	cbc42583          	lw	a1,-836(s0)
80002f90:	853e                	mv	a0,a5
80002f92:	3b69                	jal	80002d2c <CRYPTO_InitCryptoStructGCM>
		CRYPTO_InitDescriptor(&dma_header, &crypto_header, &dma_payload, &dma_header_data, additional, additional_size, NULL);
80002f94:	f1040613          	addi	a2,s0,-240
80002f98:	fb840593          	addi	a1,s0,-72
80002f9c:	f3840513          	addi	a0,s0,-200
80002fa0:	4801                	li	a6,0
80002fa2:	ca442783          	lw	a5,-860(s0)
80002fa6:	ca842703          	lw	a4,-856(s0)
80002faa:	86a6                	mv	a3,s1
80002fac:	33f9                	jal	80002d7a <CRYPTO_InitDescriptor>
	}
	CRYPTO_InitDescriptor(&dma_payload, &crypto_payload, &dma_last, &dma_payload_data, data_in, data_in_size, data_out);
80002fae:	10048693          	addi	a3,s1,256
80002fb2:	ee840613          	addi	a2,s0,-280
80002fb6:	fa040593          	addi	a1,s0,-96
80002fba:	f1040513          	addi	a0,s0,-240
80002fbe:	ca042803          	lw	a6,-864(s0)
80002fc2:	cb042783          	lw	a5,-848(s0)
80002fc6:	cb442703          	lw	a4,-844(s0)
80002fca:	3b45                	jal	80002d7a <CRYPTO_InitDescriptor>
	CRYPTO_InitDescriptor(&dma_last, &crypto_last_block, NULL, &dma_last_data, tagger, 0, tag);
80002fcc:	ed840713          	addi	a4,s0,-296
80002fd0:	08048693          	addi	a3,s1,128
80002fd4:	f8840593          	addi	a1,s0,-120
80002fd8:	ee840513          	addi	a0,s0,-280
80002fdc:	00042803          	lw	a6,0(s0)
80002fe0:	4781                	li	a5,0
80002fe2:	4601                	li	a2,0
80002fe4:	3b59                	jal	80002d7a <CRYPTO_InitDescriptor>

	while (!CRYPTO_ReadyStatus()) {}
80002fe6:	0001                	nop
80002fe8:	d90ff0ef          	jal	ra,80002578 <CRYPTO_ReadyStatus>
80002fec:	87aa                	mv	a5,a0
80002fee:	dfed                	beqz	a5,80002fe8 <CRYPTO_CryptGCMWithDMA+0x1da>

	CRPYTO_ProcessData(&dma_init);
80002ff0:	f6040793          	addi	a5,s0,-160
80002ff4:	853e                	mv	a0,a5
80002ff6:	30d1                	jal	800028ba <CRPYTO_ProcessData>

	while (CRYPTO_DMA_ActiveStatus()) {}
80002ff8:	0001                	nop
80002ffa:	e28ff0ef          	jal	ra,80002622 <CRYPTO_DMA_ActiveStatus>
80002ffe:	87aa                	mv	a5,a0
80003000:	ffed                	bnez	a5,80002ffa <CRYPTO_CryptGCMWithDMA+0x1ec>
	while (!CRYPTO_ReadyStatus()) {}
80003002:	0001                	nop
80003004:	d74ff0ef          	jal	ra,80002578 <CRYPTO_ReadyStatus>
80003008:	87aa                	mv	a5,a0
8000300a:	dfed                	beqz	a5,80003004 <CRYPTO_CryptGCMWithDMA+0x1f6>

	return 0;
8000300c:	4781                	li	a5,0
}
8000300e:	853e                	mv	a0,a5
80003010:	36c12083          	lw	ra,876(sp)
80003014:	36812403          	lw	s0,872(sp)
80003018:	36412483          	lw	s1,868(sp)
8000301c:	37010113          	addi	sp,sp,880
80003020:	8082                	ret

80003022 <CRYPTO_GCMInitPhase>:
  * @param	crypto     @ref CREYPTO_Init_TypeDef,   
  *	@param 	iv    
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMInitPhase(CRYPTO_Init_TypeDef* crypto, const unsigned char *iv)
{
80003022:	1101                	addi	sp,sp,-32
80003024:	ce06                	sw	ra,28(sp)
80003026:	cc22                	sw	s0,24(sp)
80003028:	1000                	addi	s0,sp,32
8000302a:	fea42623          	sw	a0,-20(s0)
8000302e:	feb42423          	sw	a1,-24(s0)
	// cant use algorithm with 64 bit block size in GCM mode
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
80003032:	fec42783          	lw	a5,-20(s0)
80003036:	43d8                	lw	a4,4(a5)
80003038:	4789                	li	a5,2
8000303a:	00f71463          	bne	a4,a5,80003042 <CRYPTO_GCMInitPhase+0x20>
		return 1;
8000303e:	4785                	li	a5,1
80003040:	a82d                	j	8000307a <CRYPTO_GCMInitPhase+0x58>

	CRYPTO_SetIVBytes(iv);
80003042:	fe842503          	lw	a0,-24(s0)
80003046:	31ad                	jal	80002cb0 <CRYPTO_SetIVBytes>

	crypto->GCMPhase = CRYPTO_GCM_PHASE_INIT;
80003048:	fec42783          	lw	a5,-20(s0)
8000304c:	0007aa23          	sw	zero,20(a5)
	crypto->InitVectorAutoUpdate = ENABLE;
80003050:	fec42783          	lw	a5,-20(s0)
80003054:	4705                	li	a4,1
80003056:	c7d8                	sw	a4,12(a5)

	CRYPTO_Init(crypto);
80003058:	fec42503          	lw	a0,-20(s0)
8000305c:	e06ff0ef          	jal	ra,80002662 <CRYPTO_Init>

	while (!CRYPTO_ReadyStatus()) {}
80003060:	0001                	nop
80003062:	d16ff0ef          	jal	ra,80002578 <CRYPTO_ReadyStatus>
80003066:	87aa                	mv	a5,a0
80003068:	dfed                	beqz	a5,80003062 <CRYPTO_GCMInitPhase+0x40>
	CRYPTO_StartCmd();
8000306a:	b52ff0ef          	jal	ra,800023bc <CRYPTO_StartCmd>
	while (!CRYPTO_ReadyStatus()) {}
8000306e:	0001                	nop
80003070:	d08ff0ef          	jal	ra,80002578 <CRYPTO_ReadyStatus>
80003074:	87aa                	mv	a5,a0
80003076:	dfed                	beqz	a5,80003070 <CRYPTO_GCMInitPhase+0x4e>

	return 0;
80003078:	4781                	li	a5,0
}
8000307a:	853e                	mv	a0,a5
8000307c:	40f2                	lw	ra,28(sp)
8000307e:	4462                	lw	s0,24(sp)
80003080:	6105                	addi	sp,sp,32
80003082:	8082                	ret

80003084 <CRYPTO_GCMHeaderPhase>:
  *	@param 	additional     
  *	@param	additional_size    
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMHeaderPhase(CRYPTO_Init_TypeDef* crypto, const unsigned char *additional, uint32_t additional_size)
{
80003084:	7179                	addi	sp,sp,-48
80003086:	d606                	sw	ra,44(sp)
80003088:	d422                	sw	s0,40(sp)
8000308a:	1800                	addi	s0,sp,48
8000308c:	fca42e23          	sw	a0,-36(s0)
80003090:	fcb42c23          	sw	a1,-40(s0)
80003094:	fcc42a23          	sw	a2,-44(s0)
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
80003098:	fdc42783          	lw	a5,-36(s0)
8000309c:	43d8                	lw	a4,4(a5)
8000309e:	4789                	li	a5,2
800030a0:	00f71463          	bne	a4,a5,800030a8 <CRYPTO_GCMHeaderPhase+0x24>
		return 1;
800030a4:	4785                	li	a5,1
800030a6:	a0b9                	j	800030f4 <CRYPTO_GCMHeaderPhase+0x70>

	CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_HEADER);
800030a8:	4505                	li	a0,1
800030aa:	bb4ff0ef          	jal	ra,8000245e <CRYPTO_GCMPhaseConfig>

	for(uint32_t i = 0; i < additional_size; i += 16)
800030ae:	fe042623          	sw	zero,-20(s0)
800030b2:	a815                	j	800030e6 <CRYPTO_GCMHeaderPhase+0x62>
	{
		CRYPTO_SetDataInBytes(additional + i, 4);
800030b4:	fd842703          	lw	a4,-40(s0)
800030b8:	fec42783          	lw	a5,-20(s0)
800030bc:	97ba                	add	a5,a5,a4
800030be:	4591                	li	a1,4
800030c0:	853e                	mv	a0,a5
800030c2:	38bd                	jal	80002940 <CRYPTO_SetDataInBytes>

		while (!CRYPTO_ReadyStatus()) {}
800030c4:	0001                	nop
800030c6:	cb2ff0ef          	jal	ra,80002578 <CRYPTO_ReadyStatus>
800030ca:	87aa                	mv	a5,a0
800030cc:	dfed                	beqz	a5,800030c6 <CRYPTO_GCMHeaderPhase+0x42>
		CRYPTO_StartCmd();
800030ce:	aeeff0ef          	jal	ra,800023bc <CRYPTO_StartCmd>
		while (!CRYPTO_ReadyStatus()) {}
800030d2:	0001                	nop
800030d4:	ca4ff0ef          	jal	ra,80002578 <CRYPTO_ReadyStatus>
800030d8:	87aa                	mv	a5,a0
800030da:	dfed                	beqz	a5,800030d4 <CRYPTO_GCMHeaderPhase+0x50>
	for(uint32_t i = 0; i < additional_size; i += 16)
800030dc:	fec42783          	lw	a5,-20(s0)
800030e0:	07c1                	addi	a5,a5,16
800030e2:	fef42623          	sw	a5,-20(s0)
800030e6:	fec42703          	lw	a4,-20(s0)
800030ea:	fd442783          	lw	a5,-44(s0)
800030ee:	fcf763e3          	bltu	a4,a5,800030b4 <CRYPTO_GCMHeaderPhase+0x30>
	}

	return 0;
800030f2:	4781                	li	a5,0
}
800030f4:	853e                	mv	a0,a5
800030f6:	50b2                	lw	ra,44(sp)
800030f8:	5422                	lw	s0,40(sp)
800030fa:	6145                	addi	sp,sp,48
800030fc:	8082                	ret

800030fe <CRYPTO_GCMPayloadPhase>:
  *	@param	input_length   
  *	@param	output   
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMPayloadPhase(CRYPTO_Init_TypeDef* crypto, const unsigned char *input, uint32_t input_length, unsigned char *output)
{
800030fe:	7179                	addi	sp,sp,-48
80003100:	d606                	sw	ra,44(sp)
80003102:	d422                	sw	s0,40(sp)
80003104:	1800                	addi	s0,sp,48
80003106:	fca42e23          	sw	a0,-36(s0)
8000310a:	fcb42c23          	sw	a1,-40(s0)
8000310e:	fcc42a23          	sw	a2,-44(s0)
80003112:	fcd42823          	sw	a3,-48(s0)
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
80003116:	fdc42783          	lw	a5,-36(s0)
8000311a:	43d8                	lw	a4,4(a5)
8000311c:	4789                	li	a5,2
8000311e:	00f71463          	bne	a4,a5,80003126 <CRYPTO_GCMPayloadPhase+0x28>
		return 1;
80003122:	4785                	li	a5,1
80003124:	a221                	j	8000322c <CRYPTO_GCMPayloadPhase+0x12e>

	CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_PAYLOAD);
80003126:	4509                	li	a0,2
80003128:	b36ff0ef          	jal	ra,8000245e <CRYPTO_GCMPhaseConfig>

	for(uint32_t i = 0; i < input_length; i += 16)
8000312c:	fe042623          	sw	zero,-20(s0)
80003130:	a0fd                	j	8000321e <CRYPTO_GCMPayloadPhase+0x120>
	{
		CRYPTO_SetDataInBytes(input + i, 4);
80003132:	fd842703          	lw	a4,-40(s0)
80003136:	fec42783          	lw	a5,-20(s0)
8000313a:	97ba                	add	a5,a5,a4
8000313c:	4591                	li	a1,4
8000313e:	853e                	mv	a0,a5
80003140:	801ff0ef          	jal	ra,80002940 <CRYPTO_SetDataInBytes>

		while (!CRYPTO_ReadyStatus()) {}
80003144:	0001                	nop
80003146:	c32ff0ef          	jal	ra,80002578 <CRYPTO_ReadyStatus>
8000314a:	87aa                	mv	a5,a0
8000314c:	dfed                	beqz	a5,80003146 <CRYPTO_GCMPayloadPhase+0x48>
		CRYPTO_StartCmd();
8000314e:	a6eff0ef          	jal	ra,800023bc <CRYPTO_StartCmd>
		while (!CRYPTO_ReadyStatus()) {}
80003152:	0001                	nop
80003154:	c24ff0ef          	jal	ra,80002578 <CRYPTO_ReadyStatus>
80003158:	87aa                	mv	a5,a0
8000315a:	dfed                	beqz	a5,80003154 <CRYPTO_GCMPayloadPhase+0x56>

		for(uint32_t j = 0; j < 4; j++)
8000315c:	fe042423          	sw	zero,-24(s0)
80003160:	a06d                	j	8000320a <CRYPTO_GCMPayloadPhase+0x10c>
		{
			uint32_t output_word = CRYPTO_GetTextOutput(j);
80003162:	fe842503          	lw	a0,-24(s0)
80003166:	bccff0ef          	jal	ra,80002532 <CRYPTO_GetTextOutput>
8000316a:	fea42223          	sw	a0,-28(s0)

			output[i + (j << 2)    ] = (output_word & 0x000000FF);
8000316e:	fe842783          	lw	a5,-24(s0)
80003172:	00279713          	slli	a4,a5,0x2
80003176:	fec42783          	lw	a5,-20(s0)
8000317a:	97ba                	add	a5,a5,a4
8000317c:	fd042703          	lw	a4,-48(s0)
80003180:	97ba                	add	a5,a5,a4
80003182:	fe442703          	lw	a4,-28(s0)
80003186:	0ff77713          	zext.b	a4,a4
8000318a:	00e78023          	sb	a4,0(a5)
			output[i + (j << 2) + 1] = (output_word & 0x0000FF00) >> 8;
8000318e:	fe442783          	lw	a5,-28(s0)
80003192:	0087d693          	srli	a3,a5,0x8
80003196:	fe842783          	lw	a5,-24(s0)
8000319a:	00279713          	slli	a4,a5,0x2
8000319e:	fec42783          	lw	a5,-20(s0)
800031a2:	97ba                	add	a5,a5,a4
800031a4:	0785                	addi	a5,a5,1
800031a6:	fd042703          	lw	a4,-48(s0)
800031aa:	97ba                	add	a5,a5,a4
800031ac:	0ff6f713          	zext.b	a4,a3
800031b0:	00e78023          	sb	a4,0(a5)
			output[i + (j << 2) + 2] = (output_word & 0x00FF0000) >> 16;
800031b4:	fe442783          	lw	a5,-28(s0)
800031b8:	0107d693          	srli	a3,a5,0x10
800031bc:	fe842783          	lw	a5,-24(s0)
800031c0:	00279713          	slli	a4,a5,0x2
800031c4:	fec42783          	lw	a5,-20(s0)
800031c8:	97ba                	add	a5,a5,a4
800031ca:	0789                	addi	a5,a5,2
800031cc:	fd042703          	lw	a4,-48(s0)
800031d0:	97ba                	add	a5,a5,a4
800031d2:	0ff6f713          	zext.b	a4,a3
800031d6:	00e78023          	sb	a4,0(a5)
			output[i + (j << 2) + 3] = (output_word & 0xFF000000) >> 24;
800031da:	fe442783          	lw	a5,-28(s0)
800031de:	0187d693          	srli	a3,a5,0x18
800031e2:	fe842783          	lw	a5,-24(s0)
800031e6:	00279713          	slli	a4,a5,0x2
800031ea:	fec42783          	lw	a5,-20(s0)
800031ee:	97ba                	add	a5,a5,a4
800031f0:	078d                	addi	a5,a5,3
800031f2:	fd042703          	lw	a4,-48(s0)
800031f6:	97ba                	add	a5,a5,a4
800031f8:	0ff6f713          	zext.b	a4,a3
800031fc:	00e78023          	sb	a4,0(a5)
		for(uint32_t j = 0; j < 4; j++)
80003200:	fe842783          	lw	a5,-24(s0)
80003204:	0785                	addi	a5,a5,1
80003206:	fef42423          	sw	a5,-24(s0)
8000320a:	fe842703          	lw	a4,-24(s0)
8000320e:	478d                	li	a5,3
80003210:	f4e7f9e3          	bgeu	a5,a4,80003162 <CRYPTO_GCMPayloadPhase+0x64>
	for(uint32_t i = 0; i < input_length; i += 16)
80003214:	fec42783          	lw	a5,-20(s0)
80003218:	07c1                	addi	a5,a5,16
8000321a:	fef42623          	sw	a5,-20(s0)
8000321e:	fec42703          	lw	a4,-20(s0)
80003222:	fd442783          	lw	a5,-44(s0)
80003226:	f0f766e3          	bltu	a4,a5,80003132 <CRYPTO_GCMPayloadPhase+0x34>
		}
	}

	return 0;
8000322a:	4781                	li	a5,0
}
8000322c:	853e                	mv	a0,a5
8000322e:	50b2                	lw	ra,44(sp)
80003230:	5422                	lw	s0,40(sp)
80003232:	6145                	addi	sp,sp,48
80003234:	8082                	ret

80003236 <CRYPTO_GCMLastBlockPhase>:
  *	@param	payload_size  ,  ,     
  *	@param	tag	  ,   16 
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMLastBlockPhase(CRYPTO_Init_TypeDef* crypto, uint32_t additional_size, uint32_t payload_size, unsigned char *tag)
{
80003236:	7179                	addi	sp,sp,-48
80003238:	d606                	sw	ra,44(sp)
8000323a:	d422                	sw	s0,40(sp)
8000323c:	1800                	addi	s0,sp,48
8000323e:	fca42e23          	sw	a0,-36(s0)
80003242:	fcb42c23          	sw	a1,-40(s0)
80003246:	fcc42a23          	sw	a2,-44(s0)
8000324a:	fcd42823          	sw	a3,-48(s0)
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
8000324e:	fdc42783          	lw	a5,-36(s0)
80003252:	43d8                	lw	a4,4(a5)
80003254:	4789                	li	a5,2
80003256:	00f71463          	bne	a4,a5,8000325e <CRYPTO_GCMLastBlockPhase+0x28>
		return 1;
8000325a:	4785                	li	a5,1
8000325c:	a0cd                	j	8000333e <CRYPTO_GCMLastBlockPhase+0x108>

	CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_LAST_BLOCK);
8000325e:	450d                	li	a0,3
80003260:	9feff0ef          	jal	ra,8000245e <CRYPTO_GCMPhaseConfig>

	CRYPTO_SetTextInput(0, 0);
80003264:	4581                	li	a1,0
80003266:	4501                	li	a0,0
80003268:	a76ff0ef          	jal	ra,800024de <CRYPTO_SetTextInput>
	CRYPTO_SetTextInput(2, 0);
8000326c:	4581                	li	a1,0
8000326e:	4509                	li	a0,2
80003270:	a6eff0ef          	jal	ra,800024de <CRYPTO_SetTextInput>
	CRYPTO_SetTextInput(1, additional_size << 3);
80003274:	fd842783          	lw	a5,-40(s0)
80003278:	078e                	slli	a5,a5,0x3
8000327a:	85be                	mv	a1,a5
8000327c:	4505                	li	a0,1
8000327e:	a60ff0ef          	jal	ra,800024de <CRYPTO_SetTextInput>
	CRYPTO_SetTextInput(3, payload_size << 3);
80003282:	fd442783          	lw	a5,-44(s0)
80003286:	078e                	slli	a5,a5,0x3
80003288:	85be                	mv	a1,a5
8000328a:	450d                	li	a0,3
8000328c:	a52ff0ef          	jal	ra,800024de <CRYPTO_SetTextInput>

	while (!CRYPTO_ReadyStatus()) {}
80003290:	0001                	nop
80003292:	ae6ff0ef          	jal	ra,80002578 <CRYPTO_ReadyStatus>
80003296:	87aa                	mv	a5,a0
80003298:	dfed                	beqz	a5,80003292 <CRYPTO_GCMLastBlockPhase+0x5c>
	CRYPTO_StartCmd();
8000329a:	922ff0ef          	jal	ra,800023bc <CRYPTO_StartCmd>
	while (!CRYPTO_ReadyStatus()) {}
8000329e:	0001                	nop
800032a0:	ad8ff0ef          	jal	ra,80002578 <CRYPTO_ReadyStatus>
800032a4:	87aa                	mv	a5,a0
800032a6:	dfed                	beqz	a5,800032a0 <CRYPTO_GCMLastBlockPhase+0x6a>

	for(uint32_t i = 0; i < 16; i += 4)
800032a8:	fe042623          	sw	zero,-20(s0)
800032ac:	a059                	j	80003332 <CRYPTO_GCMLastBlockPhase+0xfc>
	{
		uint32_t output_word = CRYPTO_GetGCMTag(i >> 2);
800032ae:	fec42783          	lw	a5,-20(s0)
800032b2:	8389                	srli	a5,a5,0x2
800032b4:	853e                	mv	a0,a5
800032b6:	a9eff0ef          	jal	ra,80002554 <CRYPTO_GetGCMTag>
800032ba:	fea42423          	sw	a0,-24(s0)

		tag[i    ] = (output_word & 0x000000FF);
800032be:	fd042703          	lw	a4,-48(s0)
800032c2:	fec42783          	lw	a5,-20(s0)
800032c6:	97ba                	add	a5,a5,a4
800032c8:	fe842703          	lw	a4,-24(s0)
800032cc:	0ff77713          	zext.b	a4,a4
800032d0:	00e78023          	sb	a4,0(a5)
		tag[i + 1] = (output_word & 0x0000FF00) >> 8;
800032d4:	fe842783          	lw	a5,-24(s0)
800032d8:	0087d693          	srli	a3,a5,0x8
800032dc:	fec42783          	lw	a5,-20(s0)
800032e0:	0785                	addi	a5,a5,1
800032e2:	fd042703          	lw	a4,-48(s0)
800032e6:	97ba                	add	a5,a5,a4
800032e8:	0ff6f713          	zext.b	a4,a3
800032ec:	00e78023          	sb	a4,0(a5)
		tag[i + 2] = (output_word & 0x00FF0000) >> 16;
800032f0:	fe842783          	lw	a5,-24(s0)
800032f4:	0107d693          	srli	a3,a5,0x10
800032f8:	fec42783          	lw	a5,-20(s0)
800032fc:	0789                	addi	a5,a5,2
800032fe:	fd042703          	lw	a4,-48(s0)
80003302:	97ba                	add	a5,a5,a4
80003304:	0ff6f713          	zext.b	a4,a3
80003308:	00e78023          	sb	a4,0(a5)
		tag[i + 3] = (output_word & 0xFF000000) >> 24;
8000330c:	fe842783          	lw	a5,-24(s0)
80003310:	0187d693          	srli	a3,a5,0x18
80003314:	fec42783          	lw	a5,-20(s0)
80003318:	078d                	addi	a5,a5,3
8000331a:	fd042703          	lw	a4,-48(s0)
8000331e:	97ba                	add	a5,a5,a4
80003320:	0ff6f713          	zext.b	a4,a3
80003324:	00e78023          	sb	a4,0(a5)
	for(uint32_t i = 0; i < 16; i += 4)
80003328:	fec42783          	lw	a5,-20(s0)
8000332c:	0791                	addi	a5,a5,4
8000332e:	fef42623          	sw	a5,-20(s0)
80003332:	fec42703          	lw	a4,-20(s0)
80003336:	47bd                	li	a5,15
80003338:	f6e7fbe3          	bgeu	a5,a4,800032ae <CRYPTO_GCMLastBlockPhase+0x78>
	}

	return 0;
8000333c:	4781                	li	a5,0
}
8000333e:	853e                	mv	a0,a5
80003340:	50b2                	lw	ra,44(sp)
80003342:	5422                	lw	s0,40(sp)
80003344:	6145                	addi	sp,sp,48
80003346:	8082                	ret

80003348 <DMA_ProtectConfig>:
  * @brief         DMA   
  * @param   CtrlProtect  ,   
  * @retval  void
  */
__STATIC_INLINE void DMA_ProtectConfig(DMA_Protect_TypeDef* CtrlProtect)
{
80003348:	1101                	addi	sp,sp,-32
8000334a:	ce22                	sw	s0,28(sp)
8000334c:	1000                	addi	s0,sp,32
8000334e:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_FUNCTIONAL_STATE(CtrlProtect->Bufferable));
    assert_param(IS_FUNCTIONAL_STATE(CtrlProtect->Cacheable));
    assert_param(IS_FUNCTIONAL_STATE(CtrlProtect->Priveleged));

    MODIFY_REG(DMA->CFG, DMA_CFG_CHPROT_Msk, ((CtrlProtect->Priveleged << (DMA_CFG_CHPROT_Pos + 0)) |
80003352:	3000c7b7          	lui	a5,0x3000c
80003356:	43dc                	lw	a5,4(a5)
80003358:	ff87f693          	andi	a3,a5,-8
8000335c:	fec42783          	lw	a5,-20(s0)
80003360:	4398                	lw	a4,0(a5)
80003362:	fec42783          	lw	a5,-20(s0)
80003366:	43dc                	lw	a5,4(a5)
80003368:	0786                	slli	a5,a5,0x1
8000336a:	8f5d                	or	a4,a4,a5
8000336c:	fec42783          	lw	a5,-20(s0)
80003370:	479c                	lw	a5,8(a5)
80003372:	078a                	slli	a5,a5,0x2
80003374:	8f5d                	or	a4,a4,a5
80003376:	3000c7b7          	lui	a5,0x3000c
8000337a:	8f55                	or	a4,a4,a3
8000337c:	c3d8                	sw	a4,4(a5)
                                              (CtrlProtect->Bufferable << (DMA_CFG_CHPROT_Pos + 1)) |
                                              (CtrlProtect->Cacheable << (DMA_CFG_CHPROT_Pos + 2))));
}
8000337e:	0001                	nop
80003380:	4472                	lw	s0,28(sp)
80003382:	6105                	addi	sp,sp,32
80003384:	8082                	ret

80003386 <DMA_UseBurstCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_UseBurstCmd(uint32_t Channel, FunctionalState State)
{
80003386:	1101                	addi	sp,sp,-32
80003388:	ce22                	sw	s0,28(sp)
8000338a:	1000                	addi	s0,sp,32
8000338c:	fea42623          	sw	a0,-20(s0)
80003390:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80003394:	fe842703          	lw	a4,-24(s0)
80003398:	4785                	li	a5,1
8000339a:	00f71863          	bne	a4,a5,800033aa <DMA_UseBurstCmd+0x24>
        WRITE_REG(DMA->USEBURSTSET, Channel);
8000339e:	3000c7b7          	lui	a5,0x3000c
800033a2:	fec42703          	lw	a4,-20(s0)
800033a6:	cf98                	sw	a4,24(a5)
    else
        WRITE_REG(DMA->USEBURSTCLR, Channel);
}
800033a8:	a031                	j	800033b4 <DMA_UseBurstCmd+0x2e>
        WRITE_REG(DMA->USEBURSTCLR, Channel);
800033aa:	3000c7b7          	lui	a5,0x3000c
800033ae:	fec42703          	lw	a4,-20(s0)
800033b2:	cfd8                	sw	a4,28(a5)
}
800033b4:	0001                	nop
800033b6:	4472                	lw	s0,28(sp)
800033b8:	6105                	addi	sp,sp,32
800033ba:	8082                	ret

800033bc <DMA_ReqMaskCmd>:
  *                           DMA_Channel_x  @ref DMA_Channel_Define.
  * @param      State   
  * @retval     void
  */
__STATIC_INLINE void DMA_ReqMaskCmd(uint32_t Channel, FunctionalState State)
{
800033bc:	1101                	addi	sp,sp,-32
800033be:	ce22                	sw	s0,28(sp)
800033c0:	1000                	addi	s0,sp,32
800033c2:	fea42623          	sw	a0,-20(s0)
800033c6:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
800033ca:	fe842703          	lw	a4,-24(s0)
800033ce:	4785                	li	a5,1
800033d0:	00f71863          	bne	a4,a5,800033e0 <DMA_ReqMaskCmd+0x24>
        WRITE_REG(DMA->REQMASKSET, Channel);
800033d4:	3000c7b7          	lui	a5,0x3000c
800033d8:	fec42703          	lw	a4,-20(s0)
800033dc:	d398                	sw	a4,32(a5)
    else
        WRITE_REG(DMA->REQMASKCLR, Channel);
}
800033de:	a031                	j	800033ea <DMA_ReqMaskCmd+0x2e>
        WRITE_REG(DMA->REQMASKCLR, Channel);
800033e0:	3000c7b7          	lui	a5,0x3000c
800033e4:	fec42703          	lw	a4,-20(s0)
800033e8:	d3d8                	sw	a4,36(a5)
}
800033ea:	0001                	nop
800033ec:	4472                	lw	s0,28(sp)
800033ee:	6105                	addi	sp,sp,32
800033f0:	8082                	ret

800033f2 <DMA_ChannelEnableCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_ChannelEnableCmd(uint32_t Channel, FunctionalState State)
{
800033f2:	1101                	addi	sp,sp,-32
800033f4:	ce22                	sw	s0,28(sp)
800033f6:	1000                	addi	s0,sp,32
800033f8:	fea42623          	sw	a0,-20(s0)
800033fc:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80003400:	fe842703          	lw	a4,-24(s0)
80003404:	4785                	li	a5,1
80003406:	00f71863          	bne	a4,a5,80003416 <DMA_ChannelEnableCmd+0x24>
        WRITE_REG(DMA->ENSET, Channel);
8000340a:	3000c7b7          	lui	a5,0x3000c
8000340e:	fec42703          	lw	a4,-20(s0)
80003412:	d798                	sw	a4,40(a5)
    else
        WRITE_REG(DMA->ENCLR, Channel);
}
80003414:	a031                	j	80003420 <DMA_ChannelEnableCmd+0x2e>
        WRITE_REG(DMA->ENCLR, Channel);
80003416:	3000c7b7          	lui	a5,0x3000c
8000341a:	fec42703          	lw	a4,-20(s0)
8000341e:	d7d8                	sw	a4,44(a5)
}
80003420:	0001                	nop
80003422:	4472                	lw	s0,28(sp)
80003424:	6105                	addi	sp,sp,32
80003426:	8082                	ret

80003428 <DMA_AltCtrlCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_AltCtrlCmd(uint32_t Channel, FunctionalState State)
{
80003428:	1101                	addi	sp,sp,-32
8000342a:	ce22                	sw	s0,28(sp)
8000342c:	1000                	addi	s0,sp,32
8000342e:	fea42623          	sw	a0,-20(s0)
80003432:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80003436:	fe842703          	lw	a4,-24(s0)
8000343a:	4785                	li	a5,1
8000343c:	00f71863          	bne	a4,a5,8000344c <DMA_AltCtrlCmd+0x24>
        WRITE_REG(DMA->PRIALTSET, Channel);
80003440:	3000c7b7          	lui	a5,0x3000c
80003444:	fec42703          	lw	a4,-20(s0)
80003448:	db98                	sw	a4,48(a5)
    else
        WRITE_REG(DMA->PRIALTCLR, Channel);
}
8000344a:	a031                	j	80003456 <DMA_AltCtrlCmd+0x2e>
        WRITE_REG(DMA->PRIALTCLR, Channel);
8000344c:	3000c7b7          	lui	a5,0x3000c
80003450:	fec42703          	lw	a4,-20(s0)
80003454:	dbd8                	sw	a4,52(a5)
}
80003456:	0001                	nop
80003458:	4472                	lw	s0,28(sp)
8000345a:	6105                	addi	sp,sp,32
8000345c:	8082                	ret

8000345e <DMA_HighPriorityCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_HighPriorityCmd(uint32_t Channel, FunctionalState State)
{
8000345e:	1101                	addi	sp,sp,-32
80003460:	ce22                	sw	s0,28(sp)
80003462:	1000                	addi	s0,sp,32
80003464:	fea42623          	sw	a0,-20(s0)
80003468:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
8000346c:	fe842703          	lw	a4,-24(s0)
80003470:	4785                	li	a5,1
80003472:	00f71863          	bne	a4,a5,80003482 <DMA_HighPriorityCmd+0x24>
        WRITE_REG(DMA->PRIORITYSET, Channel);
80003476:	3000c7b7          	lui	a5,0x3000c
8000347a:	fec42703          	lw	a4,-20(s0)
8000347e:	df98                	sw	a4,56(a5)
    else
        WRITE_REG(DMA->PRIORITYCLR, Channel);
}
80003480:	a031                	j	8000348c <DMA_HighPriorityCmd+0x2e>
        WRITE_REG(DMA->PRIORITYCLR, Channel);
80003482:	3000c7b7          	lui	a5,0x3000c
80003486:	fec42703          	lw	a4,-20(s0)
8000348a:	dfd8                	sw	a4,60(a5)
}
8000348c:	0001                	nop
8000348e:	4472                	lw	s0,28(sp)
80003490:	6105                	addi	sp,sp,32
80003492:	8082                	ret

80003494 <DMA_ChannelDeInit>:
  * @param   ChannelStruct      @ref DMA_Channel_TypeDef,
  *                             
  * @retval  void
  */
void DMA_ChannelDeInit(DMA_Channel_TypeDef* ChannelStruct)
{
80003494:	1101                	addi	sp,sp,-32
80003496:	ce22                	sw	s0,28(sp)
80003498:	1000                	addi	s0,sp,32
8000349a:	fea42623          	sw	a0,-20(s0)
    ChannelStruct->SRC_DATA_END_PTR = 0;
8000349e:	fec42783          	lw	a5,-20(s0)
800034a2:	0007a023          	sw	zero,0(a5) # 3000c000 <STACK_SIZE+0x3000b800>
    ChannelStruct->DST_DATA_END_PTR = 0;
800034a6:	fec42783          	lw	a5,-20(s0)
800034aa:	0007a223          	sw	zero,4(a5)
    ChannelStruct->CHANNEL_CFG = 0;
800034ae:	fec42783          	lw	a5,-20(s0)
800034b2:	0007a423          	sw	zero,8(a5)
}
800034b6:	0001                	nop
800034b8:	4472                	lw	s0,28(sp)
800034ba:	6105                	addi	sp,sp,32
800034bc:	8082                	ret

800034be <DMA_ChannelInit>:
  * @param   ChannelInitStruct      @ref DMA_ChannelInit_TypeDef,
  *                                 
  * @retval  void
  */
void DMA_ChannelInit(DMA_Channel_TypeDef* ChannelStruct, DMA_ChannelInit_TypeDef* ChannelInitStruct)
{
800034be:	1101                	addi	sp,sp,-32
800034c0:	ce22                	sw	s0,28(sp)
800034c2:	1000                	addi	s0,sp,32
800034c4:	fea42623          	sw	a0,-20(s0)
800034c8:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_FUNCTIONAL_STATE(ChannelInitStruct->SrcProtect.Bufferable));
    assert_param(IS_FUNCTIONAL_STATE(ChannelInitStruct->SrcProtect.Cacheable));
    assert_param(IS_FUNCTIONAL_STATE(ChannelInitStruct->SrcProtect.Priveleged));

    /*  */
    ChannelStruct->SRC_DATA_END_PTR = (uint32_t)ChannelInitStruct->SrcDataEndPtr;
800034cc:	fe842783          	lw	a5,-24(s0)
800034d0:	439c                	lw	a5,0(a5)
800034d2:	873e                	mv	a4,a5
800034d4:	fec42783          	lw	a5,-20(s0)
800034d8:	c398                	sw	a4,0(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_SIZE = ChannelInitStruct->SrcDataSize;
800034da:	fe842783          	lw	a5,-24(s0)
800034de:	5b9c                	lw	a5,48(a5)
800034e0:	8b8d                	andi	a5,a5,3
800034e2:	0ff7f713          	zext.b	a4,a5
800034e6:	fec42783          	lw	a5,-20(s0)
800034ea:	8b0d                	andi	a4,a4,3
800034ec:	0746                	slli	a4,a4,0x11
800034ee:	4790                	lw	a2,8(a5)
800034f0:	fffa06b7          	lui	a3,0xfffa0
800034f4:	16fd                	addi	a3,a3,-1 # fff9ffff <__data_source_start+0x7ff9a98f>
800034f6:	8ef1                	and	a3,a3,a2
800034f8:	8f55                	or	a4,a4,a3
800034fa:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_INC = ChannelInitStruct->SrcDataInc;
800034fc:	fe842783          	lw	a5,-24(s0)
80003500:	5f9c                	lw	a5,56(a5)
80003502:	8b8d                	andi	a5,a5,3
80003504:	0ff7f713          	zext.b	a4,a5
80003508:	fec42783          	lw	a5,-20(s0)
8000350c:	8b0d                	andi	a4,a4,3
8000350e:	073e                	slli	a4,a4,0xf
80003510:	4790                	lw	a2,8(a5)
80003512:	76a1                	lui	a3,0xfffe8
80003514:	16fd                	addi	a3,a3,-1 # fffe7fff <__data_source_start+0x7ffe298f>
80003516:	8ef1                	and	a3,a3,a2
80003518:	8f55                	or	a4,a4,a3
8000351a:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_PROT_BUFF = ChannelInitStruct->SrcProtect.Bufferable;
8000351c:	fe842783          	lw	a5,-24(s0)
80003520:	4fdc                	lw	a5,28(a5)
80003522:	8b85                	andi	a5,a5,1
80003524:	0ff7f713          	zext.b	a4,a5
80003528:	fec42783          	lw	a5,-20(s0)
8000352c:	8b05                	andi	a4,a4,1
8000352e:	076e                	slli	a4,a4,0x1b
80003530:	4790                	lw	a2,8(a5)
80003532:	f80006b7          	lui	a3,0xf8000
80003536:	16fd                	addi	a3,a3,-1 # f7ffffff <__data_source_start+0x77ffa98f>
80003538:	8ef1                	and	a3,a3,a2
8000353a:	8f55                	or	a4,a4,a3
8000353c:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_PROT_PRIV = ChannelInitStruct->SrcProtect.Priveleged;
8000353e:	fe842783          	lw	a5,-24(s0)
80003542:	4f9c                	lw	a5,24(a5)
80003544:	8b85                	andi	a5,a5,1
80003546:	0ff7f713          	zext.b	a4,a5
8000354a:	fec42783          	lw	a5,-20(s0)
8000354e:	8b05                	andi	a4,a4,1
80003550:	076a                	slli	a4,a4,0x1a
80003552:	4790                	lw	a2,8(a5)
80003554:	fc0006b7          	lui	a3,0xfc000
80003558:	16fd                	addi	a3,a3,-1 # fbffffff <__data_source_start+0x7bffa98f>
8000355a:	8ef1                	and	a3,a3,a2
8000355c:	8f55                	or	a4,a4,a3
8000355e:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_PROT_CACHE = ChannelInitStruct->SrcProtect.Cacheable;
80003560:	fe842783          	lw	a5,-24(s0)
80003564:	539c                	lw	a5,32(a5)
80003566:	8b85                	andi	a5,a5,1
80003568:	0ff7f713          	zext.b	a4,a5
8000356c:	fec42783          	lw	a5,-20(s0)
80003570:	8b05                	andi	a4,a4,1
80003572:	0772                	slli	a4,a4,0x1c
80003574:	4790                	lw	a2,8(a5)
80003576:	f00006b7          	lui	a3,0xf0000
8000357a:	16fd                	addi	a3,a3,-1 # efffffff <__data_source_start+0x6fffa98f>
8000357c:	8ef1                	and	a3,a3,a2
8000357e:	8f55                	or	a4,a4,a3
80003580:	c798                	sw	a4,8(a5)
    /*  */
    ChannelStruct->DST_DATA_END_PTR = (uint32_t)ChannelInitStruct->DstDataEndPtr;
80003582:	fe842783          	lw	a5,-24(s0)
80003586:	43dc                	lw	a5,4(a5)
80003588:	873e                	mv	a4,a5
8000358a:	fec42783          	lw	a5,-20(s0)
8000358e:	c3d8                	sw	a4,4(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_SIZE = ChannelInitStruct->DstDataSize;
80003590:	fe842783          	lw	a5,-24(s0)
80003594:	5bdc                	lw	a5,52(a5)
80003596:	8b8d                	andi	a5,a5,3
80003598:	0ff7f713          	zext.b	a4,a5
8000359c:	fec42783          	lw	a5,-20(s0)
800035a0:	8b0d                	andi	a4,a4,3
800035a2:	0756                	slli	a4,a4,0x15
800035a4:	4790                	lw	a2,8(a5)
800035a6:	ffa006b7          	lui	a3,0xffa00
800035aa:	16fd                	addi	a3,a3,-1 # ff9fffff <__data_source_start+0x7f9fa98f>
800035ac:	8ef1                	and	a3,a3,a2
800035ae:	8f55                	or	a4,a4,a3
800035b0:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_INC = ChannelInitStruct->DstDataInc;
800035b2:	fe842783          	lw	a5,-24(s0)
800035b6:	5fdc                	lw	a5,60(a5)
800035b8:	8b8d                	andi	a5,a5,3
800035ba:	0ff7f713          	zext.b	a4,a5
800035be:	fec42783          	lw	a5,-20(s0)
800035c2:	8b0d                	andi	a4,a4,3
800035c4:	074e                	slli	a4,a4,0x13
800035c6:	4790                	lw	a2,8(a5)
800035c8:	ffe806b7          	lui	a3,0xffe80
800035cc:	16fd                	addi	a3,a3,-1 # ffe7ffff <__data_source_start+0x7fe7a98f>
800035ce:	8ef1                	and	a3,a3,a2
800035d0:	8f55                	or	a4,a4,a3
800035d2:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_PROT_BUFF = ChannelInitStruct->DstProtect.Bufferable;
800035d4:	fe842783          	lw	a5,-24(s0)
800035d8:	579c                	lw	a5,40(a5)
800035da:	8b85                	andi	a5,a5,1
800035dc:	0ff7f713          	zext.b	a4,a5
800035e0:	fec42783          	lw	a5,-20(s0)
800035e4:	8b05                	andi	a4,a4,1
800035e6:	0762                	slli	a4,a4,0x18
800035e8:	4790                	lw	a2,8(a5)
800035ea:	ff0006b7          	lui	a3,0xff000
800035ee:	16fd                	addi	a3,a3,-1 # feffffff <__data_source_start+0x7effa98f>
800035f0:	8ef1                	and	a3,a3,a2
800035f2:	8f55                	or	a4,a4,a3
800035f4:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_PROT_PRIV = ChannelInitStruct->DstProtect.Priveleged;
800035f6:	fe842783          	lw	a5,-24(s0)
800035fa:	53dc                	lw	a5,36(a5)
800035fc:	8b85                	andi	a5,a5,1
800035fe:	0ff7f713          	zext.b	a4,a5
80003602:	fec42783          	lw	a5,-20(s0)
80003606:	8b05                	andi	a4,a4,1
80003608:	075e                	slli	a4,a4,0x17
8000360a:	4790                	lw	a2,8(a5)
8000360c:	ff8006b7          	lui	a3,0xff800
80003610:	16fd                	addi	a3,a3,-1 # ff7fffff <__data_source_start+0x7f7fa98f>
80003612:	8ef1                	and	a3,a3,a2
80003614:	8f55                	or	a4,a4,a3
80003616:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_PROT_CACHE = ChannelInitStruct->DstProtect.Cacheable;
80003618:	fe842783          	lw	a5,-24(s0)
8000361c:	57dc                	lw	a5,44(a5)
8000361e:	8b85                	andi	a5,a5,1
80003620:	0ff7f713          	zext.b	a4,a5
80003624:	fec42783          	lw	a5,-20(s0)
80003628:	8b05                	andi	a4,a4,1
8000362a:	0766                	slli	a4,a4,0x19
8000362c:	4790                	lw	a2,8(a5)
8000362e:	fe0006b7          	lui	a3,0xfe000
80003632:	16fd                	addi	a3,a3,-1 # fdffffff <__data_source_start+0x7dffa98f>
80003634:	8ef1                	and	a3,a3,a2
80003636:	8f55                	or	a4,a4,a3
80003638:	c798                	sw	a4,8(a5)
    /*  */
    ChannelStruct->CHANNEL_CFG_bit.NEXT_USEBURST = ChannelInitStruct->NextUseburst;
8000363a:	fe842783          	lw	a5,-24(s0)
8000363e:	47dc                	lw	a5,12(a5)
80003640:	8b85                	andi	a5,a5,1
80003642:	0ff7f713          	zext.b	a4,a5
80003646:	fec42783          	lw	a5,-20(s0)
8000364a:	8b05                	andi	a4,a4,1
8000364c:	4794                	lw	a3,8(a5)
8000364e:	9af9                	andi	a3,a3,-2
80003650:	8f55                	or	a4,a4,a3
80003652:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.R_POWER = ChannelInitStruct->ArbitrationRate;
80003654:	fe842783          	lw	a5,-24(s0)
80003658:	4bdc                	lw	a5,20(a5)
8000365a:	8bbd                	andi	a5,a5,15
8000365c:	0ff7f713          	zext.b	a4,a5
80003660:	fec42783          	lw	a5,-20(s0)
80003664:	8b3d                	andi	a4,a4,15
80003666:	0706                	slli	a4,a4,0x1
80003668:	4794                	lw	a3,8(a5)
8000366a:	9a85                	andi	a3,a3,-31
8000366c:	8f55                	or	a4,a4,a3
8000366e:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.N_MINUS_1 = ChannelInitStruct->TransfersTotal - 1;
80003670:	fe842783          	lw	a5,-24(s0)
80003674:	4b9c                	lw	a5,16(a5)
80003676:	07c2                	slli	a5,a5,0x10
80003678:	83c1                	srli	a5,a5,0x10
8000367a:	17fd                	addi	a5,a5,-1
8000367c:	07c2                	slli	a5,a5,0x10
8000367e:	83c1                	srli	a5,a5,0x10
80003680:	3ff7f793          	andi	a5,a5,1023
80003684:	01079713          	slli	a4,a5,0x10
80003688:	8341                	srli	a4,a4,0x10
8000368a:	fec42783          	lw	a5,-20(s0)
8000368e:	3ff77713          	andi	a4,a4,1023
80003692:	0716                	slli	a4,a4,0x5
80003694:	4790                	lw	a2,8(a5)
80003696:	76e1                	lui	a3,0xffff8
80003698:	06fd                	addi	a3,a3,31 # ffff801f <__data_source_start+0x7fff29af>
8000369a:	8ef1                	and	a3,a3,a2
8000369c:	8f55                	or	a4,a4,a3
8000369e:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.CYCLE_CTRL = ChannelInitStruct->Mode;
800036a0:	fe842783          	lw	a5,-24(s0)
800036a4:	479c                	lw	a5,8(a5)
800036a6:	8b9d                	andi	a5,a5,7
800036a8:	0ff7f713          	zext.b	a4,a5
800036ac:	fec42783          	lw	a5,-20(s0)
800036b0:	0776                	slli	a4,a4,0x1d
800036b2:	4790                	lw	a2,8(a5)
800036b4:	200006b7          	lui	a3,0x20000
800036b8:	16fd                	addi	a3,a3,-1 # 1fffffff <STACK_SIZE+0x1ffff7ff>
800036ba:	8ef1                	and	a3,a3,a2
800036bc:	8f55                	or	a4,a4,a3
800036be:	c798                	sw	a4,8(a5)
}
800036c0:	0001                	nop
800036c2:	4472                	lw	s0,28(sp)
800036c4:	6105                	addi	sp,sp,32
800036c6:	8082                	ret

800036c8 <DMA_ChannelStructInit>:
  * @param   ChannelInitStruct      @ref DMA_ChannelInit_TypeDef,
  *                               
  * @retval  void
  */
void DMA_ChannelStructInit(DMA_ChannelInit_TypeDef* ChannelInitStruct)
{
800036c8:	1101                	addi	sp,sp,-32
800036ca:	ce22                	sw	s0,28(sp)
800036cc:	1000                	addi	s0,sp,32
800036ce:	fea42623          	sw	a0,-20(s0)
    /*  */
    ChannelInitStruct->SrcDataEndPtr = (uint32_t*)0x00000000;
800036d2:	fec42783          	lw	a5,-20(s0)
800036d6:	0007a023          	sw	zero,0(a5)
    ChannelInitStruct->SrcDataSize = DMA_DataSize_8;
800036da:	fec42783          	lw	a5,-20(s0)
800036de:	0207a823          	sw	zero,48(a5)
    ChannelInitStruct->SrcDataInc = DMA_DataInc_Disable;
800036e2:	fec42783          	lw	a5,-20(s0)
800036e6:	470d                	li	a4,3
800036e8:	df98                	sw	a4,56(a5)
    ChannelInitStruct->SrcProtect.Bufferable = DISABLE;
800036ea:	fec42783          	lw	a5,-20(s0)
800036ee:	0007ae23          	sw	zero,28(a5)
    ChannelInitStruct->SrcProtect.Priveleged = DISABLE;
800036f2:	fec42783          	lw	a5,-20(s0)
800036f6:	0007ac23          	sw	zero,24(a5)
    ChannelInitStruct->SrcProtect.Cacheable = DISABLE;
800036fa:	fec42783          	lw	a5,-20(s0)
800036fe:	0207a023          	sw	zero,32(a5)
    /*  */
    ChannelInitStruct->DstDataEndPtr = (uint32_t*)0x00000000;
80003702:	fec42783          	lw	a5,-20(s0)
80003706:	0007a223          	sw	zero,4(a5)
    ChannelInitStruct->DstDataSize = DMA_DataSize_8;
8000370a:	fec42783          	lw	a5,-20(s0)
8000370e:	0207aa23          	sw	zero,52(a5)
    ChannelInitStruct->DstDataInc = DMA_DataInc_Disable;
80003712:	fec42783          	lw	a5,-20(s0)
80003716:	470d                	li	a4,3
80003718:	dfd8                	sw	a4,60(a5)
    ChannelInitStruct->DstProtect.Bufferable = DISABLE;
8000371a:	fec42783          	lw	a5,-20(s0)
8000371e:	0207a423          	sw	zero,40(a5)
    ChannelInitStruct->DstProtect.Priveleged = DISABLE;
80003722:	fec42783          	lw	a5,-20(s0)
80003726:	0207a223          	sw	zero,36(a5)
    ChannelInitStruct->DstProtect.Cacheable = DISABLE;
8000372a:	fec42783          	lw	a5,-20(s0)
8000372e:	0207a623          	sw	zero,44(a5)
    /*  */
    ChannelInitStruct->NextUseburst = DISABLE;
80003732:	fec42783          	lw	a5,-20(s0)
80003736:	0007a623          	sw	zero,12(a5)
    ChannelInitStruct->ArbitrationRate = DMA_ArbitrationRate_1;
8000373a:	fec42783          	lw	a5,-20(s0)
8000373e:	0007aa23          	sw	zero,20(a5)
    ChannelInitStruct->TransfersTotal = 1;
80003742:	fec42783          	lw	a5,-20(s0)
80003746:	4705                	li	a4,1
80003748:	cb98                	sw	a4,16(a5)
    ChannelInitStruct->Mode = DMA_Mode_Disable;
8000374a:	fec42783          	lw	a5,-20(s0)
8000374e:	0007a423          	sw	zero,8(a5)
}
80003752:	0001                	nop
80003754:	4472                	lw	s0,28(sp)
80003756:	6105                	addi	sp,sp,32
80003758:	8082                	ret

8000375a <DMA_DeInit>:
/**
  * @brief     DMA
  * @retval  void
  */
void DMA_DeInit()
{
8000375a:	1141                	addi	sp,sp,-16
8000375c:	c622                	sw	s0,12(sp)
8000375e:	0800                	addi	s0,sp,16
    CLEAR_REG(DMA->CFG);
80003760:	3000c7b7          	lui	a5,0x3000c
80003764:	0007a223          	sw	zero,4(a5) # 3000c004 <STACK_SIZE+0x3000b804>
    CLEAR_REG(DMA->BASEPTR);
80003768:	3000c7b7          	lui	a5,0x3000c
8000376c:	0007a423          	sw	zero,8(a5) # 3000c008 <STACK_SIZE+0x3000b808>
    WRITE_REG(DMA->ENCLR, DMA_Channel_All);
80003770:	3000c7b7          	lui	a5,0x3000c
80003774:	01000737          	lui	a4,0x1000
80003778:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
8000377a:	d7d8                	sw	a4,44(a5)
    WRITE_REG(DMA->PRIORITYCLR, DMA_Channel_All);
8000377c:	3000c7b7          	lui	a5,0x3000c
80003780:	01000737          	lui	a4,0x1000
80003784:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80003786:	dfd8                	sw	a4,60(a5)
    WRITE_REG(DMA->PRIALTCLR, DMA_Channel_All);
80003788:	3000c7b7          	lui	a5,0x3000c
8000378c:	01000737          	lui	a4,0x1000
80003790:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80003792:	dbd8                	sw	a4,52(a5)
    WRITE_REG(DMA->REQMASKCLR, DMA_Channel_All);
80003794:	3000c7b7          	lui	a5,0x3000c
80003798:	01000737          	lui	a4,0x1000
8000379c:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
8000379e:	d3d8                	sw	a4,36(a5)
    WRITE_REG(DMA->USEBURSTCLR, DMA_Channel_All);
800037a0:	3000c7b7          	lui	a5,0x3000c
800037a4:	01000737          	lui	a4,0x1000
800037a8:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
800037aa:	cfd8                	sw	a4,28(a5)
}
800037ac:	0001                	nop
800037ae:	4432                	lw	s0,12(sp)
800037b0:	0141                	addi	sp,sp,16
800037b2:	8082                	ret

800037b4 <DMA_Init>:
  * @param   InitStruct      @ref DMA_Init_TypeDef,
  *                         
  * @retval  void
  */
void DMA_Init(DMA_Init_TypeDef* InitStruct)
{
800037b4:	1101                	addi	sp,sp,-32
800037b6:	ce06                	sw	ra,28(sp)
800037b8:	cc22                	sw	s0,24(sp)
800037ba:	1000                	addi	s0,sp,32
800037bc:	fea42623          	sw	a0,-20(s0)
    DMA_ProtectConfig(&(InitStruct->CtrlProtect));
800037c0:	fec42783          	lw	a5,-20(s0)
800037c4:	0791                	addi	a5,a5,4 # 3000c004 <STACK_SIZE+0x3000b804>
800037c6:	853e                	mv	a0,a5
800037c8:	3641                	jal	80003348 <DMA_ProtectConfig>
    DMA_UseBurstCmd(InitStruct->Channel, InitStruct->UseBurst);
800037ca:	fec42783          	lw	a5,-20(s0)
800037ce:	4398                	lw	a4,0(a5)
800037d0:	fec42783          	lw	a5,-20(s0)
800037d4:	4b9c                	lw	a5,16(a5)
800037d6:	85be                	mv	a1,a5
800037d8:	853a                	mv	a0,a4
800037da:	3675                	jal	80003386 <DMA_UseBurstCmd>
    DMA_AltCtrlCmd(InitStruct->Channel, InitStruct->AltCtrl);
800037dc:	fec42783          	lw	a5,-20(s0)
800037e0:	4398                	lw	a4,0(a5)
800037e2:	fec42783          	lw	a5,-20(s0)
800037e6:	4f9c                	lw	a5,24(a5)
800037e8:	85be                	mv	a1,a5
800037ea:	853a                	mv	a0,a4
800037ec:	3935                	jal	80003428 <DMA_AltCtrlCmd>
    DMA_HighPriorityCmd(InitStruct->Channel, InitStruct->HighPriority);
800037ee:	fec42783          	lw	a5,-20(s0)
800037f2:	4398                	lw	a4,0(a5)
800037f4:	fec42783          	lw	a5,-20(s0)
800037f8:	4fdc                	lw	a5,28(a5)
800037fa:	85be                	mv	a1,a5
800037fc:	853a                	mv	a0,a4
800037fe:	3185                	jal	8000345e <DMA_HighPriorityCmd>
    DMA_ReqMaskCmd(InitStruct->Channel, InitStruct->ReqMask);
80003800:	fec42783          	lw	a5,-20(s0)
80003804:	4398                	lw	a4,0(a5)
80003806:	fec42783          	lw	a5,-20(s0)
8000380a:	4bdc                	lw	a5,20(a5)
8000380c:	85be                	mv	a1,a5
8000380e:	853a                	mv	a0,a4
80003810:	3675                	jal	800033bc <DMA_ReqMaskCmd>
    DMA_ChannelEnableCmd(InitStruct->Channel, InitStruct->ChannelEnable);
80003812:	fec42783          	lw	a5,-20(s0)
80003816:	4398                	lw	a4,0(a5)
80003818:	fec42783          	lw	a5,-20(s0)
8000381c:	539c                	lw	a5,32(a5)
8000381e:	85be                	mv	a1,a5
80003820:	853a                	mv	a0,a4
80003822:	3ec1                	jal	800033f2 <DMA_ChannelEnableCmd>
}
80003824:	0001                	nop
80003826:	40f2                	lw	ra,28(sp)
80003828:	4462                	lw	s0,24(sp)
8000382a:	6105                	addi	sp,sp,32
8000382c:	8082                	ret

8000382e <DMA_StructInit>:
  * @param   InitStruct      @ref DMA_Init_TypeDef,
  *                        
  * @retval  void
  */
void DMA_StructInit(DMA_Init_TypeDef* InitStruct)
{
8000382e:	1101                	addi	sp,sp,-32
80003830:	ce22                	sw	s0,28(sp)
80003832:	1000                	addi	s0,sp,32
80003834:	fea42623          	sw	a0,-20(s0)
    InitStruct->Channel = DMA_Channel_All;
80003838:	fec42783          	lw	a5,-20(s0)
8000383c:	01000737          	lui	a4,0x1000
80003840:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80003842:	c398                	sw	a4,0(a5)
    InitStruct->ChannelEnable = DISABLE;
80003844:	fec42783          	lw	a5,-20(s0)
80003848:	0207a023          	sw	zero,32(a5)
    InitStruct->HighPriority = DISABLE;
8000384c:	fec42783          	lw	a5,-20(s0)
80003850:	0007ae23          	sw	zero,28(a5)
    InitStruct->AltCtrl = DISABLE;
80003854:	fec42783          	lw	a5,-20(s0)
80003858:	0007ac23          	sw	zero,24(a5)
    InitStruct->ReqMask = DISABLE;
8000385c:	fec42783          	lw	a5,-20(s0)
80003860:	0007aa23          	sw	zero,20(a5)
    InitStruct->UseBurst = DISABLE;
80003864:	fec42783          	lw	a5,-20(s0)
80003868:	0007a823          	sw	zero,16(a5)
    InitStruct->CtrlProtect.Bufferable = DISABLE;
8000386c:	fec42783          	lw	a5,-20(s0)
80003870:	0007a423          	sw	zero,8(a5)
    InitStruct->CtrlProtect.Cacheable = DISABLE;
80003874:	fec42783          	lw	a5,-20(s0)
80003878:	0007a623          	sw	zero,12(a5)
    InitStruct->CtrlProtect.Priveleged = DISABLE;
8000387c:	fec42783          	lw	a5,-20(s0)
80003880:	0007a223          	sw	zero,4(a5)
}
80003884:	0001                	nop
80003886:	4472                	lw	s0,28(sp)
80003888:	6105                	addi	sp,sp,32
8000388a:	8082                	ret

8000388c <RCU_AHBRstCmd>:
{
8000388c:	1101                	addi	sp,sp,-32
8000388e:	ce22                	sw	s0,28(sp)
80003890:	1000                	addi	s0,sp,32
80003892:	fea42623          	sw	a0,-20(s0)
80003896:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
8000389a:	3000e7b7          	lui	a5,0x3000e
8000389e:	4b98                	lw	a4,16(a5)
800038a0:	fec42783          	lw	a5,-20(s0)
800038a4:	fff7c793          	not	a5,a5
800038a8:	00f776b3          	and	a3,a4,a5
800038ac:	fe842783          	lw	a5,-24(s0)
800038b0:	c781                	beqz	a5,800038b8 <RCU_AHBRstCmd+0x2c>
800038b2:	fec42783          	lw	a5,-20(s0)
800038b6:	a011                	j	800038ba <RCU_AHBRstCmd+0x2e>
800038b8:	4781                	li	a5,0
800038ba:	3000e737          	lui	a4,0x3000e
800038be:	8fd5                	or	a5,a5,a3
800038c0:	cb1c                	sw	a5,16(a4)
}
800038c2:	0001                	nop
800038c4:	4472                	lw	s0,28(sp)
800038c6:	6105                	addi	sp,sp,32
800038c8:	8082                	ret

800038ca <GPIO_OutCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_OutCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
800038ca:	1101                	addi	sp,sp,-32
800038cc:	ce22                	sw	s0,28(sp)
800038ce:	1000                	addi	s0,sp,32
800038d0:	fea42623          	sw	a0,-20(s0)
800038d4:	feb42423          	sw	a1,-24(s0)
800038d8:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
800038dc:	fe442703          	lw	a4,-28(s0)
800038e0:	4785                	li	a5,1
800038e2:	00f71863          	bne	a4,a5,800038f2 <GPIO_OutCmd+0x28>
        WRITE_REG(GPIOx->OUTENSET, Pin);
800038e6:	fec42783          	lw	a5,-20(s0)
800038ea:	fe842703          	lw	a4,-24(s0)
800038ee:	d7d8                	sw	a4,44(a5)
    else
        WRITE_REG(GPIOx->OUTENCLR, Pin);
}
800038f0:	a031                	j	800038fc <GPIO_OutCmd+0x32>
        WRITE_REG(GPIOx->OUTENCLR, Pin);
800038f2:	fec42783          	lw	a5,-20(s0)
800038f6:	fe842703          	lw	a4,-24(s0)
800038fa:	db98                	sw	a4,48(a5)
}
800038fc:	0001                	nop
800038fe:	4472                	lw	s0,28(sp)
80003900:	6105                	addi	sp,sp,32
80003902:	8082                	ret

80003904 <GPIO_AltFuncCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_AltFuncCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
80003904:	1101                	addi	sp,sp,-32
80003906:	ce22                	sw	s0,28(sp)
80003908:	1000                	addi	s0,sp,32
8000390a:	fea42623          	sw	a0,-20(s0)
8000390e:	feb42423          	sw	a1,-24(s0)
80003912:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80003916:	fe442703          	lw	a4,-28(s0)
8000391a:	4785                	li	a5,1
8000391c:	00f71863          	bne	a4,a5,8000392c <GPIO_AltFuncCmd+0x28>
        WRITE_REG(GPIOx->ALTFUNCSET, Pin);
80003920:	fec42783          	lw	a5,-20(s0)
80003924:	fe842703          	lw	a4,-24(s0)
80003928:	dbd8                	sw	a4,52(a5)
    else
        WRITE_REG(GPIOx->ALTFUNCCLR, Pin);
}
8000392a:	a031                	j	80003936 <GPIO_AltFuncCmd+0x32>
        WRITE_REG(GPIOx->ALTFUNCCLR, Pin);
8000392c:	fec42783          	lw	a5,-20(s0)
80003930:	fe842703          	lw	a4,-24(s0)
80003934:	df98                	sw	a4,56(a5)
}
80003936:	0001                	nop
80003938:	4472                	lw	s0,28(sp)
8000393a:	6105                	addi	sp,sp,32
8000393c:	8082                	ret

8000393e <modeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   Val    (2- )
  * @retval  void
  */
static void modeConfig(volatile uint32_t* Reg, uint32_t Pin, uint32_t Val)
{
8000393e:	7179                	addi	sp,sp,-48
80003940:	d622                	sw	s0,44(sp)
80003942:	1800                	addi	s0,sp,48
80003944:	fca42e23          	sw	a0,-36(s0)
80003948:	fcb42c23          	sw	a1,-40(s0)
8000394c:	fcc42a23          	sw	a2,-44(s0)
    uint32_t reg_temp = *Reg;
80003950:	fdc42783          	lw	a5,-36(s0)
80003954:	439c                	lw	a5,0(a5)
80003956:	fef42623          	sw	a5,-20(s0)

    for (uint32_t i = 0; i < 16; i++) {
8000395a:	fe042423          	sw	zero,-24(s0)
8000395e:	a889                	j	800039b0 <modeConfig+0x72>
        if (Pin & (1 << i)) {
80003960:	fe842783          	lw	a5,-24(s0)
80003964:	4705                	li	a4,1
80003966:	00f717b3          	sll	a5,a4,a5
8000396a:	873e                	mv	a4,a5
8000396c:	fd842783          	lw	a5,-40(s0)
80003970:	8ff9                	and	a5,a5,a4
80003972:	cb95                	beqz	a5,800039a6 <modeConfig+0x68>
            reg_temp &= ~(0x3UL << i * 0x2UL);
80003974:	fe842783          	lw	a5,-24(s0)
80003978:	0786                	slli	a5,a5,0x1
8000397a:	470d                	li	a4,3
8000397c:	00f717b3          	sll	a5,a4,a5
80003980:	fff7c793          	not	a5,a5
80003984:	fec42703          	lw	a4,-20(s0)
80003988:	8ff9                	and	a5,a5,a4
8000398a:	fef42623          	sw	a5,-20(s0)
            reg_temp |= Val << i * 0x2UL;
8000398e:	fe842783          	lw	a5,-24(s0)
80003992:	0786                	slli	a5,a5,0x1
80003994:	fd442703          	lw	a4,-44(s0)
80003998:	00f717b3          	sll	a5,a4,a5
8000399c:	fec42703          	lw	a4,-20(s0)
800039a0:	8fd9                	or	a5,a5,a4
800039a2:	fef42623          	sw	a5,-20(s0)
    for (uint32_t i = 0; i < 16; i++) {
800039a6:	fe842783          	lw	a5,-24(s0)
800039aa:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
800039ac:	fef42423          	sw	a5,-24(s0)
800039b0:	fe842703          	lw	a4,-24(s0)
800039b4:	47bd                	li	a5,15
800039b6:	fae7f5e3          	bgeu	a5,a4,80003960 <modeConfig+0x22>
        }
    }

    WRITE_REG(*Reg, reg_temp);
800039ba:	fdc42783          	lw	a5,-36(s0)
800039be:	fec42703          	lw	a4,-20(s0)
800039c2:	c398                	sw	a4,0(a5)
}
800039c4:	0001                	nop
800039c6:	5432                	lw	s0,44(sp)
800039c8:	6145                	addi	sp,sp,48
800039ca:	8082                	ret

800039cc <GPIO_OutModeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   OutMode   
  * @retval  void
  */
void GPIO_OutModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_OutMode_TypeDef OutMode)
{
800039cc:	1101                	addi	sp,sp,-32
800039ce:	ce06                	sw	ra,28(sp)
800039d0:	cc22                	sw	s0,24(sp)
800039d2:	1000                	addi	s0,sp,32
800039d4:	fea42623          	sw	a0,-20(s0)
800039d8:	feb42423          	sw	a1,-24(s0)
800039dc:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_OUT_MODE(OutMode));

    modeConfig(&(GPIOx->OUTMODE), Pin, (uint32_t)OutMode);
800039e0:	fec42783          	lw	a5,-20(s0)
800039e4:	02478793          	addi	a5,a5,36
800039e8:	fe442603          	lw	a2,-28(s0)
800039ec:	fe842583          	lw	a1,-24(s0)
800039f0:	853e                	mv	a0,a5
800039f2:	37b1                	jal	8000393e <modeConfig>
}
800039f4:	0001                	nop
800039f6:	40f2                	lw	ra,28(sp)
800039f8:	4462                	lw	s0,24(sp)
800039fa:	6105                	addi	sp,sp,32
800039fc:	8082                	ret

800039fe <GPIO_InModeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   InMode   
  * @retval  void
  */
void GPIO_InModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_InMode_TypeDef InMode)
{
800039fe:	1101                	addi	sp,sp,-32
80003a00:	ce06                	sw	ra,28(sp)
80003a02:	cc22                	sw	s0,24(sp)
80003a04:	1000                	addi	s0,sp,32
80003a06:	fea42623          	sw	a0,-20(s0)
80003a0a:	feb42423          	sw	a1,-24(s0)
80003a0e:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_IN_MODE(InMode));

    modeConfig(&(GPIOx->INMODE), Pin, (uint32_t)InMode);
80003a12:	fec42783          	lw	a5,-20(s0)
80003a16:	07f1                	addi	a5,a5,28
80003a18:	fe442603          	lw	a2,-28(s0)
80003a1c:	fe842583          	lw	a1,-24(s0)
80003a20:	853e                	mv	a0,a5
80003a22:	3f31                	jal	8000393e <modeConfig>
}
80003a24:	0001                	nop
80003a26:	40f2                	lw	ra,28(sp)
80003a28:	4462                	lw	s0,24(sp)
80003a2a:	6105                	addi	sp,sp,32
80003a2c:	8082                	ret

80003a2e <GPIO_PullModeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   PullMode   
  * @retval  void
  */
void GPIO_PullModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_PullMode_TypeDef PullMode)
{
80003a2e:	1101                	addi	sp,sp,-32
80003a30:	ce06                	sw	ra,28(sp)
80003a32:	cc22                	sw	s0,24(sp)
80003a34:	1000                	addi	s0,sp,32
80003a36:	fea42623          	sw	a0,-20(s0)
80003a3a:	feb42423          	sw	a1,-24(s0)
80003a3e:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_PULL_MODE(PullMode));

    modeConfig(&(GPIOx->PULLMODE), Pin, (uint32_t)PullMode);
80003a42:	fec42783          	lw	a5,-20(s0)
80003a46:	02078793          	addi	a5,a5,32
80003a4a:	fe442603          	lw	a2,-28(s0)
80003a4e:	fe842583          	lw	a1,-24(s0)
80003a52:	853e                	mv	a0,a5
80003a54:	35ed                	jal	8000393e <modeConfig>
}
80003a56:	0001                	nop
80003a58:	40f2                	lw	ra,28(sp)
80003a5a:	4462                	lw	s0,24(sp)
80003a5c:	6105                	addi	sp,sp,32
80003a5e:	8082                	ret

80003a60 <GPIO_AltFuncNumConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   AltFuncNum   
  * @retval  void
  */
void GPIO_AltFuncNumConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_AltFuncNum_TypeDef AltFuncNum)
{
80003a60:	7179                	addi	sp,sp,-48
80003a62:	d622                	sw	s0,44(sp)
80003a64:	1800                	addi	s0,sp,48
80003a66:	fca42e23          	sw	a0,-36(s0)
80003a6a:	fcb42c23          	sw	a1,-40(s0)
80003a6e:	fcc42a23          	sw	a2,-44(s0)
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_ALT_FUNC_NUM(AltFuncNum));

    uint32_t temp;

    temp = GPIOx->ALTFUNCNUM;
80003a72:	fdc42783          	lw	a5,-36(s0)
80003a76:	5fdc                	lw	a5,60(a5)
80003a78:	fef42623          	sw	a5,-20(s0)

    for (uint32_t i = 0; i < 16; i++) {
80003a7c:	fe042423          	sw	zero,-24(s0)
80003a80:	a889                	j	80003ad2 <GPIO_AltFuncNumConfig+0x72>
    	if (Pin & (1 << i))
80003a82:	fe842783          	lw	a5,-24(s0)
80003a86:	4705                	li	a4,1
80003a88:	00f717b3          	sll	a5,a4,a5
80003a8c:	873e                	mv	a4,a5
80003a8e:	fd842783          	lw	a5,-40(s0)
80003a92:	8ff9                	and	a5,a5,a4
80003a94:	cb95                	beqz	a5,80003ac8 <GPIO_AltFuncNumConfig+0x68>
    	{
    		temp &= ~(0x3UL << i * 0x2UL);
80003a96:	fe842783          	lw	a5,-24(s0)
80003a9a:	0786                	slli	a5,a5,0x1
80003a9c:	470d                	li	a4,3
80003a9e:	00f717b3          	sll	a5,a4,a5
80003aa2:	fff7c793          	not	a5,a5
80003aa6:	fec42703          	lw	a4,-20(s0)
80003aaa:	8ff9                	and	a5,a5,a4
80003aac:	fef42623          	sw	a5,-20(s0)
    		temp |= (uint32_t)AltFuncNum << i * 0x2UL;
80003ab0:	fe842783          	lw	a5,-24(s0)
80003ab4:	0786                	slli	a5,a5,0x1
80003ab6:	fd442703          	lw	a4,-44(s0)
80003aba:	00f717b3          	sll	a5,a4,a5
80003abe:	fec42703          	lw	a4,-20(s0)
80003ac2:	8fd9                	or	a5,a5,a4
80003ac4:	fef42623          	sw	a5,-20(s0)
    for (uint32_t i = 0; i < 16; i++) {
80003ac8:	fe842783          	lw	a5,-24(s0)
80003acc:	0785                	addi	a5,a5,1
80003ace:	fef42423          	sw	a5,-24(s0)
80003ad2:	fe842703          	lw	a4,-24(s0)
80003ad6:	47bd                	li	a5,15
80003ad8:	fae7f5e3          	bgeu	a5,a4,80003a82 <GPIO_AltFuncNumConfig+0x22>
//                temp1 |= (uint32_t)AltFuncNum << (i - 8) * 0x4UL;
//            }
//        }
    }

    GPIOx->ALTFUNCNUM = temp;
80003adc:	fdc42783          	lw	a5,-36(s0)
80003ae0:	fec42703          	lw	a4,-20(s0)
80003ae4:	dfd8                	sw	a4,60(a5)
}
80003ae6:	0001                	nop
80003ae8:	5432                	lw	s0,44(sp)
80003aea:	6145                	addi	sp,sp,48
80003aec:	8082                	ret

80003aee <GPIO_DeInit>:
  * @brief       GPIOx   
  * @param   GPIOx   ,  x=A|B|C
  * @retval  void
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
80003aee:	7179                	addi	sp,sp,-48
80003af0:	d606                	sw	ra,44(sp)
80003af2:	d422                	sw	s0,40(sp)
80003af4:	1800                	addi	s0,sp,48
80003af6:	fca42e23          	sw	a0,-36(s0)
    uint32_t GPIO_rst;

    assert_param(IS_GPIO_PERIPH(GPIOx));

    if (GPIOx == GPIOA)
80003afa:	fdc42703          	lw	a4,-36(s0)
80003afe:	280007b7          	lui	a5,0x28000
80003b02:	00f71763          	bne	a4,a5,80003b10 <GPIO_DeInit+0x22>
        GPIO_rst = RCU_AHBRst_GPIOA;
80003b06:	10000793          	li	a5,256
80003b0a:	fef42623          	sw	a5,-20(s0)
80003b0e:	a035                	j	80003b3a <GPIO_DeInit+0x4c>
    else if (GPIOx == GPIOB)
80003b10:	fdc42703          	lw	a4,-36(s0)
80003b14:	280017b7          	lui	a5,0x28001
80003b18:	00f71763          	bne	a4,a5,80003b26 <GPIO_DeInit+0x38>
        GPIO_rst = RCU_AHBRst_GPIOB;
80003b1c:	20000793          	li	a5,512
80003b20:	fef42623          	sw	a5,-20(s0)
80003b24:	a819                	j	80003b3a <GPIO_DeInit+0x4c>
    else  if (GPIOx == GPIOC)
80003b26:	fdc42703          	lw	a4,-36(s0)
80003b2a:	280027b7          	lui	a5,0x28002
80003b2e:	00f71663          	bne	a4,a5,80003b3a <GPIO_DeInit+0x4c>
        GPIO_rst = RCU_AHBRst_GPIOC;
80003b32:	40000793          	li	a5,1024
80003b36:	fef42623          	sw	a5,-20(s0)

    RCU_AHBRstCmd(GPIO_rst, DISABLE);
80003b3a:	4581                	li	a1,0
80003b3c:	fec42503          	lw	a0,-20(s0)
80003b40:	33b1                	jal	8000388c <RCU_AHBRstCmd>
    RCU_AHBRstCmd(GPIO_rst, ENABLE);
80003b42:	4585                	li	a1,1
80003b44:	fec42503          	lw	a0,-20(s0)
80003b48:	3391                	jal	8000388c <RCU_AHBRstCmd>
}
80003b4a:	0001                	nop
80003b4c:	50b2                	lw	ra,44(sp)
80003b4e:	5422                	lw	s0,40(sp)
80003b50:	6145                	addi	sp,sp,48
80003b52:	8082                	ret

80003b54 <GPIO_Init>:
  * @param   InitStruct      @ref GPIO_Init_TypeDef,
  *                         
  * @retval  void
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_Init_TypeDef* InitStruct)
{
80003b54:	1101                	addi	sp,sp,-32
80003b56:	ce06                	sw	ra,28(sp)
80003b58:	cc22                	sw	s0,24(sp)
80003b5a:	1000                	addi	s0,sp,32
80003b5c:	fea42623          	sw	a0,-20(s0)
80003b60:	feb42423          	sw	a1,-24(s0)
    GPIO_OutCmd(GPIOx, InitStruct->Pin, InitStruct->Out);
80003b64:	fe842783          	lw	a5,-24(s0)
80003b68:	4398                	lw	a4,0(a5)
80003b6a:	fe842783          	lw	a5,-24(s0)
80003b6e:	43dc                	lw	a5,4(a5)
80003b70:	863e                	mv	a2,a5
80003b72:	85ba                	mv	a1,a4
80003b74:	fec42503          	lw	a0,-20(s0)
80003b78:	3b89                	jal	800038ca <GPIO_OutCmd>
    GPIO_AltFuncNumConfig(GPIOx, InitStruct->Pin, InitStruct->AltFuncNum);
80003b7a:	fe842783          	lw	a5,-24(s0)
80003b7e:	4398                	lw	a4,0(a5)
80003b80:	fe842783          	lw	a5,-24(s0)
80003b84:	47dc                	lw	a5,12(a5)
80003b86:	863e                	mv	a2,a5
80003b88:	85ba                	mv	a1,a4
80003b8a:	fec42503          	lw	a0,-20(s0)
80003b8e:	3dc9                	jal	80003a60 <GPIO_AltFuncNumConfig>
    GPIO_AltFuncCmd(GPIOx, InitStruct->Pin, InitStruct->AltFunc);
80003b90:	fe842783          	lw	a5,-24(s0)
80003b94:	4398                	lw	a4,0(a5)
80003b96:	fe842783          	lw	a5,-24(s0)
80003b9a:	479c                	lw	a5,8(a5)
80003b9c:	863e                	mv	a2,a5
80003b9e:	85ba                	mv	a1,a4
80003ba0:	fec42503          	lw	a0,-20(s0)
80003ba4:	3385                	jal	80003904 <GPIO_AltFuncCmd>
    GPIO_OutModeConfig(GPIOx, InitStruct->Pin, InitStruct->OutMode);
80003ba6:	fe842783          	lw	a5,-24(s0)
80003baa:	4398                	lw	a4,0(a5)
80003bac:	fe842783          	lw	a5,-24(s0)
80003bb0:	4bdc                	lw	a5,20(a5)
80003bb2:	863e                	mv	a2,a5
80003bb4:	85ba                	mv	a1,a4
80003bb6:	fec42503          	lw	a0,-20(s0)
80003bba:	3d09                	jal	800039cc <GPIO_OutModeConfig>
    GPIO_InModeConfig(GPIOx, InitStruct->Pin, InitStruct->InMode);
80003bbc:	fe842783          	lw	a5,-24(s0)
80003bc0:	4398                	lw	a4,0(a5)
80003bc2:	fe842783          	lw	a5,-24(s0)
80003bc6:	4f9c                	lw	a5,24(a5)
80003bc8:	863e                	mv	a2,a5
80003bca:	85ba                	mv	a1,a4
80003bcc:	fec42503          	lw	a0,-20(s0)
80003bd0:	353d                	jal	800039fe <GPIO_InModeConfig>
    GPIO_PullModeConfig(GPIOx, InitStruct->Pin, InitStruct->PullMode);
80003bd2:	fe842783          	lw	a5,-24(s0)
80003bd6:	4398                	lw	a4,0(a5)
80003bd8:	fe842783          	lw	a5,-24(s0)
80003bdc:	4fdc                	lw	a5,28(a5)
80003bde:	863e                	mv	a2,a5
80003be0:	85ba                	mv	a1,a4
80003be2:	fec42503          	lw	a0,-20(s0)
80003be6:	35a1                	jal	80003a2e <GPIO_PullModeConfig>
    //GPIO_DigitalCmd(GPIOx, InitStruct->Pin, InitStruct->Digital);
}
80003be8:	0001                	nop
80003bea:	40f2                	lw	ra,28(sp)
80003bec:	4462                	lw	s0,24(sp)
80003bee:	6105                	addi	sp,sp,32
80003bf0:	8082                	ret

80003bf2 <GPIO_StructInit>:
  * @param   InitStruct      @ref GPIO_Init_TypeDef,
  *                        
  * @retval  void
  */
void GPIO_StructInit(GPIO_Init_TypeDef* InitStruct)
{
80003bf2:	1101                	addi	sp,sp,-32
80003bf4:	ce22                	sw	s0,28(sp)
80003bf6:	1000                	addi	s0,sp,32
80003bf8:	fea42623          	sw	a0,-20(s0)
    InitStruct->Pin = GPIO_Pin_All;
80003bfc:	fec42783          	lw	a5,-20(s0)
80003c00:	6741                	lui	a4,0x10
80003c02:	177d                	addi	a4,a4,-1 # ffff <STACK_SIZE+0xf7ff>
80003c04:	c398                	sw	a4,0(a5)
    InitStruct->Out = DISABLE;
80003c06:	fec42783          	lw	a5,-20(s0)
80003c0a:	0007a223          	sw	zero,4(a5) # 28002004 <STACK_SIZE+0x28001804>
    InitStruct->AltFuncNum = GPIO_AltFuncNum_None;
80003c0e:	fec42783          	lw	a5,-20(s0)
80003c12:	0007a623          	sw	zero,12(a5)
    InitStruct->AltFunc = DISABLE;
80003c16:	fec42783          	lw	a5,-20(s0)
80003c1a:	0007a423          	sw	zero,8(a5)
    InitStruct->OutMode = GPIO_OutMode_PP;
80003c1e:	fec42783          	lw	a5,-20(s0)
80003c22:	0007aa23          	sw	zero,20(a5)
    InitStruct->InMode = GPIO_InMode_Schmitt;
80003c26:	fec42783          	lw	a5,-20(s0)
80003c2a:	0007ac23          	sw	zero,24(a5)
    InitStruct->PullMode = GPIO_PullMode_Disable;
80003c2e:	fec42783          	lw	a5,-20(s0)
80003c32:	0007ae23          	sw	zero,28(a5)
    InitStruct->Digital = DISABLE;
80003c36:	fec42783          	lw	a5,-20(s0)
80003c3a:	0007a823          	sw	zero,16(a5)
}
80003c3e:	0001                	nop
80003c40:	4472                	lw	s0,28(sp)
80003c42:	6105                	addi	sp,sp,32
80003c44:	8082                	ret

80003c46 <RCU_AHBClkCmd>:
{
80003c46:	1101                	addi	sp,sp,-32
80003c48:	ce22                	sw	s0,28(sp)
80003c4a:	1000                	addi	s0,sp,32
80003c4c:	fea42623          	sw	a0,-20(s0)
80003c50:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->CGCFGAHB, AHBClk, State ? AHBClk : 0);
80003c54:	3000e7b7          	lui	a5,0x3000e
80003c58:	4398                	lw	a4,0(a5)
80003c5a:	fec42783          	lw	a5,-20(s0)
80003c5e:	fff7c793          	not	a5,a5
80003c62:	00f776b3          	and	a3,a4,a5
80003c66:	fe842783          	lw	a5,-24(s0)
80003c6a:	c781                	beqz	a5,80003c72 <RCU_AHBClkCmd+0x2c>
80003c6c:	fec42783          	lw	a5,-20(s0)
80003c70:	a011                	j	80003c74 <RCU_AHBClkCmd+0x2e>
80003c72:	4781                	li	a5,0
80003c74:	3000e737          	lui	a4,0x3000e
80003c78:	8fd5                	or	a5,a5,a3
80003c7a:	c31c                	sw	a5,0(a4)
}
80003c7c:	0001                	nop
80003c7e:	4472                	lw	s0,28(sp)
80003c80:	6105                	addi	sp,sp,32
80003c82:	8082                	ret

80003c84 <RCU_AHBRstCmd>:
{
80003c84:	1101                	addi	sp,sp,-32
80003c86:	ce22                	sw	s0,28(sp)
80003c88:	1000                	addi	s0,sp,32
80003c8a:	fea42623          	sw	a0,-20(s0)
80003c8e:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
80003c92:	3000e7b7          	lui	a5,0x3000e
80003c96:	4b98                	lw	a4,16(a5)
80003c98:	fec42783          	lw	a5,-20(s0)
80003c9c:	fff7c793          	not	a5,a5
80003ca0:	00f776b3          	and	a3,a4,a5
80003ca4:	fe842783          	lw	a5,-24(s0)
80003ca8:	c781                	beqz	a5,80003cb0 <RCU_AHBRstCmd+0x2c>
80003caa:	fec42783          	lw	a5,-20(s0)
80003cae:	a011                	j	80003cb2 <RCU_AHBRstCmd+0x2e>
80003cb0:	4781                	li	a5,0
80003cb2:	3000e737          	lui	a4,0x3000e
80003cb6:	8fd5                	or	a5,a5,a3
80003cb8:	cb1c                	sw	a5,16(a4)
}
80003cba:	0001                	nop
80003cbc:	4472                	lw	s0,28(sp)
80003cbe:	6105                	addi	sp,sp,32
80003cc0:	8082                	ret

80003cc2 <HASH_InitCmd>:
  * @brief    -
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void HASH_InitCmd(FunctionalState state)
{
80003cc2:	1101                	addi	sp,sp,-32
80003cc4:	ce22                	sw	s0,28(sp)
80003cc6:	1000                	addi	s0,sp,32
80003cc8:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_INIT_Msk, state << HASH_CR_INIT_Pos);
80003ccc:	200327b7          	lui	a5,0x20032
80003cd0:	439c                	lw	a5,0(a5)
80003cd2:	ffe7f693          	andi	a3,a5,-2
80003cd6:	200327b7          	lui	a5,0x20032
80003cda:	fec42703          	lw	a4,-20(s0)
80003cde:	8f55                	or	a4,a4,a3
80003ce0:	c398                	sw	a4,0(a5)
}
80003ce2:	0001                	nop
80003ce4:	4472                	lw	s0,28(sp)
80003ce6:	6105                	addi	sp,sp,32
80003ce8:	8082                	ret

80003cea <HASH_ModeCmd>:
  * @brief     
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void HASH_ModeCmd(HASH_MODE_TypeDef mode)
{
80003cea:	1101                	addi	sp,sp,-32
80003cec:	ce22                	sw	s0,28(sp)
80003cee:	1000                	addi	s0,sp,32
80003cf0:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_MODE(mode));

	MODIFY_REG(HASH->CR, HASH_CR_MODE_Msk, mode << HASH_CR_MODE_Pos);
80003cf4:	200327b7          	lui	a5,0x20032
80003cf8:	439c                	lw	a5,0(a5)
80003cfa:	ffd7f693          	andi	a3,a5,-3
80003cfe:	fec42783          	lw	a5,-20(s0)
80003d02:	00179713          	slli	a4,a5,0x1
80003d06:	200327b7          	lui	a5,0x20032
80003d0a:	8f55                	or	a4,a4,a3
80003d0c:	c398                	sw	a4,0(a5)
}
80003d0e:	0001                	nop
80003d10:	4472                	lw	s0,28(sp)
80003d12:	6105                	addi	sp,sp,32
80003d14:	8082                	ret

80003d16 <HASH_KeyLengthCmd>:
  * @brief     
  * @param   length  
  * @retval  void
  */
__STATIC_INLINE void HASH_KeyLengthCmd(HASH_LKEY_TypeDef length)
{
80003d16:	1101                	addi	sp,sp,-32
80003d18:	ce22                	sw	s0,28(sp)
80003d1a:	1000                	addi	s0,sp,32
80003d1c:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_LKEY(length));

	MODIFY_REG(HASH->CR, HASH_CR_LKEY_Msk, length << HASH_CR_LKEY_Pos);
80003d20:	200327b7          	lui	a5,0x20032
80003d24:	439c                	lw	a5,0(a5)
80003d26:	ffb7f693          	andi	a3,a5,-5
80003d2a:	fec42783          	lw	a5,-20(s0)
80003d2e:	00279713          	slli	a4,a5,0x2
80003d32:	200327b7          	lui	a5,0x20032
80003d36:	8f55                	or	a4,a4,a3
80003d38:	c398                	sw	a4,0(a5)
}
80003d3a:	0001                	nop
80003d3c:	4472                	lw	s0,28(sp)
80003d3e:	6105                	addi	sp,sp,32
80003d40:	8082                	ret

80003d42 <HASH_SameKeyCmd>:
  * @brief        
  * @param   state    
  * @retval  void
  */
__STATIC_INLINE void HASH_SameKeyCmd(FunctionalState state)
{
80003d42:	1101                	addi	sp,sp,-32
80003d44:	ce22                	sw	s0,28(sp)
80003d46:	1000                	addi	s0,sp,32
80003d48:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_SAMK_Msk, state << HASH_CR_SAMK_Pos);
80003d4c:	200327b7          	lui	a5,0x20032
80003d50:	439c                	lw	a5,0(a5)
80003d52:	ff77f693          	andi	a3,a5,-9
80003d56:	fec42783          	lw	a5,-20(s0)
80003d5a:	00379713          	slli	a4,a5,0x3
80003d5e:	200327b7          	lui	a5,0x20032
80003d62:	8f55                	or	a4,a4,a3
80003d64:	c398                	sw	a4,0(a5)
}
80003d66:	0001                	nop
80003d68:	4472                	lw	s0,28(sp)
80003d6a:	6105                	addi	sp,sp,32
80003d6c:	8082                	ret

80003d6e <HASH_DataTypeConfig>:
  * @brief     
  * @param   dt  
  * @retval  void
  */
__STATIC_INLINE void HASH_DataTypeConfig(HASH_DATATYPE_TypeDef dt)
{
80003d6e:	1101                	addi	sp,sp,-32
80003d70:	ce22                	sw	s0,28(sp)
80003d72:	1000                	addi	s0,sp,32
80003d74:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_DATATYPE(dt));

	MODIFY_REG(HASH->CR, HASH_CR_DATATYPE_Msk, dt << HASH_CR_DATATYPE_Pos);
80003d78:	200327b7          	lui	a5,0x20032
80003d7c:	439c                	lw	a5,0(a5)
80003d7e:	fcf7f693          	andi	a3,a5,-49
80003d82:	fec42783          	lw	a5,-20(s0)
80003d86:	00479713          	slli	a4,a5,0x4
80003d8a:	200327b7          	lui	a5,0x20032
80003d8e:	8f55                	or	a4,a4,a3
80003d90:	c398                	sw	a4,0(a5)
}
80003d92:	0001                	nop
80003d94:	4472                	lw	s0,28(sp)
80003d96:	6105                	addi	sp,sp,32
80003d98:	8082                	ret

80003d9a <HASH_DMACmd>:
  * @brief     DMA
  * @param   state   DMA
  * @retval  void
  */
__STATIC_INLINE void HASH_DMACmd(FunctionalState state)
{
80003d9a:	1101                	addi	sp,sp,-32
80003d9c:	ce22                	sw	s0,28(sp)
80003d9e:	1000                	addi	s0,sp,32
80003da0:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_DMAE_Msk, state << HASH_CR_DMAE_Pos);
80003da4:	200327b7          	lui	a5,0x20032
80003da8:	439c                	lw	a5,0(a5)
80003daa:	fbf7f693          	andi	a3,a5,-65
80003dae:	fec42783          	lw	a5,-20(s0)
80003db2:	00679713          	slli	a4,a5,0x6
80003db6:	200327b7          	lui	a5,0x20032
80003dba:	8f55                	or	a4,a4,a3
80003dbc:	c398                	sw	a4,0(a5)
}
80003dbe:	0001                	nop
80003dc0:	4472                	lw	s0,28(sp)
80003dc2:	6105                	addi	sp,sp,32
80003dc4:	8082                	ret

80003dc6 <HASH_SetMultyDMATransmit>:
  * @brief     MDMAT
  * @param   state   MDMAT
  * @retval  void
  */
__STATIC_INLINE void HASH_SetMultyDMATransmit(FunctionalState state)
{
80003dc6:	1101                	addi	sp,sp,-32
80003dc8:	ce22                	sw	s0,28(sp)
80003dca:	1000                	addi	s0,sp,32
80003dcc:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_MDMAT_Msk, state << HASH_CR_MDMAT_Pos);
80003dd0:	200327b7          	lui	a5,0x20032
80003dd4:	439c                	lw	a5,0(a5)
80003dd6:	f7f7f693          	andi	a3,a5,-129
80003dda:	fec42783          	lw	a5,-20(s0)
80003dde:	00779713          	slli	a4,a5,0x7
80003de2:	200327b7          	lui	a5,0x20032
80003de6:	8f55                	or	a4,a4,a3
80003de8:	c398                	sw	a4,0(a5)
}
80003dea:	0001                	nop
80003dec:	4472                	lw	s0,28(sp)
80003dee:	6105                	addi	sp,sp,32
80003df0:	8082                	ret

80003df2 <HASH_SetAlgo>:
  * @brief     -
  * @param   algo  -
  * @retval  void
  */
__STATIC_INLINE void HASH_SetAlgo(HASH_ALGO_TypeDef algo)
{
80003df2:	1101                	addi	sp,sp,-32
80003df4:	ce22                	sw	s0,28(sp)
80003df6:	1000                	addi	s0,sp,32
80003df8:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_ALGO(algo));

	MODIFY_REG(HASH->CR, HASH_CR_ALGO_Msk, algo << HASH_CR_ALGO_Pos);
80003dfc:	200327b7          	lui	a5,0x20032
80003e00:	4398                	lw	a4,0(a5)
80003e02:	77d1                	lui	a5,0xffff4
80003e04:	17fd                	addi	a5,a5,-1 # ffff3fff <__data_source_start+0x7ffee98f>
80003e06:	00f776b3          	and	a3,a4,a5
80003e0a:	fec42783          	lw	a5,-20(s0)
80003e0e:	00e79713          	slli	a4,a5,0xe
80003e12:	200327b7          	lui	a5,0x20032
80003e16:	8f55                	or	a4,a4,a3
80003e18:	c398                	sw	a4,0(a5)
}
80003e1a:	0001                	nop
80003e1c:	4472                	lw	s0,28(sp)
80003e1e:	6105                	addi	sp,sp,32
80003e20:	8082                	ret

80003e22 <HASH_GetAlgo>:
/**
  * @brief      -
  * @retval  algo  -
  */
__STATIC_INLINE HASH_ALGO_TypeDef HASH_GetAlgo()
{
80003e22:	1141                	addi	sp,sp,-16
80003e24:	c622                	sw	s0,12(sp)
80003e26:	0800                	addi	s0,sp,16
	return (HASH_ALGO_TypeDef) ((READ_REG(HASH->CR) & HASH_CR_ALGO_Msk) >> HASH_CR_ALGO_Pos);
80003e28:	200327b7          	lui	a5,0x20032
80003e2c:	439c                	lw	a5,0(a5)
80003e2e:	83b9                	srli	a5,a5,0xe
80003e30:	8b8d                	andi	a5,a5,3
}
80003e32:	853e                	mv	a0,a5
80003e34:	4432                	lw	s0,12(sp)
80003e36:	0141                	addi	sp,sp,16
80003e38:	8082                	ret

80003e3a <HASH_SetData>:
  * @brief       -
  * @param   data   
  * @retval  void
  */
__STATIC_INLINE void HASH_SetData(uint32_t data)
{
80003e3a:	1101                	addi	sp,sp,-32
80003e3c:	ce22                	sw	s0,28(sp)
80003e3e:	1000                	addi	s0,sp,32
80003e40:	fea42623          	sw	a0,-20(s0)
	WRITE_REG(HASH->DATAIN_bit.VAL, data);
80003e44:	200327b7          	lui	a5,0x20032
80003e48:	fec42703          	lw	a4,-20(s0)
80003e4c:	c3d8                	sw	a4,4(a5)
}
80003e4e:	0001                	nop
80003e50:	4472                	lw	s0,28(sp)
80003e52:	6105                	addi	sp,sp,32
80003e54:	8082                	ret

80003e56 <HASH_GetHash>:
/**
  * @brief        
  * @retval  data   
  */
__STATIC_INLINE uint32_t HASH_GetHash(uint32_t idx)
{
80003e56:	1101                	addi	sp,sp,-32
80003e58:	ce22                	sw	s0,28(sp)
80003e5a:	1000                	addi	s0,sp,32
80003e5c:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_HR(idx));

	return (uint32_t) READ_REG(HASH->HR[idx].HR);
80003e60:	20032737          	lui	a4,0x20032
80003e64:	fec42783          	lw	a5,-20(s0)
80003e68:	07c1                	addi	a5,a5,16 # 20032010 <STACK_SIZE+0x20031810>
80003e6a:	078a                	slli	a5,a5,0x2
80003e6c:	97ba                	add	a5,a5,a4
80003e6e:	439c                	lw	a5,0(a5)
}
80003e70:	853e                	mv	a0,a5
80003e72:	4472                	lw	s0,28(sp)
80003e74:	6105                	addi	sp,sp,32
80003e76:	8082                	ret

80003e78 <HASH_GetHashLen>:
  * @brief      -
  * @param   buffer    ,        .    10  HR
  * @retval  length  
  */
uint32_t HASH_GetHashLen(HASH_ALGO_TypeDef algo)
{
80003e78:	1101                	addi	sp,sp,-32
80003e7a:	ce06                	sw	ra,28(sp)
80003e7c:	cc22                	sw	s0,24(sp)
80003e7e:	1000                	addi	s0,sp,32
80003e80:	fea42623          	sw	a0,-20(s0)
	switch(HASH_GetAlgo()) {
80003e84:	3f79                	jal	80003e22 <HASH_GetAlgo>
80003e86:	87aa                	mv	a5,a0
80003e88:	470d                	li	a4,3
80003e8a:	02e78663          	beq	a5,a4,80003eb6 <HASH_GetHashLen+0x3e>
80003e8e:	470d                	li	a4,3
80003e90:	02f76563          	bltu	a4,a5,80003eba <HASH_GetHashLen+0x42>
80003e94:	4709                	li	a4,2
80003e96:	00e78e63          	beq	a5,a4,80003eb2 <HASH_GetHashLen+0x3a>
80003e9a:	4709                	li	a4,2
80003e9c:	00f76f63          	bltu	a4,a5,80003eba <HASH_GetHashLen+0x42>
80003ea0:	c789                	beqz	a5,80003eaa <HASH_GetHashLen+0x32>
80003ea2:	4705                	li	a4,1
80003ea4:	00e78563          	beq	a5,a4,80003eae <HASH_GetHashLen+0x36>
80003ea8:	a809                	j	80003eba <HASH_GetHashLen+0x42>
		case HASH_ALGO_SHA1:
			return 5;
80003eaa:	4795                	li	a5,5
80003eac:	a801                	j	80003ebc <HASH_GetHashLen+0x44>
		case HASH_ALGO_MD5:
			return 4;
80003eae:	4791                	li	a5,4
80003eb0:	a031                	j	80003ebc <HASH_GetHashLen+0x44>
		case HASH_ALGO_SHA224:
			return 7;
80003eb2:	479d                	li	a5,7
80003eb4:	a021                	j	80003ebc <HASH_GetHashLen+0x44>
		case HASH_ALGO_SHA256:
			return 8;
80003eb6:	47a1                	li	a5,8
80003eb8:	a011                	j	80003ebc <HASH_GetHashLen+0x44>
		default:
			return 0;
80003eba:	4781                	li	a5,0
	}
}
80003ebc:	853e                	mv	a0,a5
80003ebe:	40f2                	lw	ra,28(sp)
80003ec0:	4462                	lw	s0,24(sp)
80003ec2:	6105                	addi	sp,sp,32
80003ec4:	8082                	ret

80003ec6 <HASH_GetHashBuffer>:

uint32_t HASH_GetHashBuffer(uint32_t* buffer)
{
80003ec6:	7179                	addi	sp,sp,-48
80003ec8:	d606                	sw	ra,44(sp)
80003eca:	d422                	sw	s0,40(sp)
80003ecc:	d226                	sw	s1,36(sp)
80003ece:	1800                	addi	s0,sp,48
80003ed0:	fca42e23          	sw	a0,-36(s0)
	uint32_t idx = 0, len = 0;
80003ed4:	fe042623          	sw	zero,-20(s0)
80003ed8:	fe042423          	sw	zero,-24(s0)
	idx = len = HASH_GetHashLen(HASH_GetAlgo());
80003edc:	3799                	jal	80003e22 <HASH_GetAlgo>
80003ede:	87aa                	mv	a5,a0
80003ee0:	853e                	mv	a0,a5
80003ee2:	3f59                	jal	80003e78 <HASH_GetHashLen>
80003ee4:	fea42423          	sw	a0,-24(s0)
80003ee8:	fe842783          	lw	a5,-24(s0)
80003eec:	fef42623          	sw	a5,-20(s0)

	while(idx) {
80003ef0:	a015                	j	80003f14 <HASH_GetHashBuffer+0x4e>
		buffer[--idx] = HASH_GetHash(idx);
80003ef2:	fec42783          	lw	a5,-20(s0)
80003ef6:	17fd                	addi	a5,a5,-1
80003ef8:	fef42623          	sw	a5,-20(s0)
80003efc:	fec42783          	lw	a5,-20(s0)
80003f00:	078a                	slli	a5,a5,0x2
80003f02:	fdc42703          	lw	a4,-36(s0)
80003f06:	00f704b3          	add	s1,a4,a5
80003f0a:	fec42503          	lw	a0,-20(s0)
80003f0e:	37a1                	jal	80003e56 <HASH_GetHash>
80003f10:	87aa                	mv	a5,a0
80003f12:	c09c                	sw	a5,0(s1)
	while(idx) {
80003f14:	fec42783          	lw	a5,-20(s0)
80003f18:	ffe9                	bnez	a5,80003ef2 <HASH_GetHashBuffer+0x2c>
	}

	return len;
80003f1a:	fe842783          	lw	a5,-24(s0)
}
80003f1e:	853e                	mv	a0,a5
80003f20:	50b2                	lw	ra,44(sp)
80003f22:	5422                	lw	s0,40(sp)
80003f24:	5492                	lw	s1,36(sp)
80003f26:	6145                	addi	sp,sp,48
80003f28:	8082                	ret

80003f2a <HASH_SetHashBuffer>:

void HASH_SetHashBuffer(uint32_t* buffer, uint32_t len)
{
80003f2a:	7179                	addi	sp,sp,-48
80003f2c:	d606                	sw	ra,44(sp)
80003f2e:	d422                	sw	s0,40(sp)
80003f30:	1800                	addi	s0,sp,48
80003f32:	fca42e23          	sw	a0,-36(s0)
80003f36:	fcb42c23          	sw	a1,-40(s0)
	for (uint32_t i = 0 ; i < len; i++)
80003f3a:	fe042623          	sw	zero,-20(s0)
80003f3e:	a839                	j	80003f5c <HASH_SetHashBuffer+0x32>
	{
		HASH_SetData(buffer[i]);
80003f40:	fec42783          	lw	a5,-20(s0)
80003f44:	078a                	slli	a5,a5,0x2
80003f46:	fdc42703          	lw	a4,-36(s0)
80003f4a:	97ba                	add	a5,a5,a4
80003f4c:	439c                	lw	a5,0(a5)
80003f4e:	853e                	mv	a0,a5
80003f50:	35ed                	jal	80003e3a <HASH_SetData>
	for (uint32_t i = 0 ; i < len; i++)
80003f52:	fec42783          	lw	a5,-20(s0)
80003f56:	0785                	addi	a5,a5,1
80003f58:	fef42623          	sw	a5,-20(s0)
80003f5c:	fec42703          	lw	a4,-20(s0)
80003f60:	fd842783          	lw	a5,-40(s0)
80003f64:	fcf76ee3          	bltu	a4,a5,80003f40 <HASH_SetHashBuffer+0x16>
	}
}
80003f68:	0001                	nop
80003f6a:	0001                	nop
80003f6c:	50b2                	lw	ra,44(sp)
80003f6e:	5422                	lw	s0,40(sp)
80003f70:	6145                	addi	sp,sp,48
80003f72:	8082                	ret

80003f74 <HASH_DeInit>:
/**
  * @brief      HASH   
  * @retval  void
  */
void HASH_DeInit()
{
80003f74:	1141                	addi	sp,sp,-16
80003f76:	c606                	sw	ra,12(sp)
80003f78:	c422                	sw	s0,8(sp)
80003f7a:	0800                	addi	s0,sp,16
	HASH_InitCmd(DISABLE);
80003f7c:	4501                	li	a0,0
80003f7e:	3391                	jal	80003cc2 <HASH_InitCmd>

    RCU_AHBRstCmd(RCU_AHBRst_HASH, DISABLE);
80003f80:	4581                	li	a1,0
80003f82:	4521                	li	a0,8
80003f84:	3301                	jal	80003c84 <RCU_AHBRstCmd>
    RCU_AHBRstCmd(RCU_AHBRst_HASH, ENABLE);
80003f86:	4585                	li	a1,1
80003f88:	4521                	li	a0,8
80003f8a:	39ed                	jal	80003c84 <RCU_AHBRstCmd>
}
80003f8c:	0001                	nop
80003f8e:	40b2                	lw	ra,12(sp)
80003f90:	4422                	lw	s0,8(sp)
80003f92:	0141                	addi	sp,sp,16
80003f94:	8082                	ret

80003f96 <HASH_Init>:
  * @param   InitStruct      @ref HASH_Init_TypeDef,
  *                         
  * @retval  void
  */
void HASH_Init(HASH_Init_TypeDef* InitStruct)
{
80003f96:	1101                	addi	sp,sp,-32
80003f98:	ce06                	sw	ra,28(sp)
80003f9a:	cc22                	sw	s0,24(sp)
80003f9c:	1000                	addi	s0,sp,32
80003f9e:	fea42623          	sw	a0,-20(s0)
	RCU_AHBClkCmd(RCU_AHBClk_HASH, ENABLE);
80003fa2:	4585                	li	a1,1
80003fa4:	4521                	li	a0,8
80003fa6:	3145                	jal	80003c46 <RCU_AHBClkCmd>
    RCU_AHBRstCmd(RCU_AHBRst_HASH, ENABLE);
80003fa8:	4585                	li	a1,1
80003faa:	4521                	li	a0,8
80003fac:	39e1                	jal	80003c84 <RCU_AHBRstCmd>

	HASH_DMACmd(InitStruct->DMATransmition);
80003fae:	fec42783          	lw	a5,-20(s0)
80003fb2:	4b9c                	lw	a5,16(a5)
80003fb4:	853e                	mv	a0,a5
80003fb6:	33d5                	jal	80003d9a <HASH_DMACmd>
	HASH_KeyLengthCmd(InitStruct->LongKey);
80003fb8:	fec42783          	lw	a5,-20(s0)
80003fbc:	43dc                	lw	a5,4(a5)
80003fbe:	853e                	mv	a0,a5
80003fc0:	3b99                	jal	80003d16 <HASH_KeyLengthCmd>
	HASH_SetMultyDMATransmit(InitStruct->MultyDMATransmition);
80003fc2:	fec42783          	lw	a5,-20(s0)
80003fc6:	4bdc                	lw	a5,20(a5)
80003fc8:	853e                	mv	a0,a5
80003fca:	3bf5                	jal	80003dc6 <HASH_SetMultyDMATransmit>
	HASH_SetAlgo(InitStruct->Algo);
80003fcc:	fec42783          	lw	a5,-20(s0)
80003fd0:	4f9c                	lw	a5,24(a5)
80003fd2:	853e                	mv	a0,a5
80003fd4:	3d39                	jal	80003df2 <HASH_SetAlgo>
	HASH_DataTypeConfig(InitStruct->DataType);
80003fd6:	fec42783          	lw	a5,-20(s0)
80003fda:	47dc                	lw	a5,12(a5)
80003fdc:	853e                	mv	a0,a5
80003fde:	3b41                	jal	80003d6e <HASH_DataTypeConfig>
	HASH_ModeCmd(InitStruct->Mode);
80003fe0:	fec42783          	lw	a5,-20(s0)
80003fe4:	439c                	lw	a5,0(a5)
80003fe6:	853e                	mv	a0,a5
80003fe8:	3309                	jal	80003cea <HASH_ModeCmd>
	HASH_SameKeyCmd(InitStruct->SameKey);
80003fea:	fec42783          	lw	a5,-20(s0)
80003fee:	479c                	lw	a5,8(a5)
80003ff0:	853e                	mv	a0,a5
80003ff2:	3b81                	jal	80003d42 <HASH_SameKeyCmd>

	HASH_InitCmd(ENABLE);
80003ff4:	4505                	li	a0,1
80003ff6:	31f1                	jal	80003cc2 <HASH_InitCmd>
}
80003ff8:	0001                	nop
80003ffa:	40f2                	lw	ra,28(sp)
80003ffc:	4462                	lw	s0,24(sp)
80003ffe:	6105                	addi	sp,sp,32
80004000:	8082                	ret

80004002 <HASH_StructInit>:
  * @param   InitStruct      @ref HASH_Init_TypeDef,
  *                        
  * @retval  void
  */
void HASH_StructInit(HASH_Init_TypeDef* InitStruct)
{
80004002:	1101                	addi	sp,sp,-32
80004004:	ce22                	sw	s0,28(sp)
80004006:	1000                	addi	s0,sp,32
80004008:	fea42623          	sw	a0,-20(s0)
	InitStruct->DMATransmition = 0x0;
8000400c:	fec42783          	lw	a5,-20(s0)
80004010:	0007a823          	sw	zero,16(a5)
	InitStruct->LongKey = HASH_LKEY_ShortKey;
80004014:	fec42783          	lw	a5,-20(s0)
80004018:	0007a223          	sw	zero,4(a5)
	InitStruct->MultyDMATransmition = 0x0;
8000401c:	fec42783          	lw	a5,-20(s0)
80004020:	0007aa23          	sw	zero,20(a5)
	InitStruct->Algo = HASH_ALGO_SHA1;
80004024:	fec42783          	lw	a5,-20(s0)
80004028:	0007ac23          	sw	zero,24(a5)
	InitStruct->DataType = HASH_DATATYPE_Word;
8000402c:	fec42783          	lw	a5,-20(s0)
80004030:	0007a623          	sw	zero,12(a5)
	InitStruct->Mode = HASH_MODE_Hash;
80004034:	fec42783          	lw	a5,-20(s0)
80004038:	0007a023          	sw	zero,0(a5)
	InitStruct->SameKey = 0x0;
8000403c:	fec42783          	lw	a5,-20(s0)
80004040:	0007a423          	sw	zero,8(a5)
}
80004044:	0001                	nop
80004046:	4472                	lw	s0,28(sp)
80004048:	6105                	addi	sp,sp,32
8000404a:	8082                	ret

8000404c <I2C_FSDivLowConfig>:
  *              4 ,  ,     6.
  * @param      DivVal   ( [6:0])
  * @retval     void
  */
__STATIC_INLINE void I2C_FSDivLowConfig(uint32_t DivVal)
{
8000404c:	1101                	addi	sp,sp,-32
8000404e:	ce22                	sw	s0,28(sp)
80004050:	1000                	addi	s0,sp,32
80004052:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_FS_DIV_LOW_VAL(DivVal));

    WRITE_REG(I2C->CTL1_bit.SCLFRQ, DivVal);
80004056:	300057b7          	lui	a5,0x30005
8000405a:	fec42703          	lw	a4,-20(s0)
8000405e:	07f77713          	andi	a4,a4,127
80004062:	0ff77713          	zext.b	a4,a4
80004066:	0706                	slli	a4,a4,0x1
80004068:	0147c683          	lbu	a3,20(a5) # 30005014 <STACK_SIZE+0x30004814>
8000406c:	8a85                	andi	a3,a3,1
8000406e:	8f55                	or	a4,a4,a3
80004070:	00e78a23          	sb	a4,20(a5)
}
80004074:	0001                	nop
80004076:	4472                	lw	s0,28(sp)
80004078:	6105                	addi	sp,sp,32
8000407a:	8082                	ret

8000407c <I2C_FSDivHighConfig>:
  * @brief          FS 
  * @param   DivVal   ( [7:0])
  * @retval  void
  */
__STATIC_INLINE void I2C_FSDivHighConfig(uint32_t DivVal)
{
8000407c:	1101                	addi	sp,sp,-32
8000407e:	ce22                	sw	s0,28(sp)
80004080:	1000                	addi	s0,sp,32
80004082:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_FS_DIV_HIGH_VAL(DivVal));

    WRITE_REG(I2C->CTL3_bit.SCLFRQ, DivVal);
80004086:	300057b7          	lui	a5,0x30005
8000408a:	fec42703          	lw	a4,-20(s0)
8000408e:	0ff77713          	zext.b	a4,a4
80004092:	02e78023          	sb	a4,32(a5) # 30005020 <STACK_SIZE+0x30004820>
}
80004096:	0001                	nop
80004098:	4472                	lw	s0,28(sp)
8000409a:	6105                	addi	sp,sp,32
8000409c:	8082                	ret

8000409e <I2C_HSDivLowConfig>:
  *              2 ,  ,     3.
  * @param      DivVal   ( [3:0])
  * @retval     void
  */
__STATIC_INLINE void I2C_HSDivLowConfig(uint32_t DivVal)
{
8000409e:	1101                	addi	sp,sp,-32
800040a0:	ce22                	sw	s0,28(sp)
800040a2:	1000                	addi	s0,sp,32
800040a4:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_HS_DIV_LOW_VAL(DivVal));

    WRITE_REG(I2C->CTL2_bit.HSDIV, DivVal);
800040a8:	300057b7          	lui	a5,0x30005
800040ac:	fec42703          	lw	a4,-20(s0)
800040b0:	8b3d                	andi	a4,a4,15
800040b2:	0ff77713          	zext.b	a4,a4
800040b6:	0712                	slli	a4,a4,0x4
800040b8:	01c7c683          	lbu	a3,28(a5) # 3000501c <STACK_SIZE+0x3000481c>
800040bc:	8abd                	andi	a3,a3,15
800040be:	8f55                	or	a4,a4,a3
800040c0:	00e78e23          	sb	a4,28(a5)
}
800040c4:	0001                	nop
800040c6:	4472                	lw	s0,28(sp)
800040c8:	6105                	addi	sp,sp,32
800040ca:	8082                	ret

800040cc <I2C_HSDivHighConfig>:
  * @brief          HS 
  * @param   DivVal   ( [7:0])
  * @retval  void
  */
__STATIC_INLINE void I2C_HSDivHighConfig(uint32_t DivVal)
{
800040cc:	1101                	addi	sp,sp,-32
800040ce:	ce22                	sw	s0,28(sp)
800040d0:	1000                	addi	s0,sp,32
800040d2:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_HS_DIV_HIGH_VAL(DivVal));

    WRITE_REG(I2C->CTL4_bit.HSDIV, DivVal);
800040d6:	300057b7          	lui	a5,0x30005
800040da:	fec42703          	lw	a4,-20(s0)
800040de:	0ff77713          	zext.b	a4,a4
800040e2:	02e78223          	sb	a4,36(a5) # 30005024 <STACK_SIZE+0x30004824>
}
800040e6:	0001                	nop
800040e8:	4472                	lw	s0,28(sp)
800040ea:	6105                	addi	sp,sp,32
800040ec:	8082                	ret

800040ee <I2C_FSFreqConfig>:
  * @param   FSFreq      
  * @param   I2CFreq       I2C  
  * @retval  void
  */
void I2C_FSFreqConfig(uint32_t FSFreq, uint32_t I2CFreq)
{
800040ee:	7179                	addi	sp,sp,-48
800040f0:	d606                	sw	ra,44(sp)
800040f2:	d422                	sw	s0,40(sp)
800040f4:	1800                	addi	s0,sp,48
800040f6:	fca42e23          	sw	a0,-36(s0)
800040fa:	fcb42c23          	sw	a1,-40(s0)
    uint32_t freq_calc = I2CFreq / (4 * FSFreq);
800040fe:	fdc42783          	lw	a5,-36(s0)
80004102:	078a                	slli	a5,a5,0x2
80004104:	fd842703          	lw	a4,-40(s0)
80004108:	02f757b3          	divu	a5,a4,a5
8000410c:	fef42623          	sw	a5,-20(s0)

    I2C_FSDivLowConfig(freq_calc & 0x7F);
80004110:	fec42783          	lw	a5,-20(s0)
80004114:	07f7f793          	andi	a5,a5,127
80004118:	853e                	mv	a0,a5
8000411a:	3f0d                	jal	8000404c <I2C_FSDivLowConfig>
    I2C_FSDivHighConfig(freq_calc >> 7);
8000411c:	fec42783          	lw	a5,-20(s0)
80004120:	839d                	srli	a5,a5,0x7
80004122:	853e                	mv	a0,a5
80004124:	3fa1                	jal	8000407c <I2C_FSDivHighConfig>
}
80004126:	0001                	nop
80004128:	50b2                	lw	ra,44(sp)
8000412a:	5422                	lw	s0,40(sp)
8000412c:	6145                	addi	sp,sp,48
8000412e:	8082                	ret

80004130 <I2C_HSFreqConfig>:
  * @param   HSFreq      
  * @param   I2CFreq       I2C  
  * @retval  void
  */
void I2C_HSFreqConfig(uint32_t HSFreq, uint32_t I2CFreq)
{
80004130:	7179                	addi	sp,sp,-48
80004132:	d606                	sw	ra,44(sp)
80004134:	d422                	sw	s0,40(sp)
80004136:	1800                	addi	s0,sp,48
80004138:	fca42e23          	sw	a0,-36(s0)
8000413c:	fcb42c23          	sw	a1,-40(s0)
    uint32_t freq_calc = I2CFreq / (3 * HSFreq);
80004140:	fdc42703          	lw	a4,-36(s0)
80004144:	87ba                	mv	a5,a4
80004146:	0786                	slli	a5,a5,0x1
80004148:	97ba                	add	a5,a5,a4
8000414a:	fd842703          	lw	a4,-40(s0)
8000414e:	02f757b3          	divu	a5,a4,a5
80004152:	fef42623          	sw	a5,-20(s0)

    I2C_HSDivLowConfig(freq_calc & 0x0F);
80004156:	fec42783          	lw	a5,-20(s0)
8000415a:	8bbd                	andi	a5,a5,15
8000415c:	853e                	mv	a0,a5
8000415e:	3781                	jal	8000409e <I2C_HSDivLowConfig>
    I2C_HSDivHighConfig(freq_calc >> 4);
80004160:	fec42783          	lw	a5,-20(s0)
80004164:	8391                	srli	a5,a5,0x4
80004166:	853e                	mv	a0,a5
80004168:	3795                	jal	800040cc <I2C_HSDivHighConfig>
}
8000416a:	0001                	nop
8000416c:	50b2                	lw	ra,44(sp)
8000416e:	5422                	lw	s0,40(sp)
80004170:	6145                	addi	sp,sp,48
80004172:	8082                	ret

80004174 <RCU_AHBRstCmd>:
{
80004174:	1101                	addi	sp,sp,-32
80004176:	ce22                	sw	s0,28(sp)
80004178:	1000                	addi	s0,sp,32
8000417a:	fea42623          	sw	a0,-20(s0)
8000417e:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
80004182:	3000e7b7          	lui	a5,0x3000e
80004186:	4b98                	lw	a4,16(a5)
80004188:	fec42783          	lw	a5,-20(s0)
8000418c:	fff7c793          	not	a5,a5
80004190:	00f776b3          	and	a3,a4,a5
80004194:	fe842783          	lw	a5,-24(s0)
80004198:	c781                	beqz	a5,800041a0 <RCU_AHBRstCmd+0x2c>
8000419a:	fec42783          	lw	a5,-20(s0)
8000419e:	a011                	j	800041a2 <RCU_AHBRstCmd+0x2e>
800041a0:	4781                	li	a5,0
800041a2:	3000e737          	lui	a4,0x3000e
800041a6:	8fd5                	or	a5,a5,a3
800041a8:	cb1c                	sw	a5,16(a4)
}
800041aa:	0001                	nop
800041ac:	4472                	lw	s0,28(sp)
800041ae:	6105                	addi	sp,sp,32
800041b0:	8082                	ret

800041b2 <QSPI_ModeConfig>:
  * @brief     
  * @param   mode  
  * @retval  void
  */
__STATIC_INLINE void QSPI_ModeConfig(QSPI_Mode_TypeDef mode)
{
800041b2:	1101                	addi	sp,sp,-32
800041b4:	ce22                	sw	s0,28(sp)
800041b6:	1000                	addi	s0,sp,32
800041b8:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_QSPI_MODE(mode));

    WRITE_REG(QSPI->DCR_bit.FMOD, mode);
800041bc:	200407b7          	lui	a5,0x20040
800041c0:	fec42703          	lw	a4,-20(s0)
800041c4:	8b1d                	andi	a4,a4,7
800041c6:	0ff77713          	zext.b	a4,a4
800041ca:	8b1d                	andi	a4,a4,7
800041cc:	0742                	slli	a4,a4,0x10
800041ce:	43d0                	lw	a2,4(a5)
800041d0:	fff906b7          	lui	a3,0xfff90
800041d4:	16fd                	addi	a3,a3,-1 # fff8ffff <__data_source_start+0x7ff8a98f>
800041d6:	8ef1                	and	a3,a3,a2
800041d8:	8f55                	or	a4,a4,a3
800041da:	c3d8                	sw	a4,4(a5)
}
800041dc:	0001                	nop
800041de:	4472                	lw	s0,28(sp)
800041e0:	6105                	addi	sp,sp,32
800041e2:	8082                	ret

800041e4 <QSPI_SCKDivConfig>:
  * @param   div	  .
  *                        0-255.
  * @retval  void
  */
__STATIC_INLINE void QSPI_SCKDivConfig(uint32_t div)
{
800041e4:	1101                	addi	sp,sp,-32
800041e6:	ce22                	sw	s0,28(sp)
800041e8:	1000                	addi	s0,sp,32
800041ea:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_QSPI_CDIV(div));

    WRITE_REG(QSPI->DCR_bit.CDIV, div);
800041ee:	200407b7          	lui	a5,0x20040
800041f2:	fec42703          	lw	a4,-20(s0)
800041f6:	0ff77713          	zext.b	a4,a4
800041fa:	00e782a3          	sb	a4,5(a5) # 20040005 <STACK_SIZE+0x2003f805>
}
800041fe:	0001                	nop
80004200:	4472                	lw	s0,28(sp)
80004202:	6105                	addi	sp,sp,32
80004204:	8082                	ret

80004206 <QSPI_SetWordLength>:
  * @brief      
  * @param   length  ,   1  32
  * @retval  void
  */
__STATIC_INLINE void QSPI_SetWordLength(uint32_t length)
{
80004206:	1101                	addi	sp,sp,-32
80004208:	ce22                	sw	s0,28(sp)
8000420a:	1000                	addi	s0,sp,32
8000420c:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_WORD(length));

	WRITE_REG(QSPI->TCR_bit.LEN, length);
80004210:	200407b7          	lui	a5,0x20040
80004214:	fec42703          	lw	a4,-20(s0)
80004218:	03f77713          	andi	a4,a4,63
8000421c:	0ff77713          	zext.b	a4,a4
80004220:	03f77713          	andi	a4,a4,63
80004224:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
80004228:	fc06f693          	andi	a3,a3,-64
8000422c:	8f55                	or	a4,a4,a3
8000422e:	00e79623          	sh	a4,12(a5)
}
80004232:	0001                	nop
80004234:	4472                	lw	s0,28(sp)
80004236:	6105                	addi	sp,sp,32
80004238:	8082                	ret

8000423a <QSPI_SPIDataRateConfig>:
  * @brief      
  * @param   dataRate     @ref QSPI_DR_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_SPIDataRateConfig(QSPI_SPI_DataRate_TypeDef dataRate)
{
8000423a:	1101                	addi	sp,sp,-32
8000423c:	ce22                	sw	s0,28(sp)
8000423e:	1000                	addi	s0,sp,32
80004240:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_SPI_DR(dataRate));

	WRITE_REG(QSPI->TCR_bit.DDR, dataRate);
80004244:	200407b7          	lui	a5,0x20040
80004248:	fec42703          	lw	a4,-20(s0)
8000424c:	8b05                	andi	a4,a4,1
8000424e:	0ff77713          	zext.b	a4,a4
80004252:	8b05                	andi	a4,a4,1
80004254:	071e                	slli	a4,a4,0x7
80004256:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
8000425a:	f7f6f693          	andi	a3,a3,-129
8000425e:	8f55                	or	a4,a4,a3
80004260:	00e79623          	sh	a4,12(a5)
}
80004264:	0001                	nop
80004266:	4472                	lw	s0,28(sp)
80004268:	6105                	addi	sp,sp,32
8000426a:	8082                	ret

8000426c <QSPI_TxCmd>:
  * @brief    
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void QSPI_TxCmd(FunctionalState state)
{
8000426c:	1101                	addi	sp,sp,-32
8000426e:	ce22                	sw	s0,28(sp)
80004270:	1000                	addi	s0,sp,32
80004272:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	WRITE_REG(QSPI->TCR_bit.TXE, state);
80004276:	200407b7          	lui	a5,0x20040
8000427a:	fec42703          	lw	a4,-20(s0)
8000427e:	8b05                	andi	a4,a4,1
80004280:	0ff77713          	zext.b	a4,a4
80004284:	8b05                	andi	a4,a4,1
80004286:	0722                	slli	a4,a4,0x8
80004288:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
8000428c:	eff6f693          	andi	a3,a3,-257
80004290:	8f55                	or	a4,a4,a3
80004292:	00e79623          	sh	a4,12(a5)
}
80004296:	0001                	nop
80004298:	4472                	lw	s0,28(sp)
8000429a:	6105                	addi	sp,sp,32
8000429c:	8082                	ret

8000429e <QSPI_RxCmd>:
  * @brief    
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void QSPI_RxCmd(FunctionalState state)
{
8000429e:	1101                	addi	sp,sp,-32
800042a0:	ce22                	sw	s0,28(sp)
800042a2:	1000                	addi	s0,sp,32
800042a4:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	WRITE_REG(QSPI->TCR_bit.RXE, state);
800042a8:	200407b7          	lui	a5,0x20040
800042ac:	fec42703          	lw	a4,-20(s0)
800042b0:	8b05                	andi	a4,a4,1
800042b2:	0ff77713          	zext.b	a4,a4
800042b6:	8b05                	andi	a4,a4,1
800042b8:	0726                	slli	a4,a4,0x9
800042ba:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
800042be:	dff6f693          	andi	a3,a3,-513
800042c2:	8f55                	or	a4,a4,a3
800042c4:	00e79623          	sh	a4,12(a5)
}
800042c8:	0001                	nop
800042ca:	4472                	lw	s0,28(sp)
800042cc:	6105                	addi	sp,sp,32
800042ce:	8082                	ret

800042d0 <QSPI_SPITransactionModeConfig>:
  * @brief      
  * @param   mode    @ref QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_SPITransactionModeConfig(QSPI_SPI_IOMode_TypeDef mode)
{
800042d0:	1101                	addi	sp,sp,-32
800042d2:	ce22                	sw	s0,28(sp)
800042d4:	1000                	addi	s0,sp,32
800042d6:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_SPI_IOMODE(mode));

	WRITE_REG(QSPI->TCR_bit.IOM, mode);
800042da:	200407b7          	lui	a5,0x20040
800042de:	fec42703          	lw	a4,-20(s0)
800042e2:	8b0d                	andi	a4,a4,3
800042e4:	0ff77713          	zext.b	a4,a4
800042e8:	8b0d                	andi	a4,a4,3
800042ea:	00a71613          	slli	a2,a4,0xa
800042ee:	00c7d703          	lhu	a4,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
800042f2:	86ba                	mv	a3,a4
800042f4:	777d                	lui	a4,0xfffff
800042f6:	3ff70713          	addi	a4,a4,1023 # fffff3ff <__data_source_start+0x7fff9d8f>
800042fa:	8f75                	and	a4,a4,a3
800042fc:	86ba                	mv	a3,a4
800042fe:	8732                	mv	a4,a2
80004300:	8f55                	or	a4,a4,a3
80004302:	00e79623          	sh	a4,12(a5)
}
80004306:	0001                	nop
80004308:	4472                	lw	s0,28(sp)
8000430a:	6105                	addi	sp,sp,32
8000430c:	8082                	ret

8000430e <QSPI_InstructionConfig>:
  * @brief        
  * @param   instruction  ,      QuadSPI
  * @retval  void
  */
__STATIC_INLINE void QSPI_InstructionConfig(uint8_t instruction)
{
8000430e:	1101                	addi	sp,sp,-32
80004310:	ce22                	sw	s0,28(sp)
80004312:	1000                	addi	s0,sp,32
80004314:	87aa                	mv	a5,a0
80004316:	fef407a3          	sb	a5,-17(s0)
	WRITE_REG(QSPI->QCC_bit.INST, instruction);
8000431a:	200407b7          	lui	a5,0x20040
8000431e:	fef44703          	lbu	a4,-17(s0)
80004322:	00e78c23          	sb	a4,24(a5) # 20040018 <STACK_SIZE+0x2003f818>
}
80004326:	0001                	nop
80004328:	4472                	lw	s0,28(sp)
8000432a:	6105                	addi	sp,sp,32
8000432c:	8082                	ret

8000432e <QSPI_InstructionModeConfig>:
  * @brief        QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_InstructionModeConfig(QSPI_IOMode_TypeDef mode)
{
8000432e:	1101                	addi	sp,sp,-32
80004330:	ce22                	sw	s0,28(sp)
80004332:	1000                	addi	s0,sp,32
80004334:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.IMOD, mode);
80004338:	200407b7          	lui	a5,0x20040
8000433c:	fec42703          	lw	a4,-20(s0)
80004340:	8b0d                	andi	a4,a4,3
80004342:	0ff77713          	zext.b	a4,a4
80004346:	8b0d                	andi	a4,a4,3
80004348:	0722                	slli	a4,a4,0x8
8000434a:	4f94                	lw	a3,24(a5)
8000434c:	cff6f693          	andi	a3,a3,-769
80004350:	8f55                	or	a4,a4,a3
80004352:	cf98                	sw	a4,24(a5)
}
80004354:	0001                	nop
80004356:	4472                	lw	s0,28(sp)
80004358:	6105                	addi	sp,sp,32
8000435a:	8082                	ret

8000435c <QSPI_AddressModeConfig>:
  * @brief        QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AddressModeConfig(QSPI_IOMode_TypeDef mode)
{
8000435c:	1101                	addi	sp,sp,-32
8000435e:	ce22                	sw	s0,28(sp)
80004360:	1000                	addi	s0,sp,32
80004362:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.ADMOD, mode);
80004366:	200407b7          	lui	a5,0x20040
8000436a:	fec42703          	lw	a4,-20(s0)
8000436e:	8b0d                	andi	a4,a4,3
80004370:	0ff77713          	zext.b	a4,a4
80004374:	8b0d                	andi	a4,a4,3
80004376:	072a                	slli	a4,a4,0xa
80004378:	4f90                	lw	a2,24(a5)
8000437a:	76fd                	lui	a3,0xfffff
8000437c:	3ff68693          	addi	a3,a3,1023 # fffff3ff <__data_source_start+0x7fff9d8f>
80004380:	8ef1                	and	a3,a3,a2
80004382:	8f55                	or	a4,a4,a3
80004384:	cf98                	sw	a4,24(a5)
}
80004386:	0001                	nop
80004388:	4472                	lw	s0,28(sp)
8000438a:	6105                	addi	sp,sp,32
8000438c:	8082                	ret

8000438e <QSPI_AddressSizeConfig>:
  * @brief       QuadSPI
  * @param   size   @ref QSPI_QSPI_DataSize_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AddressSizeConfig(QSPI_DataSize_TypeDef size)
{
8000438e:	1101                	addi	sp,sp,-32
80004390:	ce22                	sw	s0,28(sp)
80004392:	1000                	addi	s0,sp,32
80004394:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DATASIZE(size));

	WRITE_REG(QSPI->QCC_bit.ADSIZ, size);
80004398:	200407b7          	lui	a5,0x20040
8000439c:	fec42703          	lw	a4,-20(s0)
800043a0:	8b0d                	andi	a4,a4,3
800043a2:	0ff77713          	zext.b	a4,a4
800043a6:	8b0d                	andi	a4,a4,3
800043a8:	0732                	slli	a4,a4,0xc
800043aa:	4f90                	lw	a2,24(a5)
800043ac:	76f5                	lui	a3,0xffffd
800043ae:	16fd                	addi	a3,a3,-1 # ffffcfff <__data_source_start+0x7fff798f>
800043b0:	8ef1                	and	a3,a3,a2
800043b2:	8f55                	or	a4,a4,a3
800043b4:	cf98                	sw	a4,24(a5)
}
800043b6:	0001                	nop
800043b8:	4472                	lw	s0,28(sp)
800043ba:	6105                	addi	sp,sp,32
800043bc:	8082                	ret

800043be <QSPI_AdditionalModeConfig>:
  * @brief         QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AdditionalModeConfig(QSPI_IOMode_TypeDef mode)
{
800043be:	1101                	addi	sp,sp,-32
800043c0:	ce22                	sw	s0,28(sp)
800043c2:	1000                	addi	s0,sp,32
800043c4:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.ABMOD, mode);
800043c8:	200407b7          	lui	a5,0x20040
800043cc:	fec42703          	lw	a4,-20(s0)
800043d0:	8b0d                	andi	a4,a4,3
800043d2:	0ff77713          	zext.b	a4,a4
800043d6:	8b0d                	andi	a4,a4,3
800043d8:	073a                	slli	a4,a4,0xe
800043da:	4f90                	lw	a2,24(a5)
800043dc:	76d1                	lui	a3,0xffff4
800043de:	16fd                	addi	a3,a3,-1 # ffff3fff <__data_source_start+0x7ffee98f>
800043e0:	8ef1                	and	a3,a3,a2
800043e2:	8f55                	or	a4,a4,a3
800043e4:	cf98                	sw	a4,24(a5)
}
800043e6:	0001                	nop
800043e8:	4472                	lw	s0,28(sp)
800043ea:	6105                	addi	sp,sp,32
800043ec:	8082                	ret

800043ee <QSPI_AdditionalSizeConfig>:
  * @brief        QuadSPI
  * @param   size   @ref QSPI_QSPI_DataSize_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AdditionalSizeConfig(QSPI_DataSize_TypeDef size)
{
800043ee:	1101                	addi	sp,sp,-32
800043f0:	ce22                	sw	s0,28(sp)
800043f2:	1000                	addi	s0,sp,32
800043f4:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DATASIZE(size));

	WRITE_REG(QSPI->QCC_bit.ABSIZ, size);
800043f8:	200407b7          	lui	a5,0x20040
800043fc:	fec42703          	lw	a4,-20(s0)
80004400:	8b0d                	andi	a4,a4,3
80004402:	0ff77713          	zext.b	a4,a4
80004406:	8b0d                	andi	a4,a4,3
80004408:	0742                	slli	a4,a4,0x10
8000440a:	4f90                	lw	a2,24(a5)
8000440c:	fffd06b7          	lui	a3,0xfffd0
80004410:	16fd                	addi	a3,a3,-1 # fffcffff <__data_source_start+0x7ffca98f>
80004412:	8ef1                	and	a3,a3,a2
80004414:	8f55                	or	a4,a4,a3
80004416:	cf98                	sw	a4,24(a5)
}
80004418:	0001                	nop
8000441a:	4472                	lw	s0,28(sp)
8000441c:	6105                	addi	sp,sp,32
8000441e:	8082                	ret

80004420 <QSPI_WaitCyclesConfig>:
  * @brief        QuadSPI
  * @param   waitCycles       0  31
  * @retval  void
  */
__STATIC_INLINE void QSPI_WaitCyclesConfig(uint32_t waitCycles)
{
80004420:	1101                	addi	sp,sp,-32
80004422:	ce22                	sw	s0,28(sp)
80004424:	1000                	addi	s0,sp,32
80004426:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DCYCS(waitCycles));

	WRITE_REG(QSPI->QCC_bit.DCYCS, waitCycles);
8000442a:	200407b7          	lui	a5,0x20040
8000442e:	fec42703          	lw	a4,-20(s0)
80004432:	8b7d                	andi	a4,a4,31
80004434:	0ff77713          	zext.b	a4,a4
80004438:	8b7d                	andi	a4,a4,31
8000443a:	074a                	slli	a4,a4,0x12
8000443c:	4f90                	lw	a2,24(a5)
8000443e:	ff8406b7          	lui	a3,0xff840
80004442:	16fd                	addi	a3,a3,-1 # ff83ffff <__data_source_start+0x7f83a98f>
80004444:	8ef1                	and	a3,a3,a2
80004446:	8f55                	or	a4,a4,a3
80004448:	cf98                	sw	a4,24(a5)
}
8000444a:	0001                	nop
8000444c:	4472                	lw	s0,28(sp)
8000444e:	6105                	addi	sp,sp,32
80004450:	8082                	ret

80004452 <QSPI_DataModeConfig>:
  * @brief        QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_DataModeConfig(QSPI_IOMode_TypeDef mode)
{
80004452:	1101                	addi	sp,sp,-32
80004454:	ce22                	sw	s0,28(sp)
80004456:	1000                	addi	s0,sp,32
80004458:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.DMOD, mode);
8000445c:	200407b7          	lui	a5,0x20040
80004460:	fec42703          	lw	a4,-20(s0)
80004464:	8b0d                	andi	a4,a4,3
80004466:	0ff77713          	zext.b	a4,a4
8000446a:	8b0d                	andi	a4,a4,3
8000446c:	0762                	slli	a4,a4,0x18
8000446e:	4f90                	lw	a2,24(a5)
80004470:	fd0006b7          	lui	a3,0xfd000
80004474:	16fd                	addi	a3,a3,-1 # fcffffff <__data_source_start+0x7cffa98f>
80004476:	8ef1                	and	a3,a3,a2
80004478:	8f55                	or	a4,a4,a3
8000447a:	cf98                	sw	a4,24(a5)
}
8000447c:	0001                	nop
8000447e:	4472                	lw	s0,28(sp)
80004480:	6105                	addi	sp,sp,32
80004482:	8082                	ret

80004484 <QSPI_DataDirectionConfig>:
  * @brief        QuadSPI
  * @param   dir     @ref QSPI_QSPI_Direction_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_DataDirectionConfig(QSPI_Direction_TypeDef dir)
{
80004484:	1101                	addi	sp,sp,-32
80004486:	ce22                	sw	s0,28(sp)
80004488:	1000                	addi	s0,sp,32
8000448a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DIR(dir));

	WRITE_REG(QSPI->QCC_bit.DIOD, dir);
8000448e:	200407b7          	lui	a5,0x20040
80004492:	fec42703          	lw	a4,-20(s0)
80004496:	8b0d                	andi	a4,a4,3
80004498:	0ff77713          	zext.b	a4,a4
8000449c:	8b0d                	andi	a4,a4,3
8000449e:	076a                	slli	a4,a4,0x1a
800044a0:	4f90                	lw	a2,24(a5)
800044a2:	f40006b7          	lui	a3,0xf4000
800044a6:	16fd                	addi	a3,a3,-1 # f3ffffff <__data_source_start+0x73ffa98f>
800044a8:	8ef1                	and	a3,a3,a2
800044aa:	8f55                	or	a4,a4,a3
800044ac:	cf98                	sw	a4,24(a5)
}
800044ae:	0001                	nop
800044b0:	4472                	lw	s0,28(sp)
800044b2:	6105                	addi	sp,sp,32
800044b4:	8082                	ret

800044b6 <QSPI_DataRateConfig>:
  * @brief      
  * @param   dataRate     @ref QSPI_QSPI_DataRate_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_DataRateConfig(QSPI_DataRate_TypeDef dataRate)
{
800044b6:	1101                	addi	sp,sp,-32
800044b8:	ce22                	sw	s0,28(sp)
800044ba:	1000                	addi	s0,sp,32
800044bc:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DATARATE(dataRate));

	WRITE_REG(QSPI->QCC_bit.DDRM, dataRate);
800044c0:	200407b7          	lui	a5,0x20040
800044c4:	fec42703          	lw	a4,-20(s0)
800044c8:	8b05                	andi	a4,a4,1
800044ca:	0ff77713          	zext.b	a4,a4
800044ce:	077e                	slli	a4,a4,0x1f
800044d0:	4f90                	lw	a2,24(a5)
800044d2:	800006b7          	lui	a3,0x80000
800044d6:	fff6c693          	not	a3,a3
800044da:	8ef1                	and	a3,a3,a2
800044dc:	8f55                	or	a4,a4,a3
800044de:	cf98                	sw	a4,24(a5)
}
800044e0:	0001                	nop
800044e2:	4472                	lw	s0,28(sp)
800044e4:	6105                	addi	sp,sp,32
800044e6:	8082                	ret

800044e8 <QSPI_DeInit>:
/**
  * @brief      QSPI   
  * @retval  void
  */
void QSPI_DeInit()
{
800044e8:	1141                	addi	sp,sp,-16
800044ea:	c606                	sw	ra,12(sp)
800044ec:	c422                	sw	s0,8(sp)
800044ee:	0800                	addi	s0,sp,16
	RCU_AHBRstCmd(RCU_AHBClk_QSPI, DISABLE);
800044f0:	4581                	li	a1,0
800044f2:	4541                	li	a0,16
800044f4:	3141                	jal	80004174 <RCU_AHBRstCmd>
    RCU_AHBRstCmd(RCU_AHBClk_QSPI, ENABLE);
800044f6:	4585                	li	a1,1
800044f8:	4541                	li	a0,16
800044fa:	39ad                	jal	80004174 <RCU_AHBRstCmd>
}
800044fc:	0001                	nop
800044fe:	40b2                	lw	ra,12(sp)
80004500:	4422                	lw	s0,8(sp)
80004502:	0141                	addi	sp,sp,16
80004504:	8082                	ret

80004506 <QSPI_SPI_Init>:
  * @param   InitStruct      @ref QSPI_SPI_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void QSPI_SPI_Init(QSPI_SPI_Init_TypeDef* InitStruct)
{
80004506:	1101                	addi	sp,sp,-32
80004508:	ce06                	sw	ra,28(sp)
8000450a:	cc22                	sw	s0,24(sp)
8000450c:	1000                	addi	s0,sp,32
8000450e:	fea42623          	sw	a0,-20(s0)
	QSPI_ModeConfig(QSPI_Mode_SPI);
80004512:	4501                	li	a0,0
80004514:	3979                	jal	800041b2 <QSPI_ModeConfig>
	QSPI_SPITransactionModeConfig(InitStruct->IOMode);
80004516:	fec42783          	lw	a5,-20(s0)
8000451a:	439c                	lw	a5,0(a5)
8000451c:	853e                	mv	a0,a5
8000451e:	3b4d                	jal	800042d0 <QSPI_SPITransactionModeConfig>
	QSPI_SPIDataRateConfig(InitStruct->dataRate);
80004520:	fec42783          	lw	a5,-20(s0)
80004524:	43dc                	lw	a5,4(a5)
80004526:	853e                	mv	a0,a5
80004528:	3b09                	jal	8000423a <QSPI_SPIDataRateConfig>
	QSPI_SetWordLength(InitStruct->dataWidth);
8000452a:	fec42783          	lw	a5,-20(s0)
8000452e:	479c                	lw	a5,8(a5)
80004530:	853e                	mv	a0,a5
80004532:	39d1                	jal	80004206 <QSPI_SetWordLength>
	QSPI_TxCmd(InitStruct->TxEnable);
80004534:	fec42783          	lw	a5,-20(s0)
80004538:	47dc                	lw	a5,12(a5)
8000453a:	853e                	mv	a0,a5
8000453c:	3b05                	jal	8000426c <QSPI_TxCmd>
	QSPI_RxCmd(InitStruct->RxEnable);
8000453e:	fec42783          	lw	a5,-20(s0)
80004542:	4b9c                	lw	a5,16(a5)
80004544:	853e                	mv	a0,a5
80004546:	3ba1                	jal	8000429e <QSPI_RxCmd>
	QSPI_SCKDivConfig(InitStruct->SCKDiv);
80004548:	fec42783          	lw	a5,-20(s0)
8000454c:	4bdc                	lw	a5,20(a5)
8000454e:	853e                	mv	a0,a5
80004550:	3951                	jal	800041e4 <QSPI_SCKDivConfig>
}
80004552:	0001                	nop
80004554:	40f2                	lw	ra,28(sp)
80004556:	4462                	lw	s0,24(sp)
80004558:	6105                	addi	sp,sp,32
8000455a:	8082                	ret

8000455c <QSPI_SPI_StructInit>:
  * @param   InitStruct      @ref QSPI_SPI_Init_TypeDef,
  *                        .
  * @retval  void
  */
void QSPI_SPI_StructInit(QSPI_SPI_Init_TypeDef* InitStruct)
{
8000455c:	1101                	addi	sp,sp,-32
8000455e:	ce22                	sw	s0,28(sp)
80004560:	1000                	addi	s0,sp,32
80004562:	fea42623          	sw	a0,-20(s0)
    InitStruct->IOMode = QSPI_SPI_IOMode_Single;
80004566:	fec42783          	lw	a5,-20(s0)
8000456a:	0007a023          	sw	zero,0(a5) # 20040000 <STACK_SIZE+0x2003f800>
    InitStruct->dataRate = QSPI_SPI_DataRate_Single;
8000456e:	fec42783          	lw	a5,-20(s0)
80004572:	0007a223          	sw	zero,4(a5)
    InitStruct->dataWidth = 0x1;
80004576:	fec42783          	lw	a5,-20(s0)
8000457a:	4705                	li	a4,1
8000457c:	c798                	sw	a4,8(a5)
    InitStruct->TxEnable = DISABLE;
8000457e:	fec42783          	lw	a5,-20(s0)
80004582:	0007a623          	sw	zero,12(a5)
    InitStruct->RxEnable = DISABLE;
80004586:	fec42783          	lw	a5,-20(s0)
8000458a:	0007a823          	sw	zero,16(a5)
    InitStruct->SCKDiv = 0x0;
8000458e:	fec42783          	lw	a5,-20(s0)
80004592:	0007aa23          	sw	zero,20(a5)
}
80004596:	0001                	nop
80004598:	4472                	lw	s0,28(sp)
8000459a:	6105                	addi	sp,sp,32
8000459c:	8082                	ret

8000459e <QSPI_Init>:
  * @param   InitStruct      @ref QSPI_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void QSPI_Init(QSPI_Init_TypeDef* InitStruct)
{
8000459e:	1101                	addi	sp,sp,-32
800045a0:	ce06                	sw	ra,28(sp)
800045a2:	cc22                	sw	s0,24(sp)
800045a4:	1000                	addi	s0,sp,32
800045a6:	fea42623          	sw	a0,-20(s0)
    QSPI_ModeConfig(QSPI_Mode_QSPI);
800045aa:	4509                	li	a0,2
800045ac:	3119                	jal	800041b2 <QSPI_ModeConfig>

	QSPI_InstructionConfig(InitStruct->instruction);
800045ae:	fec42783          	lw	a5,-20(s0)
800045b2:	0007c783          	lbu	a5,0(a5)
800045b6:	853e                	mv	a0,a5
800045b8:	3b99                	jal	8000430e <QSPI_InstructionConfig>
	QSPI_InstructionModeConfig(InitStruct->instructionMode);
800045ba:	fec42783          	lw	a5,-20(s0)
800045be:	43dc                	lw	a5,4(a5)
800045c0:	853e                	mv	a0,a5
800045c2:	33b5                	jal	8000432e <QSPI_InstructionModeConfig>
	QSPI_AddressModeConfig(InitStruct->addressMode);
800045c4:	fec42783          	lw	a5,-20(s0)
800045c8:	479c                	lw	a5,8(a5)
800045ca:	853e                	mv	a0,a5
800045cc:	3b41                	jal	8000435c <QSPI_AddressModeConfig>
	QSPI_AddressSizeConfig(InitStruct->addressSize);
800045ce:	fec42783          	lw	a5,-20(s0)
800045d2:	47dc                	lw	a5,12(a5)
800045d4:	853e                	mv	a0,a5
800045d6:	3b65                	jal	8000438e <QSPI_AddressSizeConfig>
	QSPI_AdditionalModeConfig(InitStruct->additionalMode);
800045d8:	fec42783          	lw	a5,-20(s0)
800045dc:	4b9c                	lw	a5,16(a5)
800045de:	853e                	mv	a0,a5
800045e0:	3bf9                	jal	800043be <QSPI_AdditionalModeConfig>
	QSPI_AdditionalSizeConfig(InitStruct->additionalSize);
800045e2:	fec42783          	lw	a5,-20(s0)
800045e6:	4bdc                	lw	a5,20(a5)
800045e8:	853e                	mv	a0,a5
800045ea:	3511                	jal	800043ee <QSPI_AdditionalSizeConfig>
	QSPI_WaitCyclesConfig(InitStruct->waitCycles);
800045ec:	fec42783          	lw	a5,-20(s0)
800045f0:	4f9c                	lw	a5,24(a5)
800045f2:	853e                	mv	a0,a5
800045f4:	3535                	jal	80004420 <QSPI_WaitCyclesConfig>
	QSPI_DataModeConfig(InitStruct->dataMode);
800045f6:	fec42783          	lw	a5,-20(s0)
800045fa:	4fdc                	lw	a5,28(a5)
800045fc:	853e                	mv	a0,a5
800045fe:	3d91                	jal	80004452 <QSPI_DataModeConfig>
	QSPI_DataDirectionConfig(InitStruct->dataDirection);
80004600:	fec42783          	lw	a5,-20(s0)
80004604:	539c                	lw	a5,32(a5)
80004606:	853e                	mv	a0,a5
80004608:	3db5                	jal	80004484 <QSPI_DataDirectionConfig>
	QSPI_DataRateConfig(InitStruct->dataRate);
8000460a:	fec42783          	lw	a5,-20(s0)
8000460e:	53dc                	lw	a5,36(a5)
80004610:	853e                	mv	a0,a5
80004612:	3555                	jal	800044b6 <QSPI_DataRateConfig>
	QSPI_SCKDivConfig(InitStruct->SCKDiv);
80004614:	fec42783          	lw	a5,-20(s0)
80004618:	579c                	lw	a5,40(a5)
8000461a:	853e                	mv	a0,a5
8000461c:	36e1                	jal	800041e4 <QSPI_SCKDivConfig>
}
8000461e:	0001                	nop
80004620:	40f2                	lw	ra,28(sp)
80004622:	4462                	lw	s0,24(sp)
80004624:	6105                	addi	sp,sp,32
80004626:	8082                	ret

80004628 <QSPI_StructInit>:
  * @param   InitStruct      @ref QSPI_Init_TypeDef,
  *                        .
  * @retval  void
  */
void QSPI_StructInit(QSPI_Init_TypeDef* InitStruct)
{
80004628:	1101                	addi	sp,sp,-32
8000462a:	ce22                	sw	s0,28(sp)
8000462c:	1000                	addi	s0,sp,32
8000462e:	fea42623          	sw	a0,-20(s0)
	InitStruct->instruction = 0x0;
80004632:	fec42783          	lw	a5,-20(s0)
80004636:	00078023          	sb	zero,0(a5)
	InitStruct->instructionMode = QSPI_Lines_No;
8000463a:	fec42783          	lw	a5,-20(s0)
8000463e:	0007a223          	sw	zero,4(a5)
	InitStruct->addressMode = QSPI_Lines_No;
80004642:	fec42783          	lw	a5,-20(s0)
80004646:	0007a423          	sw	zero,8(a5)
	InitStruct->addressSize = QSPI_DataSize_8;
8000464a:	fec42783          	lw	a5,-20(s0)
8000464e:	0007a623          	sw	zero,12(a5)
	InitStruct->additionalMode = QSPI_Lines_No;
80004652:	fec42783          	lw	a5,-20(s0)
80004656:	0007a823          	sw	zero,16(a5)
	InitStruct->additionalSize = QSPI_DataSize_8;
8000465a:	fec42783          	lw	a5,-20(s0)
8000465e:	0007aa23          	sw	zero,20(a5)
	InitStruct->waitCycles = 0x0;
80004662:	fec42783          	lw	a5,-20(s0)
80004666:	0007ac23          	sw	zero,24(a5)
	InitStruct->dataMode = QSPI_Lines_No;
8000466a:	fec42783          	lw	a5,-20(s0)
8000466e:	0007ae23          	sw	zero,28(a5)
	InitStruct->dataDirection = QSPI_Direction_Write;
80004672:	fec42783          	lw	a5,-20(s0)
80004676:	0207a023          	sw	zero,32(a5)
	InitStruct->dataRate = QSPI_DataRate_Single;
8000467a:	fec42783          	lw	a5,-20(s0)
8000467e:	0207a223          	sw	zero,36(a5)
	InitStruct->SCKDiv = 0x0;
80004682:	fec42783          	lw	a5,-20(s0)
80004686:	0207a423          	sw	zero,40(a5)
}
8000468a:	0001                	nop
8000468c:	4472                	lw	s0,28(sp)
8000468e:	6105                	addi	sp,sp,32
80004690:	8082                	ret

80004692 <RCU_SysClkConfig>:
{
80004692:	1101                	addi	sp,sp,-32
80004694:	ce22                	sw	s0,28(sp)
80004696:	1000                	addi	s0,sp,32
80004698:	fea42623          	sw	a0,-20(s0)
    WRITE_REG(RCU->SYSCLKCFG_bit.SRC, SysClk);
8000469c:	3000e7b7          	lui	a5,0x3000e
800046a0:	fec42703          	lw	a4,-20(s0)
800046a4:	8b0d                	andi	a4,a4,3
800046a6:	0ff77713          	zext.b	a4,a4
800046aa:	8b0d                	andi	a4,a4,3
800046ac:	5b94                	lw	a3,48(a5)
800046ae:	9af1                	andi	a3,a3,-4
800046b0:	8f55                	or	a4,a4,a3
800046b2:	db98                	sw	a4,48(a5)
}
800046b4:	0001                	nop
800046b6:	4472                	lw	s0,28(sp)
800046b8:	6105                	addi	sp,sp,32
800046ba:	8082                	ret

800046bc <RCU_SysClkStatus>:
{
800046bc:	1141                	addi	sp,sp,-16
800046be:	c622                	sw	s0,12(sp)
800046c0:	0800                	addi	s0,sp,16
    return (RCU_SysClk_TypeDef)READ_REG(RCU->CLKSTAT_bit.SRC);
800046c2:	3000e7b7          	lui	a5,0x3000e
800046c6:	5fdc                	lw	a5,60(a5)
800046c8:	8b8d                	andi	a5,a5,3
800046ca:	0ff7f793          	zext.b	a5,a5
}
800046ce:	853e                	mv	a0,a5
800046d0:	4432                	lw	s0,12(sp)
800046d2:	0141                	addi	sp,sp,16
800046d4:	8082                	ret

800046d6 <getSysClkFreq>:
  * @brief        
  * @param   Clk    
  * @retval  Val   
  */
static uint32_t getSysClkFreq(RCU_SysClk_TypeDef Clk)
{
800046d6:	7179                	addi	sp,sp,-48
800046d8:	d622                	sw	s0,44(sp)
800046da:	1800                	addi	s0,sp,48
800046dc:	fca42e23          	sw	a0,-36(s0)
    uint32_t clk_freq = 0;
800046e0:	fe042623          	sw	zero,-20(s0)

    switch (Clk) {
800046e4:	fdc42703          	lw	a4,-36(s0)
800046e8:	478d                	li	a5,3
800046ea:	02f70063          	beq	a4,a5,8000470a <getSysClkFreq+0x34>
800046ee:	fdc42703          	lw	a4,-36(s0)
800046f2:	478d                	li	a5,3
800046f4:	00e7ee63          	bltu	a5,a4,80004710 <getSysClkFreq+0x3a>
800046f8:	fdc42703          	lw	a4,-36(s0)
800046fc:	4789                	li	a5,2
800046fe:	00f70863          	beq	a4,a5,8000470e <getSysClkFreq+0x38>
80004702:	fdc42703          	lw	a4,-36(s0)
80004706:	4789                	li	a5,2
80004708:	a021                	j	80004710 <getSysClkFreq+0x3a>
    case RCU_SysClk_SysPLL0Clk:
        //clk_freq = RCU_GetSysPLL0ClkFreq();
        break;
    case RCU_SysClk_LsiClk:
        //clk_freq = RCU_GetLsiClkFreq();
        break;
8000470a:	0001                	nop
8000470c:	a011                	j	80004710 <getSysClkFreq+0x3a>
        break;
8000470e:	0001                	nop
    }

    return clk_freq;
80004710:	fec42783          	lw	a5,-20(s0)
}
80004714:	853e                	mv	a0,a5
80004716:	5432                	lw	s0,44(sp)
80004718:	6145                	addi	sp,sp,48
8000471a:	8082                	ret

8000471c <getPeriphClkFreq>:
  * @brief        
  * @param   Clk    
  * @retval  Val   
  */
static uint32_t getPeriphClkFreq(RCU_PeriphClk_TypeDef Clk)
{
8000471c:	7179                	addi	sp,sp,-48
8000471e:	d622                	sw	s0,44(sp)
80004720:	1800                	addi	s0,sp,48
80004722:	fca42e23          	sw	a0,-36(s0)
    uint32_t clk_freq = 0;
80004726:	fe042623          	sw	zero,-20(s0)

    switch (Clk) {
8000472a:	fdc42703          	lw	a4,-36(s0)
8000472e:	478d                	li	a5,3
80004730:	02f70063          	beq	a4,a5,80004750 <getPeriphClkFreq+0x34>
80004734:	fdc42703          	lw	a4,-36(s0)
80004738:	478d                	li	a5,3
8000473a:	00e7ee63          	bltu	a5,a4,80004756 <getPeriphClkFreq+0x3a>
8000473e:	fdc42703          	lw	a4,-36(s0)
80004742:	4789                	li	a5,2
80004744:	00f70863          	beq	a4,a5,80004754 <getPeriphClkFreq+0x38>
80004748:	fdc42703          	lw	a4,-36(s0)
8000474c:	4789                	li	a5,2
8000474e:	a021                	j	80004756 <getPeriphClkFreq+0x3a>
    case RCU_PeriphClk_SysPLL0Clk:
        //clk_freq = RCU_GetPLLDivClkFreq();
        break;
    case RCU_PeriphClk_SysPLL1Clk:
        //clk_freq = RCU_GetPLLExtClkFreq();
        break;
80004750:	0001                	nop
80004752:	a011                	j	80004756 <getPeriphClkFreq+0x3a>
        break;
80004754:	0001                	nop
    }

    return clk_freq;
80004756:	fec42783          	lw	a5,-20(s0)
}
8000475a:	853e                	mv	a0,a5
8000475c:	5432                	lw	s0,44(sp)
8000475e:	6145                	addi	sp,sp,48
80004760:	8082                	ret

80004762 <getSysPeriphClkFreq>:
  * @brief        
  * @param   Clk    
  * @retval  Val   
  */
static uint32_t getSysPeriphClkFreq(RCU_PeriphClk_TypeDef Clk)
{
80004762:	7179                	addi	sp,sp,-48
80004764:	d622                	sw	s0,44(sp)
80004766:	1800                	addi	s0,sp,48
80004768:	fca42e23          	sw	a0,-36(s0)
    uint32_t clk_freq = 0;
8000476c:	fe042623          	sw	zero,-20(s0)

    switch (Clk) {
80004770:	fdc42703          	lw	a4,-36(s0)
80004774:	478d                	li	a5,3
80004776:	02f70063          	beq	a4,a5,80004796 <getSysPeriphClkFreq+0x34>
8000477a:	fdc42703          	lw	a4,-36(s0)
8000477e:	478d                	li	a5,3
80004780:	00e7ee63          	bltu	a5,a4,8000479c <getSysPeriphClkFreq+0x3a>
80004784:	fdc42703          	lw	a4,-36(s0)
80004788:	4789                	li	a5,2
8000478a:	00f70863          	beq	a4,a5,8000479a <getSysPeriphClkFreq+0x38>
8000478e:	fdc42703          	lw	a4,-36(s0)
80004792:	4789                	li	a5,2
80004794:	a021                	j	8000479c <getSysPeriphClkFreq+0x3a>
    case RCU_PeriphClk_SysPLL0Clk:
        //clk_freq = RCU_GetSysClkFreq();
        break;
    case RCU_PeriphClk_SysPLL1Clk:
        //clk_freq = RCU_GetPLLClkFreq();
        break;
80004796:	0001                	nop
80004798:	a011                	j	8000479c <getSysPeriphClkFreq+0x3a>
        break;
8000479a:	0001                	nop
    }

    return clk_freq;
8000479c:	fec42783          	lw	a5,-20(s0)
}
800047a0:	853e                	mv	a0,a5
800047a2:	5432                	lw	s0,44(sp)
800047a4:	6145                	addi	sp,sp,48
800047a6:	8082                	ret

800047a8 <RCU_GetHSIClkFreq>:
/**
  * @brief        HSICLK
  * @retval  Val   
  */
uint32_t RCU_GetHSIClkFreq()
{
800047a8:	1141                	addi	sp,sp,-16
800047aa:	c622                	sw	s0,12(sp)
800047ac:	0800                	addi	s0,sp,16
    return HSICLK_VAL;
800047ae:	000f47b7          	lui	a5,0xf4
800047b2:	24078793          	addi	a5,a5,576 # f4240 <STACK_SIZE+0xf3a40>
}
800047b6:	853e                	mv	a0,a5
800047b8:	4432                	lw	s0,12(sp)
800047ba:	0141                	addi	sp,sp,16
800047bc:	8082                	ret

800047be <RCU_GetHSEClkFreq>:
/**
  * @brief        HSECLK
  * @retval  Val   
  */
uint32_t RCU_GetHSEClkFreq()
{
800047be:	1141                	addi	sp,sp,-16
800047c0:	c622                	sw	s0,12(sp)
800047c2:	0800                	addi	s0,sp,16
    return HSECLK_VAL;
800047c4:	00f427b7          	lui	a5,0xf42
800047c8:	40078793          	addi	a5,a5,1024 # f42400 <STACK_SIZE+0xf41c00>
}
800047cc:	853e                	mv	a0,a5
800047ce:	4432                	lw	s0,12(sp)
800047d0:	0141                	addi	sp,sp,16
800047d2:	8082                	ret

800047d4 <RCU_GetLsiClkFreq1>:
/**
  * @brief        LSICLK
  * @retval  Val   
  */
uint32_t RCU_GetLsiClkFreq1()
{
800047d4:	1141                	addi	sp,sp,-16
800047d6:	c622                	sw	s0,12(sp)
800047d8:	0800                	addi	s0,sp,16
    return (uint32_t)LSICLK_VAL;
800047da:	67a1                	lui	a5,0x8
800047dc:	d0078793          	addi	a5,a5,-768 # 7d00 <STACK_SIZE+0x7500>
}
800047e0:	853e                	mv	a0,a5
800047e2:	4432                	lw	s0,12(sp)
800047e4:	0141                	addi	sp,sp,16
800047e6:	8082                	ret

800047e8 <RCU_GetSysPLL0ClkFreq1>:
/**
  * @brief        SYSPLL0CLK
  * @retval  Val   
  */
uint32_t RCU_GetSysPLL0ClkFreq1()
{
800047e8:	7179                	addi	sp,sp,-48
800047ea:	d622                	sw	s0,44(sp)
800047ec:	1800                	addi	s0,sp,48
    uint32_t pll_div0a, pll_div0b, pll_div1a, pll_div1b , pll_fracdiv, pll_fbdiv, pll_refdiv, pll_refclk;

    pll_div0a = READ_REG(RCU->PLLSYSCFG0_bit.PD0A)+1;
800047ee:	3000e7b7          	lui	a5,0x3000e
800047f2:	4bbc                	lw	a5,80(a5)
800047f4:	83b5                	srli	a5,a5,0xd
800047f6:	8b9d                	andi	a5,a5,7
800047f8:	0ff7f793          	zext.b	a5,a5
800047fc:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
800047fe:	fef42623          	sw	a5,-20(s0)
    pll_div0b = READ_REG(RCU->PLLSYSCFG0_bit.PD0B)+1;
80004802:	3000e7b7          	lui	a5,0x3000e
80004806:	4bbc                	lw	a5,80(a5)
80004808:	83c1                	srli	a5,a5,0x10
8000480a:	03f7f793          	andi	a5,a5,63
8000480e:	0ff7f793          	zext.b	a5,a5
80004812:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
80004814:	fef42423          	sw	a5,-24(s0)
    pll_fbdiv = READ_REG(RCU->PLLSYSCFG2_bit.FBDIV);
80004818:	3000e7b7          	lui	a5,0x3000e
8000481c:	4fbc                	lw	a5,88(a5)
8000481e:	873e                	mv	a4,a5
80004820:	6785                	lui	a5,0x1
80004822:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
80004824:	8ff9                	and	a5,a5,a4
80004826:	07c2                	slli	a5,a5,0x10
80004828:	83c1                	srli	a5,a5,0x10
8000482a:	fef42223          	sw	a5,-28(s0)
    pll_refdiv = READ_REG(RCU->PLLSYSCFG0_bit.REFDIV);
8000482e:	3000e7b7          	lui	a5,0x3000e
80004832:	4bbc                	lw	a5,80(a5)
80004834:	839d                	srli	a5,a5,0x7
80004836:	03f7f793          	andi	a5,a5,63
8000483a:	0ff7f793          	zext.b	a5,a5
8000483e:	fef42023          	sw	a5,-32(s0)
    pll_refclk = HSECLK_VAL;
80004842:	00f427b7          	lui	a5,0xf42
80004846:	40078793          	addi	a5,a5,1024 # f42400 <STACK_SIZE+0xf41c00>
8000484a:	fcf42e23          	sw	a5,-36(s0)

    return (uint32_t)((pll_refclk * pll_fbdiv) / (pll_refdiv * pll_div0a * pll_div0b));
8000484e:	fdc42703          	lw	a4,-36(s0)
80004852:	fe442783          	lw	a5,-28(s0)
80004856:	02f70733          	mul	a4,a4,a5
8000485a:	fe042683          	lw	a3,-32(s0)
8000485e:	fec42783          	lw	a5,-20(s0)
80004862:	02f686b3          	mul	a3,a3,a5
80004866:	fe842783          	lw	a5,-24(s0)
8000486a:	02f687b3          	mul	a5,a3,a5
8000486e:	02f757b3          	divu	a5,a4,a5
}
80004872:	853e                	mv	a0,a5
80004874:	5432                	lw	s0,44(sp)
80004876:	6145                	addi	sp,sp,48
80004878:	8082                	ret

8000487a <RCU_GetSysClkFreq>:
/**
  * @brief      SYSCLK
  * @retval  Val   
  */
uint32_t RCU_GetSysClkFreq()
{
8000487a:	1101                	addi	sp,sp,-32
8000487c:	ce06                	sw	ra,28(sp)
8000487e:	cc22                	sw	s0,24(sp)
80004880:	1000                	addi	s0,sp,32
    RCU_SysClk_TypeDef sys_clk;

    sys_clk = RCU_SysClkStatus();
80004882:	3d2d                	jal	800046bc <RCU_SysClkStatus>
80004884:	fea42623          	sw	a0,-20(s0)

    return getSysClkFreq(sys_clk);
80004888:	fec42503          	lw	a0,-20(s0)
8000488c:	35a9                	jal	800046d6 <getSysClkFreq>
8000488e:	87aa                	mv	a5,a0
}
80004890:	853e                	mv	a0,a5
80004892:	40f2                	lw	ra,28(sp)
80004894:	4462                	lw	s0,24(sp)
80004896:	6105                	addi	sp,sp,32
80004898:	8082                	ret

8000489a <RCU_GetUARTClkFreq>:
  * @brief      UARTCLK
  * @param   UARTx_Num     UART
  * @retval  Val   
  */
uint32_t RCU_GetUARTClkFreq(UART_Num_TypeDef UARTx_Num)
{
8000489a:	7179                	addi	sp,sp,-48
8000489c:	d606                	sw	ra,44(sp)
8000489e:	d422                	sw	s0,40(sp)
800048a0:	1800                	addi	s0,sp,48
800048a2:	fca42e23          	sw	a0,-36(s0)
    RCU_PeriphClk_TypeDef uart_clk;
    uint32_t div_val;

    uart_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.CLKSEL);
800048a6:	3000e737          	lui	a4,0x3000e
800048aa:	fdc42783          	lw	a5,-36(s0)
800048ae:	07f1                	addi	a5,a5,28
800048b0:	078a                	slli	a5,a5,0x2
800048b2:	97ba                	add	a5,a5,a4
800048b4:	439c                	lw	a5,0(a5)
800048b6:	83c1                	srli	a5,a5,0x10
800048b8:	8b8d                	andi	a5,a5,3
800048ba:	0ff7f793          	zext.b	a5,a5
800048be:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.DIVEN))
800048c2:	3000e737          	lui	a4,0x3000e
800048c6:	fdc42783          	lw	a5,-36(s0)
800048ca:	07f1                	addi	a5,a5,28
800048cc:	078a                	slli	a5,a5,0x2
800048ce:	97ba                	add	a5,a5,a4
800048d0:	439c                	lw	a5,0(a5)
800048d2:	83d1                	srli	a5,a5,0x14
800048d4:	8b85                	andi	a5,a5,1
800048d6:	0ff7f793          	zext.b	a5,a5
800048da:	c39d                	beqz	a5,80004900 <RCU_GetUARTClkFreq+0x66>
        div_val = 2 * (READ_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.DIVN) + 1);
800048dc:	3000e737          	lui	a4,0x3000e
800048e0:	fdc42783          	lw	a5,-36(s0)
800048e4:	07f1                	addi	a5,a5,28
800048e6:	078a                	slli	a5,a5,0x2
800048e8:	97ba                	add	a5,a5,a4
800048ea:	439c                	lw	a5,0(a5)
800048ec:	83e1                	srli	a5,a5,0x18
800048ee:	03f7f793          	andi	a5,a5,63
800048f2:	0ff7f793          	zext.b	a5,a5
800048f6:	0785                	addi	a5,a5,1
800048f8:	0786                	slli	a5,a5,0x1
800048fa:	fef42623          	sw	a5,-20(s0)
800048fe:	a021                	j	80004906 <RCU_GetUARTClkFreq+0x6c>
    else
        div_val = 1;
80004900:	4785                	li	a5,1
80004902:	fef42623          	sw	a5,-20(s0)

    return getPeriphClkFreq(uart_clk) / div_val;
80004906:	fe842503          	lw	a0,-24(s0)
8000490a:	3d09                	jal	8000471c <getPeriphClkFreq>
8000490c:	872a                	mv	a4,a0
8000490e:	fec42783          	lw	a5,-20(s0)
80004912:	02f757b3          	divu	a5,a4,a5
}
80004916:	853e                	mv	a0,a5
80004918:	50b2                	lw	ra,44(sp)
8000491a:	5422                	lw	s0,40(sp)
8000491c:	6145                	addi	sp,sp,48
8000491e:	8082                	ret

80004920 <RCU_GetSPIClkFreq>:
  * @brief      SPICLK
  * @param   SPIx_Num     SPI
  * @retval  Val   
  */
uint32_t RCU_GetSPIClkFreq(SPI_Num_TypeDef SPIx_Num)
{
80004920:	7179                	addi	sp,sp,-48
80004922:	d606                	sw	ra,44(sp)
80004924:	d422                	sw	s0,40(sp)
80004926:	1800                	addi	s0,sp,48
80004928:	fca42e23          	sw	a0,-36(s0)
    RCU_PeriphClk_TypeDef spi_clk;
    uint32_t div_val;

    spi_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.CLKSEL);
8000492c:	3000e737          	lui	a4,0x3000e
80004930:	fdc42783          	lw	a5,-36(s0)
80004934:	02478793          	addi	a5,a5,36
80004938:	078a                	slli	a5,a5,0x2
8000493a:	97ba                	add	a5,a5,a4
8000493c:	43dc                	lw	a5,4(a5)
8000493e:	83c1                	srli	a5,a5,0x10
80004940:	8b8d                	andi	a5,a5,3
80004942:	0ff7f793          	zext.b	a5,a5
80004946:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.DIVEN))
8000494a:	3000e737          	lui	a4,0x3000e
8000494e:	fdc42783          	lw	a5,-36(s0)
80004952:	02478793          	addi	a5,a5,36
80004956:	078a                	slli	a5,a5,0x2
80004958:	97ba                	add	a5,a5,a4
8000495a:	43dc                	lw	a5,4(a5)
8000495c:	83d1                	srli	a5,a5,0x14
8000495e:	8b85                	andi	a5,a5,1
80004960:	0ff7f793          	zext.b	a5,a5
80004964:	c785                	beqz	a5,8000498c <RCU_GetSPIClkFreq+0x6c>
        div_val = 2 * (READ_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.DIVN) + 1);
80004966:	3000e737          	lui	a4,0x3000e
8000496a:	fdc42783          	lw	a5,-36(s0)
8000496e:	02478793          	addi	a5,a5,36
80004972:	078a                	slli	a5,a5,0x2
80004974:	97ba                	add	a5,a5,a4
80004976:	43dc                	lw	a5,4(a5)
80004978:	83e1                	srli	a5,a5,0x18
8000497a:	03f7f793          	andi	a5,a5,63
8000497e:	0ff7f793          	zext.b	a5,a5
80004982:	0785                	addi	a5,a5,1
80004984:	0786                	slli	a5,a5,0x1
80004986:	fef42623          	sw	a5,-20(s0)
8000498a:	a021                	j	80004992 <RCU_GetSPIClkFreq+0x72>
    else
        div_val = 1;
8000498c:	4785                	li	a5,1
8000498e:	fef42623          	sw	a5,-20(s0)

    return getPeriphClkFreq(spi_clk) / div_val;
80004992:	fe842503          	lw	a0,-24(s0)
80004996:	3359                	jal	8000471c <getPeriphClkFreq>
80004998:	872a                	mv	a4,a0
8000499a:	fec42783          	lw	a5,-20(s0)
8000499e:	02f757b3          	divu	a5,a4,a5
}
800049a2:	853e                	mv	a0,a5
800049a4:	50b2                	lw	ra,44(sp)
800049a6:	5422                	lw	s0,40(sp)
800049a8:	6145                	addi	sp,sp,48
800049aa:	8082                	ret

800049ac <RCU_GetADCSARClkFreq>:
/**
  * @brief      ADCCLK
  * @retval  Val   
  */
uint32_t RCU_GetADCSARClkFreq()
{
800049ac:	1101                	addi	sp,sp,-32
800049ae:	ce06                	sw	ra,28(sp)
800049b0:	cc22                	sw	s0,24(sp)
800049b2:	1000                	addi	s0,sp,32
    RCU_PeriphClk_TypeDef adc_clk;
    uint32_t div_val;

    adc_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->ADCSARCLKCFG_bit.CLKSEL);
800049b4:	3000e7b7          	lui	a5,0x3000e
800049b8:	0b07a783          	lw	a5,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
800049bc:	83c1                	srli	a5,a5,0x10
800049be:	8b8d                	andi	a5,a5,3
800049c0:	0ff7f793          	zext.b	a5,a5
800049c4:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->ADCSARCLKCFG_bit.DIVEN))
800049c8:	3000e7b7          	lui	a5,0x3000e
800049cc:	0b07a783          	lw	a5,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
800049d0:	83d1                	srli	a5,a5,0x14
800049d2:	8b85                	andi	a5,a5,1
800049d4:	0ff7f793          	zext.b	a5,a5
800049d8:	cf99                	beqz	a5,800049f6 <RCU_GetADCSARClkFreq+0x4a>
        div_val = 2 * (READ_REG(RCU->ADCSARCLKCFG_bit.DIVN) + 1);
800049da:	3000e7b7          	lui	a5,0x3000e
800049de:	0b07a783          	lw	a5,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
800049e2:	83e1                	srli	a5,a5,0x18
800049e4:	03f7f793          	andi	a5,a5,63
800049e8:	0ff7f793          	zext.b	a5,a5
800049ec:	0785                	addi	a5,a5,1
800049ee:	0786                	slli	a5,a5,0x1
800049f0:	fef42623          	sw	a5,-20(s0)
800049f4:	a021                	j	800049fc <RCU_GetADCSARClkFreq+0x50>
    else
        div_val = 1;
800049f6:	4785                	li	a5,1
800049f8:	fef42623          	sw	a5,-20(s0)

    return getPeriphClkFreq(adc_clk) / div_val;
800049fc:	fe842503          	lw	a0,-24(s0)
80004a00:	3b31                	jal	8000471c <getPeriphClkFreq>
80004a02:	872a                	mv	a4,a0
80004a04:	fec42783          	lw	a5,-20(s0)
80004a08:	02f757b3          	divu	a5,a4,a5
}
80004a0c:	853e                	mv	a0,a5
80004a0e:	40f2                	lw	ra,28(sp)
80004a10:	4462                	lw	s0,24(sp)
80004a12:	6105                	addi	sp,sp,32
80004a14:	8082                	ret

80004a16 <RCU_GetWDTClkFreq>:
/**
  * @brief      WDTCLK
  * @retval  Val   
  */
uint32_t RCU_GetWDTClkFreq()
{
80004a16:	1101                	addi	sp,sp,-32
80004a18:	ce06                	sw	ra,28(sp)
80004a1a:	cc22                	sw	s0,24(sp)
80004a1c:	1000                	addi	s0,sp,32
    RCU_PeriphClk_TypeDef wdt_clk;
    uint32_t div_val;

    wdt_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->WDOGCLKCFG_bit.CLKSEL);
80004a1e:	3000e7b7          	lui	a5,0x3000e
80004a22:	0b87a783          	lw	a5,184(a5) # 3000e0b8 <STACK_SIZE+0x3000d8b8>
80004a26:	83c1                	srli	a5,a5,0x10
80004a28:	8b8d                	andi	a5,a5,3
80004a2a:	0ff7f793          	zext.b	a5,a5
80004a2e:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->WDOGCLKCFG_bit.DIVEN))
80004a32:	3000e7b7          	lui	a5,0x3000e
80004a36:	0b87a783          	lw	a5,184(a5) # 3000e0b8 <STACK_SIZE+0x3000d8b8>
80004a3a:	83d1                	srli	a5,a5,0x14
80004a3c:	8b85                	andi	a5,a5,1
80004a3e:	0ff7f793          	zext.b	a5,a5
80004a42:	cf99                	beqz	a5,80004a60 <RCU_GetWDTClkFreq+0x4a>
        div_val = 2 * (READ_REG(RCU->WDOGCLKCFG_bit.DIVN) + 1);
80004a44:	3000e7b7          	lui	a5,0x3000e
80004a48:	0b87a783          	lw	a5,184(a5) # 3000e0b8 <STACK_SIZE+0x3000d8b8>
80004a4c:	83e1                	srli	a5,a5,0x18
80004a4e:	03f7f793          	andi	a5,a5,63
80004a52:	0ff7f793          	zext.b	a5,a5
80004a56:	0785                	addi	a5,a5,1
80004a58:	0786                	slli	a5,a5,0x1
80004a5a:	fef42623          	sw	a5,-20(s0)
80004a5e:	a021                	j	80004a66 <RCU_GetWDTClkFreq+0x50>
    else
        div_val = 1;
80004a60:	4785                	li	a5,1
80004a62:	fef42623          	sw	a5,-20(s0)

    return getSysPeriphClkFreq(wdt_clk) / div_val;
80004a66:	fe842503          	lw	a0,-24(s0)
80004a6a:	39e5                	jal	80004762 <getSysPeriphClkFreq>
80004a6c:	872a                	mv	a4,a0
80004a6e:	fec42783          	lw	a5,-20(s0)
80004a72:	02f757b3          	divu	a5,a4,a5
}
80004a76:	853e                	mv	a0,a5
80004a78:	40f2                	lw	ra,28(sp)
80004a7a:	4462                	lw	s0,24(sp)
80004a7c:	6105                	addi	sp,sp,32
80004a7e:	8082                	ret

80004a80 <RCU_GetClkOutFreq>:
/**
  * @brief      CLKOUT
  * @retval  Val   
  */
uint32_t RCU_GetClkOutFreq()
{
80004a80:	1101                	addi	sp,sp,-32
80004a82:	ce06                	sw	ra,28(sp)
80004a84:	cc22                	sw	s0,24(sp)
80004a86:	1000                	addi	s0,sp,32
    RCU_PeriphClk_TypeDef clkout;
    uint32_t div_val;

    clkout = (RCU_PeriphClk_TypeDef)READ_REG(RCU->CLKOUTCFG_bit.CLKSEL);
80004a88:	3000e7b7          	lui	a5,0x3000e
80004a8c:	0bc7a783          	lw	a5,188(a5) # 3000e0bc <STACK_SIZE+0x3000d8bc>
80004a90:	8391                	srli	a5,a5,0x4
80004a92:	8b8d                	andi	a5,a5,3
80004a94:	0ff7f793          	zext.b	a5,a5
80004a98:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->CLKOUTCFG_bit.DIVEN))
80004a9c:	3000e7b7          	lui	a5,0x3000e
80004aa0:	0bc7a783          	lw	a5,188(a5) # 3000e0bc <STACK_SIZE+0x3000d8bc>
80004aa4:	83b1                	srli	a5,a5,0xc
80004aa6:	8b85                	andi	a5,a5,1
80004aa8:	0ff7f793          	zext.b	a5,a5
80004aac:	cf81                	beqz	a5,80004ac4 <RCU_GetClkOutFreq+0x44>
        div_val = 2 * (READ_REG(RCU->CLKOUTCFG_bit.DIVN) + 1);
80004aae:	3000e7b7          	lui	a5,0x3000e
80004ab2:	0be7d783          	lhu	a5,190(a5) # 3000e0be <STACK_SIZE+0x3000d8be>
80004ab6:	07c2                	slli	a5,a5,0x10
80004ab8:	83c1                	srli	a5,a5,0x10
80004aba:	0785                	addi	a5,a5,1
80004abc:	0786                	slli	a5,a5,0x1
80004abe:	fef42623          	sw	a5,-20(s0)
80004ac2:	a021                	j	80004aca <RCU_GetClkOutFreq+0x4a>
    else
        div_val = 1;
80004ac4:	4785                	li	a5,1
80004ac6:	fef42623          	sw	a5,-20(s0)

    return getSysPeriphClkFreq(clkout) / div_val;
80004aca:	fe842503          	lw	a0,-24(s0)
80004ace:	3951                	jal	80004762 <getSysPeriphClkFreq>
80004ad0:	872a                	mv	a4,a0
80004ad2:	fec42783          	lw	a5,-20(s0)
80004ad6:	02f757b3          	divu	a5,a4,a5
}
80004ada:	853e                	mv	a0,a5
80004adc:	40f2                	lw	ra,28(sp)
80004ade:	4462                	lw	s0,24(sp)
80004ae0:	6105                	addi	sp,sp,32
80004ae2:	8082                	ret

80004ae4 <RCU_PLL_Init>:
  * @param      InitStruct      @ref RCU_PLL_Init_TypeDef,
  *                            
  * @retval     Status
  */
OperationStatus RCU_PLL_Init(RCU_PLL_Init_TypeDef* InitStruct)
{
80004ae4:	7179                	addi	sp,sp,-48
80004ae6:	d622                	sw	s0,44(sp)
80004ae8:	1800                	addi	s0,sp,48
80004aea:	fca42e23          	sw	a0,-36(s0)
    uint32_t timeout = RCU_PLLCLK_LOCK_TIMEOUT;
80004aee:	6789                	lui	a5,0x2
80004af0:	71078793          	addi	a5,a5,1808 # 2710 <STACK_SIZE+0x1f10>
80004af4:	fef42423          	sw	a5,-24(s0)
    OperationStatus status = OK;
80004af8:	fe042623          	sw	zero,-20(s0)
    assert_param(IS_RCU_PLL_REF_DIV(InitStruct->RefDiv));
    assert_param(IS_RCU_PLL_REF(InitStruct->Ref));
    assert_param(IS_RCU_PLL_DIV1(InitStruct->Div1));
    assert_param(IS_RCU_PLL_DIV2(InitStruct->Div2));

    CLEAR_BIT(RCU->PLLSYSCFG0, RCU_PLLSYSCFG0_BYP_Msk | RCU_PLLSYSCFG0_PLLEN_Msk);
80004afc:	3000e7b7          	lui	a5,0x3000e
80004b00:	4bb8                	lw	a4,80(a5)
80004b02:	3000e7b7          	lui	a5,0x3000e
80004b06:	9b61                	andi	a4,a4,-8
80004b08:	cbb8                	sw	a4,80(a5)
    MODIFY_REG(RCU->PLLSYSCFG0, (RCU_PLLSYSCFG0_REFDIV_Msk | RCU_PLLSYSCFG0_PD0A_Msk | RCU_PLLSYSCFG0_PD0B_Msk),
80004b0a:	3000e7b7          	lui	a5,0x3000e
80004b0e:	4bb8                	lw	a4,80(a5)
80004b10:	ffc007b7          	lui	a5,0xffc00
80004b14:	07f78793          	addi	a5,a5,127 # ffc0007f <__data_source_start+0x7fbfaa0f>
80004b18:	00f776b3          	and	a3,a4,a5
80004b1c:	fdc42783          	lw	a5,-36(s0)
80004b20:	43dc                	lw	a5,4(a5)
80004b22:	00779713          	slli	a4,a5,0x7
80004b26:	fdc42783          	lw	a5,-36(s0)
80004b2a:	4b9c                	lw	a5,16(a5)
80004b2c:	07b6                	slli	a5,a5,0xd
80004b2e:	8f5d                	or	a4,a4,a5
80004b30:	fdc42783          	lw	a5,-36(s0)
80004b34:	4bdc                	lw	a5,20(a5)
80004b36:	07c2                	slli	a5,a5,0x10
80004b38:	8f5d                	or	a4,a4,a5
80004b3a:	3000e7b7          	lui	a5,0x3000e
80004b3e:	8f55                	or	a4,a4,a3
80004b40:	cbb8                	sw	a4,80(a5)
               (InitStruct->RefDiv << RCU_PLLSYSCFG0_REFDIV_Pos |
                InitStruct->Div0A << RCU_PLLSYSCFG0_PD0A_Pos |
                InitStruct->Div0B << RCU_PLLSYSCFG0_PD0B_Pos));
    MODIFY_REG(RCU->PLLSYSCFG2, (RCU_PLLSYSCFG2_FBDIV_Msk),
80004b42:	3000e7b7          	lui	a5,0x3000e
80004b46:	4fb8                	lw	a4,88(a5)
80004b48:	77fd                	lui	a5,0xfffff
80004b4a:	00f776b3          	and	a3,a4,a5
80004b4e:	fdc42783          	lw	a5,-36(s0)
80004b52:	4798                	lw	a4,8(a5)
80004b54:	3000e7b7          	lui	a5,0x3000e
80004b58:	8f55                	or	a4,a4,a3
80004b5a:	cfb8                	sw	a4,88(a5)
               (InitStruct->FbDiv << RCU_PLLSYSCFG2_FBDIV_Pos));

    //RCU_PLL_OutCmd(ENABLE);
    while (timeout) {
80004b5c:	0001                	nop
80004b5e:	fe842783          	lw	a5,-24(s0)
80004b62:	fff5                	bnez	a5,80004b5e <RCU_PLL_Init+0x7a>
        //     break;
        // } else {
        //     timeout--;
        // }
    }
    if (!timeout) {
80004b64:	fe842783          	lw	a5,-24(s0)
80004b68:	e781                	bnez	a5,80004b70 <RCU_PLL_Init+0x8c>
        status = ERROR;
80004b6a:	4785                	li	a5,1
80004b6c:	fef42623          	sw	a5,-20(s0)
    }

    return status;
80004b70:	fec42783          	lw	a5,-20(s0)
}
80004b74:	853e                	mv	a0,a5
80004b76:	5432                	lw	s0,44(sp)
80004b78:	6145                	addi	sp,sp,48
80004b7a:	8082                	ret

80004b7c <RCU_PLL_StructInit>:
  * @param   InitStruct      @ref RCU_PLL_Init_TypeDef,
  *                        
  * @retval  void
  */
void RCU_PLL_StructInit(RCU_PLL_Init_TypeDef* InitStruct)
{
80004b7c:	1101                	addi	sp,sp,-32
80004b7e:	ce22                	sw	s0,28(sp)
80004b80:	1000                	addi	s0,sp,32
80004b82:	fea42623          	sw	a0,-20(s0)
    InitStruct->FbDiv = 16;
80004b86:	fec42783          	lw	a5,-20(s0)
80004b8a:	4741                	li	a4,16
80004b8c:	c798                	sw	a4,8(a5)
    InitStruct->RefDiv = 1;
80004b8e:	fec42783          	lw	a5,-20(s0)
80004b92:	4705                	li	a4,1
80004b94:	c3d8                	sw	a4,4(a5)
    InitStruct->Div0A = 1;
80004b96:	fec42783          	lw	a5,-20(s0)
80004b9a:	4705                	li	a4,1
80004b9c:	cb98                	sw	a4,16(a5)
    InitStruct->Div0B = 1;
80004b9e:	fec42783          	lw	a5,-20(s0)
80004ba2:	4705                	li	a4,1
80004ba4:	cbd8                	sw	a4,20(a5)
    InitStruct->Div1A = 1;
80004ba6:	fec42783          	lw	a5,-20(s0)
80004baa:	4705                	li	a4,1
80004bac:	cf98                	sw	a4,24(a5)
    InitStruct->Div1B = 1;
80004bae:	fec42783          	lw	a5,-20(s0)
80004bb2:	4705                	li	a4,1
80004bb4:	cfd8                	sw	a4,28(a5)
}
80004bb6:	0001                	nop
80004bb8:	4472                	lw	s0,28(sp)
80004bba:	6105                	addi	sp,sp,32
80004bbc:	8082                	ret

80004bbe <RCU_PLL_DeInit>:
/**
  * @brief      PLL   
  * @retval  void
  */
void RCU_PLL_DeInit()
{
80004bbe:	1141                	addi	sp,sp,-16
80004bc0:	c622                	sw	s0,12(sp)
80004bc2:	0800                	addi	s0,sp,16
    //RCU_PLL_OutCmd(DISABLE);
    WRITE_REG(RCU->PLLSYSCFG0, RCU_PLLSYSCFG0_RST_VAL);
80004bc4:	3000e7b7          	lui	a5,0x3000e
80004bc8:	34111737          	lui	a4,0x34111
80004bcc:	10170713          	addi	a4,a4,257 # 34111101 <STACK_SIZE+0x34110901>
80004bd0:	cbb8                	sw	a4,80(a5)
}
80004bd2:	0001                	nop
80004bd4:	4432                	lw	s0,12(sp)
80004bd6:	0141                	addi	sp,sp,16
80004bd8:	8082                	ret

80004bda <RCU_SysClkChangeCmd>:
  * @brief        
  * @param   SysClk   
  * @retval  void
  */
OperationStatus RCU_SysClkChangeCmd(RCU_SysClk_TypeDef SysClk)
{
80004bda:	7179                	addi	sp,sp,-48
80004bdc:	d606                	sw	ra,44(sp)
80004bde:	d422                	sw	s0,40(sp)
80004be0:	1800                	addi	s0,sp,48
80004be2:	fca42e23          	sw	a0,-36(s0)
    uint32_t timeout = RCU_SYSCLK_CHANGE_TIMEOUT;
80004be6:	6789                	lui	a5,0x2
80004be8:	71078793          	addi	a5,a5,1808 # 2710 <STACK_SIZE+0x1f10>
80004bec:	fef42423          	sw	a5,-24(s0)
    OperationStatus status = OK;
80004bf0:	fe042623          	sw	zero,-20(s0)

    assert_param(IS_RCU_SYS_CLK(SysClk));

    RCU_SysClkConfig(SysClk);
80004bf4:	fdc42503          	lw	a0,-36(s0)
80004bf8:	3c69                	jal	80004692 <RCU_SysClkConfig>

    while (timeout) {
80004bfa:	0001                	nop
80004bfc:	fe842783          	lw	a5,-24(s0)
80004c00:	fff5                	bnez	a5,80004bfc <RCU_SysClkChangeCmd+0x22>
        //} else {
        //    break;
       // }
    }

    if (!timeout) {
80004c02:	fe842783          	lw	a5,-24(s0)
80004c06:	e781                	bnez	a5,80004c0e <RCU_SysClkChangeCmd+0x34>
        status = ERROR;
80004c08:	4785                	li	a5,1
80004c0a:	fef42623          	sw	a5,-20(s0)
    }

    return status;
80004c0e:	fec42783          	lw	a5,-20(s0)
}
80004c12:	853e                	mv	a0,a5
80004c14:	50b2                	lw	ra,44(sp)
80004c16:	5422                	lw	s0,40(sp)
80004c18:	6145                	addi	sp,sp,48
80004c1a:	8082                	ret

80004c1c <RCU_SPIRstCmd>:
{
80004c1c:	1101                	addi	sp,sp,-32
80004c1e:	ce22                	sw	s0,28(sp)
80004c20:	1000                	addi	s0,sp,32
80004c22:	fea42623          	sw	a0,-20(s0)
80004c26:	feb42423          	sw	a1,-24(s0)
    WRITE_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.RSTDIS, State);
80004c2a:	3000e6b7          	lui	a3,0x3000e
80004c2e:	fe842783          	lw	a5,-24(s0)
80004c32:	8b85                	andi	a5,a5,1
80004c34:	0ff7f713          	zext.b	a4,a5
80004c38:	fec42783          	lw	a5,-20(s0)
80004c3c:	02478793          	addi	a5,a5,36
80004c40:	078a                	slli	a5,a5,0x2
80004c42:	97b6                	add	a5,a5,a3
80004c44:	8b05                	andi	a4,a4,1
80004c46:	0722                	slli	a4,a4,0x8
80004c48:	43d4                	lw	a3,4(a5)
80004c4a:	eff6f693          	andi	a3,a3,-257
80004c4e:	8f55                	or	a4,a4,a3
80004c50:	c3d8                	sw	a4,4(a5)
}
80004c52:	0001                	nop
80004c54:	4472                	lw	s0,28(sp)
80004c56:	6105                	addi	sp,sp,32
80004c58:	8082                	ret

80004c5a <SPI_DataWidthConfig>:
  * @param   SPIx    SPI,  x=0|1
  * @param   DataWidth    
  * @retval  void
  */
__STATIC_INLINE void SPI_DataWidthConfig(SPI_TypeDef* SPIx, SPI_DataWidth_TypeDef DataWidth)
{
80004c5a:	1101                	addi	sp,sp,-32
80004c5c:	ce22                	sw	s0,28(sp)
80004c5e:	1000                	addi	s0,sp,32
80004c60:	fea42623          	sw	a0,-20(s0)
80004c64:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_DATA_WIDTH(DataWidth));

    WRITE_REG(SPIx->CR0_bit.DSS, DataWidth);
80004c68:	fe842783          	lw	a5,-24(s0)
80004c6c:	8bbd                	andi	a5,a5,15
80004c6e:	0ff7f713          	zext.b	a4,a5
80004c72:	fec42783          	lw	a5,-20(s0)
80004c76:	8b3d                	andi	a4,a4,15
80004c78:	0007d683          	lhu	a3,0(a5)
80004c7c:	9ac1                	andi	a3,a3,-16
80004c7e:	8f55                	or	a4,a4,a3
80004c80:	00e79023          	sh	a4,0(a5)
}
80004c84:	0001                	nop
80004c86:	4472                	lw	s0,28(sp)
80004c88:	6105                	addi	sp,sp,32
80004c8a:	8082                	ret

80004c8c <SPI_ModeConfig>:
  * @param   SPIx    SPI,  x=0|1
  * @param   Mode   
  * @retval  void
  */
__STATIC_INLINE void SPI_ModeConfig(SPI_TypeDef* SPIx, SPI_Mode_TypeDef Mode)
{
80004c8c:	1101                	addi	sp,sp,-32
80004c8e:	ce22                	sw	s0,28(sp)
80004c90:	1000                	addi	s0,sp,32
80004c92:	fea42623          	sw	a0,-20(s0)
80004c96:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_MODE(Mode));

    WRITE_REG(SPIx->CR1_bit.MS, Mode);
80004c9a:	fe842783          	lw	a5,-24(s0)
80004c9e:	8b85                	andi	a5,a5,1
80004ca0:	0ff7f713          	zext.b	a4,a5
80004ca4:	fec42783          	lw	a5,-20(s0)
80004ca8:	8b05                	andi	a4,a4,1
80004caa:	070a                	slli	a4,a4,0x2
80004cac:	0047d683          	lhu	a3,4(a5)
80004cb0:	9aed                	andi	a3,a3,-5
80004cb2:	8f55                	or	a4,a4,a3
80004cb4:	00e79223          	sh	a4,4(a5)
}
80004cb8:	0001                	nop
80004cba:	4472                	lw	s0,28(sp)
80004cbc:	6105                	addi	sp,sp,32
80004cbe:	8082                	ret

80004cc0 <SPI_FrameFormatConfig>:
  * @param   SPIx    SPI,  x=0|1
  * @param   FrameFormat   
  * @retval  void
  */
__STATIC_INLINE void SPI_FrameFormatConfig(SPI_TypeDef* SPIx, SPI_FrameFormat_TypeDef FrameFormat)
{
80004cc0:	1101                	addi	sp,sp,-32
80004cc2:	ce22                	sw	s0,28(sp)
80004cc4:	1000                	addi	s0,sp,32
80004cc6:	fea42623          	sw	a0,-20(s0)
80004cca:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_FRAME_FORMAT(FrameFormat));

    WRITE_REG(SPIx->CR0_bit.FRF, FrameFormat);
80004cce:	fe842783          	lw	a5,-24(s0)
80004cd2:	8b8d                	andi	a5,a5,3
80004cd4:	0ff7f713          	zext.b	a4,a5
80004cd8:	fec42783          	lw	a5,-20(s0)
80004cdc:	8b0d                	andi	a4,a4,3
80004cde:	0712                	slli	a4,a4,0x4
80004ce0:	0007d683          	lhu	a3,0(a5)
80004ce4:	fcf6f693          	andi	a3,a3,-49
80004ce8:	8f55                	or	a4,a4,a3
80004cea:	00e79023          	sh	a4,0(a5)
}
80004cee:	0001                	nop
80004cf0:	4472                	lw	s0,28(sp)
80004cf2:	6105                	addi	sp,sp,32
80004cf4:	8082                	ret

80004cf6 <SPI_SCKDivConfig>:
                                 : 2-254.

  * @retval  void
  */
__STATIC_INLINE void SPI_SCKDivConfig(SPI_TypeDef* SPIx, uint32_t SCKDiv, uint32_t SCKDivExtra)
{
80004cf6:	1101                	addi	sp,sp,-32
80004cf8:	ce22                	sw	s0,28(sp)
80004cfa:	1000                	addi	s0,sp,32
80004cfc:	fea42623          	sw	a0,-20(s0)
80004d00:	feb42423          	sw	a1,-24(s0)
80004d04:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_SCK_DIV(SCKDiv));
    assert_param(IS_SPI_SCK_DIV_EXTRA(SCKDivExtra));

    WRITE_REG(SPIx->CR0_bit.SCR, SCKDiv);
80004d08:	fe842783          	lw	a5,-24(s0)
80004d0c:	0ff7f713          	zext.b	a4,a5
80004d10:	fec42783          	lw	a5,-20(s0)
80004d14:	00e780a3          	sb	a4,1(a5)
    WRITE_REG(SPIx->CPSR, SCKDivExtra);
80004d18:	fec42783          	lw	a5,-20(s0)
80004d1c:	fe442703          	lw	a4,-28(s0)
80004d20:	cb98                	sw	a4,16(a5)
}
80004d22:	0001                	nop
80004d24:	4472                	lw	s0,28(sp)
80004d26:	6105                	addi	sp,sp,32
80004d28:	8082                	ret

80004d2a <SPI_DeInit>:
  * @brief      SPI   
  * @param   SPIx    SPI,  x=0|1
  * @retval  void
  */
void SPI_DeInit(SPI_TypeDef* SPIx)
{
80004d2a:	7179                	addi	sp,sp,-48
80004d2c:	d606                	sw	ra,44(sp)
80004d2e:	d422                	sw	s0,40(sp)
80004d30:	1800                	addi	s0,sp,48
80004d32:	fca42e23          	sw	a0,-36(s0)
    SPI_Num_TypeDef SPIx_Num;
    assert_param(IS_SPI_PERIPH(SPIx));

    if (SPIx == SPI0) {
80004d36:	fdc42703          	lw	a4,-36(s0)
80004d3a:	200507b7          	lui	a5,0x20050
80004d3e:	00f71563          	bne	a4,a5,80004d48 <SPI_DeInit+0x1e>
        SPIx_Num = SPI0_Num;
80004d42:	fe042623          	sw	zero,-20(s0)
80004d46:	a811                	j	80004d5a <SPI_DeInit+0x30>
    } else if (SPIx == SPI1) {
80004d48:	fdc42703          	lw	a4,-36(s0)
80004d4c:	200607b7          	lui	a5,0x20060
80004d50:	00f71563          	bne	a4,a5,80004d5a <SPI_DeInit+0x30>
        SPIx_Num = SPI1_Num;
80004d54:	4785                	li	a5,1
80004d56:	fef42623          	sw	a5,-20(s0)
    }

    RCU_SPIRstCmd(SPIx_Num, DISABLE);
80004d5a:	4581                	li	a1,0
80004d5c:	fec42503          	lw	a0,-20(s0)
80004d60:	3d75                	jal	80004c1c <RCU_SPIRstCmd>
    RCU_SPIRstCmd(SPIx_Num, ENABLE);
80004d62:	4585                	li	a1,1
80004d64:	fec42503          	lw	a0,-20(s0)
80004d68:	3d55                	jal	80004c1c <RCU_SPIRstCmd>
}
80004d6a:	0001                	nop
80004d6c:	50b2                	lw	ra,44(sp)
80004d6e:	5422                	lw	s0,40(sp)
80004d70:	6145                	addi	sp,sp,48
80004d72:	8082                	ret

80004d74 <SPI_Init>:
  * @param   InitStruct      @ref SPI_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_Init_TypeDef* InitStruct)
{
80004d74:	1101                	addi	sp,sp,-32
80004d76:	ce06                	sw	ra,28(sp)
80004d78:	cc22                	sw	s0,24(sp)
80004d7a:	1000                	addi	s0,sp,32
80004d7c:	fea42623          	sw	a0,-20(s0)
80004d80:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));

    SPI_SCKDivConfig(SPIx, InitStruct->SCKDiv, InitStruct->SCKDivExtra);
80004d84:	fe842783          	lw	a5,-24(s0)
80004d88:	47d8                	lw	a4,12(a5)
80004d8a:	fe842783          	lw	a5,-24(s0)
80004d8e:	4b9c                	lw	a5,16(a5)
80004d90:	863e                	mv	a2,a5
80004d92:	85ba                	mv	a1,a4
80004d94:	fec42503          	lw	a0,-20(s0)
80004d98:	3fb9                	jal	80004cf6 <SPI_SCKDivConfig>
    SPI_DataWidthConfig(SPIx, InitStruct->DataWidth);
80004d9a:	fe842783          	lw	a5,-24(s0)
80004d9e:	479c                	lw	a5,8(a5)
80004da0:	85be                	mv	a1,a5
80004da2:	fec42503          	lw	a0,-20(s0)
80004da6:	3d55                	jal	80004c5a <SPI_DataWidthConfig>
    SPI_FrameFormatConfig(SPIx, InitStruct->FrameFormat);
80004da8:	fe842783          	lw	a5,-24(s0)
80004dac:	43dc                	lw	a5,4(a5)
80004dae:	85be                	mv	a1,a5
80004db0:	fec42503          	lw	a0,-20(s0)
80004db4:	3731                	jal	80004cc0 <SPI_FrameFormatConfig>
    SPI_ModeConfig(SPIx, InitStruct->Mode);
80004db6:	fe842783          	lw	a5,-24(s0)
80004dba:	439c                	lw	a5,0(a5)
80004dbc:	85be                	mv	a1,a5
80004dbe:	fec42503          	lw	a0,-20(s0)
80004dc2:	35e9                	jal	80004c8c <SPI_ModeConfig>
}
80004dc4:	0001                	nop
80004dc6:	40f2                	lw	ra,28(sp)
80004dc8:	4462                	lw	s0,24(sp)
80004dca:	6105                	addi	sp,sp,32
80004dcc:	8082                	ret

80004dce <SPI_StructInit>:
  * @param   InitStruct      @ref SPI_Init_TypeDef,
  *                        .
  * @retval  void
  */
void SPI_StructInit(SPI_Init_TypeDef* InitStruct)
{
80004dce:	1101                	addi	sp,sp,-32
80004dd0:	ce22                	sw	s0,28(sp)
80004dd2:	1000                	addi	s0,sp,32
80004dd4:	fea42623          	sw	a0,-20(s0)
    InitStruct->SCKDiv = 0;
80004dd8:	fec42783          	lw	a5,-20(s0)
80004ddc:	0007a623          	sw	zero,12(a5) # 2006000c <STACK_SIZE+0x2005f80c>
    InitStruct->SCKDivExtra = 2;
80004de0:	fec42783          	lw	a5,-20(s0)
80004de4:	4709                	li	a4,2
80004de6:	cb98                	sw	a4,16(a5)
    InitStruct->DataWidth = SPI_DataWidth_8;
80004de8:	fec42783          	lw	a5,-20(s0)
80004dec:	471d                	li	a4,7
80004dee:	c798                	sw	a4,8(a5)
    InitStruct->FrameFormat = SPI_FrameFormat_SPI;
80004df0:	fec42783          	lw	a5,-20(s0)
80004df4:	0007a223          	sw	zero,4(a5)
    InitStruct->Mode = SPI_Mode_Master;
80004df8:	fec42783          	lw	a5,-20(s0)
80004dfc:	0007a023          	sw	zero,0(a5)
}
80004e00:	0001                	nop
80004e02:	4472                	lw	s0,28(sp)
80004e04:	6105                	addi	sp,sp,32
80004e06:	8082                	ret

80004e08 <RCU_APBClkCmd>:
{
80004e08:	1101                	addi	sp,sp,-32
80004e0a:	ce22                	sw	s0,28(sp)
80004e0c:	1000                	addi	s0,sp,32
80004e0e:	fea42623          	sw	a0,-20(s0)
80004e12:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->CGCFGAPB, APBClk, State ? APBClk : 0);
80004e16:	3000e7b7          	lui	a5,0x3000e
80004e1a:	4798                	lw	a4,8(a5)
80004e1c:	fec42783          	lw	a5,-20(s0)
80004e20:	fff7c793          	not	a5,a5
80004e24:	00f776b3          	and	a3,a4,a5
80004e28:	fe842783          	lw	a5,-24(s0)
80004e2c:	c781                	beqz	a5,80004e34 <RCU_APBClkCmd+0x2c>
80004e2e:	fec42783          	lw	a5,-20(s0)
80004e32:	a011                	j	80004e36 <RCU_APBClkCmd+0x2e>
80004e34:	4781                	li	a5,0
80004e36:	3000e737          	lui	a4,0x3000e
80004e3a:	8fd5                	or	a5,a5,a3
80004e3c:	c71c                	sw	a5,8(a4)
}
80004e3e:	0001                	nop
80004e40:	4472                	lw	s0,28(sp)
80004e42:	6105                	addi	sp,sp,32
80004e44:	8082                	ret

80004e46 <RCU_APBRstCmd>:
{
80004e46:	1101                	addi	sp,sp,-32
80004e48:	ce22                	sw	s0,28(sp)
80004e4a:	1000                	addi	s0,sp,32
80004e4c:	fea42623          	sw	a0,-20(s0)
80004e50:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAPB, APBRst, State ? APBRst : 0);
80004e54:	3000e7b7          	lui	a5,0x3000e
80004e58:	4f98                	lw	a4,24(a5)
80004e5a:	fec42783          	lw	a5,-20(s0)
80004e5e:	fff7c793          	not	a5,a5
80004e62:	00f776b3          	and	a3,a4,a5
80004e66:	fe842783          	lw	a5,-24(s0)
80004e6a:	c781                	beqz	a5,80004e72 <RCU_APBRstCmd+0x2c>
80004e6c:	fec42783          	lw	a5,-20(s0)
80004e70:	a011                	j	80004e74 <RCU_APBRstCmd+0x2e>
80004e72:	4781                	li	a5,0
80004e74:	3000e737          	lui	a4,0x3000e
80004e78:	8fd5                	or	a5,a5,a3
80004e7a:	cf1c                	sw	a5,24(a4)
}
80004e7c:	0001                	nop
80004e7e:	4472                	lw	s0,28(sp)
80004e80:	6105                	addi	sp,sp,32
80004e82:	8082                	ret

80004e84 <TRNG_StartCmd>:
  * @brief    
  * @param   state   
  * @retval  void
  */
__STATIC_INLINE void TRNG_StartCmd(FunctionalState state)
{
80004e84:	1101                	addi	sp,sp,-32
80004e86:	ce22                	sw	s0,28(sp)
80004e88:	1000                	addi	s0,sp,32
80004e8a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_START_Msk, state << TRNG_CR_START_Pos);
80004e8e:	300047b7          	lui	a5,0x30004
80004e92:	439c                	lw	a5,0(a5)
80004e94:	ffe7f693          	andi	a3,a5,-2
80004e98:	300047b7          	lui	a5,0x30004
80004e9c:	fec42703          	lw	a4,-20(s0)
80004ea0:	8f55                	or	a4,a4,a3
80004ea2:	c398                	sw	a4,0(a5)
}
80004ea4:	0001                	nop
80004ea6:	4472                	lw	s0,28(sp)
80004ea8:	6105                	addi	sp,sp,32
80004eaa:	8082                	ret

80004eac <TRNG_PseudorandomGeneratorCmd>:
  * @brief        
  * @param   state   0 -    , 1 -  
  * @retval  void
  */
__STATIC_INLINE void TRNG_PseudorandomGeneratorCmd(FunctionalState state)
{
80004eac:	1101                	addi	sp,sp,-32
80004eae:	ce22                	sw	s0,28(sp)
80004eb0:	1000                	addi	s0,sp,32
80004eb2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_LFSR_Msk, state << TRNG_CR_LFSR_Pos);
80004eb6:	300047b7          	lui	a5,0x30004
80004eba:	439c                	lw	a5,0(a5)
80004ebc:	ffd7f693          	andi	a3,a5,-3
80004ec0:	fec42783          	lw	a5,-20(s0)
80004ec4:	00179713          	slli	a4,a5,0x1
80004ec8:	300047b7          	lui	a5,0x30004
80004ecc:	8f55                	or	a4,a4,a3
80004ece:	c398                	sw	a4,0(a5)
}
80004ed0:	0001                	nop
80004ed2:	4472                	lw	s0,28(sp)
80004ed4:	6105                	addi	sp,sp,32
80004ed6:	8082                	ret

80004ed8 <TRNG_BypassHandlerCmd>:
  * @brief     
  * @param   state     0 -   , 1 -   
  * @retval  void
  */
__STATIC_INLINE void TRNG_BypassHandlerCmd(FunctionalState state)
{
80004ed8:	1101                	addi	sp,sp,-32
80004eda:	ce22                	sw	s0,28(sp)
80004edc:	1000                	addi	s0,sp,32
80004ede:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_CONDBYPASS_Msk, state << TRNG_CR_CONDBYPASS_Pos);
80004ee2:	300047b7          	lui	a5,0x30004
80004ee6:	439c                	lw	a5,0(a5)
80004ee8:	ff77f693          	andi	a3,a5,-9
80004eec:	fec42783          	lw	a5,-20(s0)
80004ef0:	00379713          	slli	a4,a5,0x3
80004ef4:	300047b7          	lui	a5,0x30004
80004ef8:	8f55                	or	a4,a4,a3
80004efa:	c398                	sw	a4,0(a5)
}
80004efc:	0001                	nop
80004efe:	4472                	lw	s0,28(sp)
80004f00:	6105                	addi	sp,sp,32
80004f02:	8082                	ret

80004f04 <TRNG_SwResetCmd>:
  * 		     !
  * @param   state   
  * @retval  void
  */
__STATIC_INLINE void TRNG_SwResetCmd(FunctionalState state)
{
80004f04:	1101                	addi	sp,sp,-32
80004f06:	ce22                	sw	s0,28(sp)
80004f08:	1000                	addi	s0,sp,32
80004f0a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_SOFTRST_Msk, state << TRNG_CR_SOFTRST_Pos);
80004f0e:	300047b7          	lui	a5,0x30004
80004f12:	439c                	lw	a5,0(a5)
80004f14:	eff7f693          	andi	a3,a5,-257
80004f18:	fec42783          	lw	a5,-20(s0)
80004f1c:	00879713          	slli	a4,a5,0x8
80004f20:	300047b7          	lui	a5,0x30004
80004f24:	8f55                	or	a4,a4,a3
80004f26:	c398                	sw	a4,0(a5)
}
80004f28:	0001                	nop
80004f2a:	4472                	lw	s0,28(sp)
80004f2c:	6105                	addi	sp,sp,32
80004f2e:	8082                	ret

80004f30 <TRNG_ForceGeneratorCmd>:
  * @brief     ,  FIFO 
  * @param   state    
  * @retval  void
  */
__STATIC_INLINE void TRNG_ForceGeneratorCmd(FunctionalState state)
{
80004f30:	1101                	addi	sp,sp,-32
80004f32:	ce22                	sw	s0,28(sp)
80004f34:	1000                	addi	s0,sp,32
80004f36:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_FORCEROS_Msk, state << TRNG_CR_FORCEROS_Pos);
80004f3a:	300047b7          	lui	a5,0x30004
80004f3e:	4398                	lw	a4,0(a5)
80004f40:	77fd                	lui	a5,0xfffff
80004f42:	7ff78793          	addi	a5,a5,2047 # fffff7ff <__data_source_start+0x7fffa18f>
80004f46:	00f776b3          	and	a3,a4,a5
80004f4a:	fec42783          	lw	a5,-20(s0)
80004f4e:	00b79713          	slli	a4,a5,0xb
80004f52:	300047b7          	lui	a5,0x30004
80004f56:	8f55                	or	a4,a4,a3
80004f58:	c398                	sw	a4,0(a5)
}
80004f5a:	0001                	nop
80004f5c:	4472                	lw	s0,28(sp)
80004f5e:	6105                	addi	sp,sp,32
80004f60:	8082                	ret

80004f62 <TRNG_SetBlockAmountForHandler>:
  * @param   countBlock     
  * 		    
  * @retval  void
  */
__STATIC_INLINE void TRNG_SetBlockAmountForHandler(uint32_t countBlock)
{
80004f62:	1101                	addi	sp,sp,-32
80004f64:	ce22                	sw	s0,28(sp)
80004f66:	1000                	addi	s0,sp,32
80004f68:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TRNG_COUNTBLOCK(countBlock));

	MODIFY_REG(TRNG->CR, TRNG_CR_COUNTBLOCK_Msk, countBlock << TRNG_CR_COUNTBLOCK_Pos);
80004f6c:	300047b7          	lui	a5,0x30004
80004f70:	4398                	lw	a4,0(a5)
80004f72:	fff107b7          	lui	a5,0xfff10
80004f76:	17fd                	addi	a5,a5,-1 # fff0ffff <__data_source_start+0x7ff0a98f>
80004f78:	00f776b3          	and	a3,a4,a5
80004f7c:	fec42783          	lw	a5,-20(s0)
80004f80:	01079713          	slli	a4,a5,0x10
80004f84:	300047b7          	lui	a5,0x30004
80004f88:	8f55                	or	a4,a4,a3
80004f8a:	c398                	sw	a4,0(a5)
}
80004f8c:	0001                	nop
80004f8e:	4472                	lw	s0,28(sp)
80004f90:	6105                	addi	sp,sp,32
80004f92:	8082                	ret

80004f94 <TRNG_FIFOfillOnStartCmd>:
  * @brief       FIFO   
  * @param   state   
  * @retval  void
  */
__STATIC_INLINE void TRNG_FIFOfillOnStartCmd(FunctionalState state)
{
80004f94:	1101                	addi	sp,sp,-32
80004f96:	ce22                	sw	s0,28(sp)
80004f98:	1000                	addi	s0,sp,32
80004f9a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_FIFOFILLST_Msk, state << TRNG_CR_FIFOFILLST_Pos);
80004f9e:	300047b7          	lui	a5,0x30004
80004fa2:	4398                	lw	a4,0(a5)
80004fa4:	fff007b7          	lui	a5,0xfff00
80004fa8:	17fd                	addi	a5,a5,-1 # ffefffff <__data_source_start+0x7fefa98f>
80004faa:	00f776b3          	and	a3,a4,a5
80004fae:	fec42783          	lw	a5,-20(s0)
80004fb2:	01479713          	slli	a4,a5,0x14
80004fb6:	300047b7          	lui	a5,0x30004
80004fba:	8f55                	or	a4,a4,a3
80004fbc:	c398                	sw	a4,0(a5)
}
80004fbe:	0001                	nop
80004fc0:	4472                	lw	s0,28(sp)
80004fc2:	6105                	addi	sp,sp,32
80004fc4:	8082                	ret

80004fc6 <TRNG_BlendMethodConfig>:
  * @brief     
  * @param   method  
  * @retval  void
  */
__STATIC_INLINE void TRNG_BlendMethodConfig(TRNG_BLENDMETHOD_TypeDef method)
{
80004fc6:	1101                	addi	sp,sp,-32
80004fc8:	ce22                	sw	s0,28(sp)
80004fca:	1000                	addi	s0,sp,32
80004fcc:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TRNG_BLENDMETHOD(method));

	MODIFY_REG(TRNG->CR, TRNG_CR_BLENDMETHOD_Msk, method << TRNG_CR_BLENDMETHOD_Pos);
80004fd0:	300047b7          	lui	a5,0x30004
80004fd4:	4398                	lw	a4,0(a5)
80004fd6:	400007b7          	lui	a5,0x40000
80004fda:	17fd                	addi	a5,a5,-1 # 3fffffff <STACK_SIZE+0x3ffff7ff>
80004fdc:	00f776b3          	and	a3,a4,a5
80004fe0:	fec42783          	lw	a5,-20(s0)
80004fe4:	01e79713          	slli	a4,a5,0x1e
80004fe8:	300047b7          	lui	a5,0x30004
80004fec:	8f55                	or	a4,a4,a3
80004fee:	c398                	sw	a4,0(a5)
}
80004ff0:	0001                	nop
80004ff2:	4472                	lw	s0,28(sp)
80004ff4:	6105                	addi	sp,sp,32
80004ff6:	8082                	ret

80004ff8 <TRNG_GetFIFOlength>:
/**
  * @brief      32-    FIFO
  * @retval  length   32-    FIFO
  */
__STATIC_INLINE uint32_t TRNG_GetFIFOlength()
{
80004ff8:	1141                	addi	sp,sp,-16
80004ffa:	c622                	sw	s0,12(sp)
80004ffc:	0800                	addi	s0,sp,16
	return (uint32_t) READ_REG(TRNG->FIFOLEV);
80004ffe:	300047b7          	lui	a5,0x30004
80005002:	43dc                	lw	a5,4(a5)
}
80005004:	853e                	mv	a0,a5
80005006:	4432                	lw	s0,12(sp)
80005008:	0141                	addi	sp,sp,16
8000500a:	8082                	ret

8000500c <TRNG_GetFIFOValue>:
/**
  * @brief      FIFO 
  * @retval  Val    FIFO
  */
__STATIC_INLINE uint32_t TRNG_GetFIFOValue()
{
8000500c:	1141                	addi	sp,sp,-16
8000500e:	c622                	sw	s0,12(sp)
80005010:	0800                	addi	s0,sp,16
	return (uint32_t) READ_REG(TRNG->FIFO[0].FIFO);
80005012:	300047b7          	lui	a5,0x30004
80005016:	0807a783          	lw	a5,128(a5) # 30004080 <STACK_SIZE+0x30003880>
}
8000501a:	853e                	mv	a0,a5
8000501c:	4432                	lw	s0,12(sp)
8000501e:	0141                	addi	sp,sp,16
80005020:	8082                	ret

80005022 <TRNG_DeInit>:
/**
  * @brief      TRNG   
  * @retval  void
  */
void TRNG_DeInit()
{
80005022:	1141                	addi	sp,sp,-16
80005024:	c606                	sw	ra,12(sp)
80005026:	c422                	sw	s0,8(sp)
80005028:	0800                	addi	s0,sp,16
	TRNG_SwResetCmd(ENABLE);
8000502a:	4505                	li	a0,1
8000502c:	3de1                	jal	80004f04 <TRNG_SwResetCmd>

    RCU_APBRstCmd(RCU_APBRst_TRNG, DISABLE);
8000502e:	4581                	li	a1,0
80005030:	4541                	li	a0,16
80005032:	3d11                	jal	80004e46 <RCU_APBRstCmd>
    RCU_APBRstCmd(RCU_APBRst_TRNG, ENABLE);
80005034:	4585                	li	a1,1
80005036:	4541                	li	a0,16
80005038:	3539                	jal	80004e46 <RCU_APBRstCmd>

    TRNG_SwResetCmd(DISABLE);
8000503a:	4501                	li	a0,0
8000503c:	35e1                	jal	80004f04 <TRNG_SwResetCmd>
}
8000503e:	0001                	nop
80005040:	40b2                	lw	ra,12(sp)
80005042:	4422                	lw	s0,8(sp)
80005044:	0141                	addi	sp,sp,16
80005046:	8082                	ret

80005048 <TRNG_Init>:
  * @param   InitStruct      @ref TRNG_Init_TypeDef,
  *                         
  * @retval  void
  */
void TRNG_Init(TRNG_Init_TypeDef* InitStruct)
{
80005048:	1101                	addi	sp,sp,-32
8000504a:	ce06                	sw	ra,28(sp)
8000504c:	cc22                	sw	s0,24(sp)
8000504e:	1000                	addi	s0,sp,32
80005050:	fea42623          	sw	a0,-20(s0)
	TRNG_PseudorandomGeneratorCmd(InitStruct->PseudoRandomEnable);
80005054:	fec42783          	lw	a5,-20(s0)
80005058:	439c                	lw	a5,0(a5)
8000505a:	853e                	mv	a0,a5
8000505c:	3d81                	jal	80004eac <TRNG_PseudorandomGeneratorCmd>
//	TRNG_TestSourceCmd(InitStruct->TestSourceEnable);
	TRNG_BypassHandlerCmd(InitStruct->BypassHandler);
8000505e:	fec42783          	lw	a5,-20(s0)
80005062:	43dc                	lw	a5,4(a5)
80005064:	853e                	mv	a0,a5
80005066:	3d8d                	jal	80004ed8 <TRNG_BypassHandlerCmd>
//	TRNG_ITTestFailCmd(InitStruct->ITOnAnyTestFail);
//	TRNG_ITFIFOfullCmd(InitStruct->ITOnFIFOfull);
	TRNG_ForceGeneratorCmd(InitStruct->ForceGenerator);
80005068:	fec42783          	lw	a5,-20(s0)
8000506c:	479c                	lw	a5,8(a5)
8000506e:	853e                	mv	a0,a5
80005070:	35c1                	jal	80004f30 <TRNG_ForceGeneratorCmd>
//	TRNG_IgnoreHardwareTestsCmd(InitStruct->IgnoreHardwareTests);
	TRNG_SetBlockAmountForHandler(InitStruct->AmountBlocksForHandler);
80005072:	fec42783          	lw	a5,-20(s0)
80005076:	47dc                	lw	a5,12(a5)
80005078:	853e                	mv	a0,a5
8000507a:	35e5                	jal	80004f62 <TRNG_SetBlockAmountForHandler>
	TRNG_FIFOfillOnStartCmd(InitStruct->FIFOfillOnStart);
8000507c:	fec42783          	lw	a5,-20(s0)
80005080:	4b9c                	lw	a5,16(a5)
80005082:	853e                	mv	a0,a5
80005084:	3f01                	jal	80004f94 <TRNG_FIFOfillOnStartCmd>
//	TRNG_RepeatTestDisableCmd(InitStruct->RepeatTestDisable);
//	TRNG_ProportionTestDisableCmd(InitStruct->ProportionTestDisable);
//	TRNG_AutoCorrelationTestDisableConfig(InitStruct->AutocorrelationTestDisable);
//	TRNG_CorrelationTestDisableConfig(InitStruct->CorrelationTestDisable);
	TRNG_BlendMethodConfig(InitStruct->BlendMethod);
80005086:	fec42783          	lw	a5,-20(s0)
8000508a:	4bdc                	lw	a5,20(a5)
8000508c:	853e                	mv	a0,a5
8000508e:	3f25                	jal	80004fc6 <TRNG_BlendMethodConfig>
	TRNG_SwResetCmd(DISABLE);
80005090:	4501                	li	a0,0
80005092:	3d8d                	jal	80004f04 <TRNG_SwResetCmd>
}
80005094:	0001                	nop
80005096:	40f2                	lw	ra,28(sp)
80005098:	4462                	lw	s0,24(sp)
8000509a:	6105                	addi	sp,sp,32
8000509c:	8082                	ret

8000509e <TRNG_StructInit>:
  * @param   InitStruct      @ref TRNG_Init_TypeDef,
  *                        
  * @retval  void
  */
void TRNG_StructInit(TRNG_Init_TypeDef* InitStruct)
{
8000509e:	1101                	addi	sp,sp,-32
800050a0:	ce22                	sw	s0,28(sp)
800050a2:	1000                	addi	s0,sp,32
800050a4:	fea42623          	sw	a0,-20(s0)
	InitStruct->PseudoRandomEnable = DISABLE;
800050a8:	fec42783          	lw	a5,-20(s0)
800050ac:	0007a023          	sw	zero,0(a5)
//	InitStruct->TestSourceEnable = DISABLE;
	InitStruct->BypassHandler = DISABLE;
800050b0:	fec42783          	lw	a5,-20(s0)
800050b4:	0007a223          	sw	zero,4(a5)
//	InitStruct->ITOnAnyTestFail = DISABLE;
//	InitStruct->ITOnFIFOfull = DISABLE;
	InitStruct->ForceGenerator = DISABLE;
800050b8:	fec42783          	lw	a5,-20(s0)
800050bc:	0007a423          	sw	zero,8(a5)
//	InitStruct->IgnoreHardwareTests = DISABLE;
	InitStruct->AmountBlocksForHandler = 0x0;
800050c0:	fec42783          	lw	a5,-20(s0)
800050c4:	0007a623          	sw	zero,12(a5)
	InitStruct->FIFOfillOnStart = DISABLE;
800050c8:	fec42783          	lw	a5,-20(s0)
800050cc:	0007a823          	sw	zero,16(a5)
//	InitStruct->RepeatTestDisable = DISABLE;
//	InitStruct->ProportionTestDisable = DISABLE;
//	InitStruct->AutocorrelationTestDisable = TRNG_AUTOCORRELATIONDISABLE_Nothing;
//	InitStruct->CorrelationTestDisable = TRNG_CORRELATIONDISABLE_Nothing;
	InitStruct->BlendMethod = TRNG_BLENDMETHOD_Concatenation;
800050d0:	fec42783          	lw	a5,-20(s0)
800050d4:	0007aa23          	sw	zero,20(a5)
	InitStruct->WarmPeriod = 0x00000200;
800050d8:	fec42783          	lw	a5,-20(s0)
800050dc:	20000713          	li	a4,512
800050e0:	cf98                	sw	a4,24(a5)
	InitStruct->CoolPeriod = 0x00000000;
800050e2:	fec42783          	lw	a5,-20(s0)
800050e6:	0007ae23          	sw	zero,28(a5)
	InitStruct->SamplePeriod = 0x0000001E;
800050ea:	fec42783          	lw	a5,-20(s0)
800050ee:	4779                	li	a4,30
800050f0:	d398                	sw	a4,32(a5)
}
800050f2:	0001                	nop
800050f4:	4472                	lw	s0,28(sp)
800050f6:	6105                	addi	sp,sp,32
800050f8:	8082                	ret

800050fa <TRNG_GenerateKey>:
  * @param   key   ,      keyLength
  * @param   keyLength    32- 
  * @retval  void
  */
void TRNG_GenerateKey(uint32_t *key, uint32_t keyLength)
{
800050fa:	715d                	addi	sp,sp,-80
800050fc:	c686                	sw	ra,76(sp)
800050fe:	c4a2                	sw	s0,72(sp)
80005100:	c2a6                	sw	s1,68(sp)
80005102:	0880                	addi	s0,sp,80
80005104:	faa42e23          	sw	a0,-68(s0)
80005108:	fab42c23          	sw	a1,-72(s0)
	TRNG_DeInit();
8000510c:	3f19                	jal	80005022 <TRNG_DeInit>
	RCU_APBClkCmd(RCU_APBClk_TRNG, ENABLE);
8000510e:	4585                	li	a1,1
80005110:	4541                	li	a0,16
80005112:	39dd                	jal	80004e08 <RCU_APBClkCmd>
	RCU_APBRstCmd(RCU_APBRst_TRNG, ENABLE);
80005114:	4585                	li	a1,1
80005116:	4541                	li	a0,16
80005118:	333d                	jal	80004e46 <RCU_APBRstCmd>
	TRNG_SwResetCmd(ENABLE);
8000511a:	4505                	li	a0,1
8000511c:	33e5                	jal	80004f04 <TRNG_SwResetCmd>
	TRNG_Init_TypeDef trngInit;
	TRNG_StructInit(&trngInit);
8000511e:	fcc40793          	addi	a5,s0,-52
80005122:	853e                	mv	a0,a5
80005124:	3fad                	jal	8000509e <TRNG_StructInit>

	// Start filling FIFO with noise source, with conditioning, all start-up tests and wait until interrupt triggers
	trngInit.WarmPeriod       = 0x00000200; //
80005126:	20000793          	li	a5,512
8000512a:	fef42223          	sw	a5,-28(s0)
	trngInit.SamplePeriod     = 0x00000020;
8000512e:	02000793          	li	a5,32
80005132:	fef42623          	sw	a5,-20(s0)
	trngInit.CoolPeriod       = 0x00000000;
80005136:	fe042423          	sw	zero,-24(s0)
	trngInit.AmountBlocksForHandler = 0x4;
8000513a:	4791                	li	a5,4
8000513c:	fcf42c23          	sw	a5,-40(s0)
	trngInit.BypassHandler    = DISABLE;
80005140:	fc042823          	sw	zero,-48(s0)

	TRNG_Init(&trngInit);
80005144:	fcc40793          	addi	a5,s0,-52
80005148:	853e                	mv	a0,a5
8000514a:	3dfd                	jal	80005048 <TRNG_Init>

	TRNG_StartCmd(ENABLE);
8000514c:	4505                	li	a0,1
8000514e:	3b1d                	jal	80004e84 <TRNG_StartCmd>

	while (TRNG_GetFIFOlength() != keyLength) {}
80005150:	0001                	nop
80005152:	355d                	jal	80004ff8 <TRNG_GetFIFOlength>
80005154:	872a                	mv	a4,a0
80005156:	fb842783          	lw	a5,-72(s0)
8000515a:	fee79ce3          	bne	a5,a4,80005152 <TRNG_GenerateKey+0x58>

	TRNG_StartCmd(DISABLE);
8000515e:	4501                	li	a0,0
80005160:	3315                	jal	80004e84 <TRNG_StartCmd>

	while (keyLength--)
80005162:	a811                	j	80005176 <TRNG_GenerateKey+0x7c>
	{
		*key++ = TRNG_GetFIFOValue();
80005164:	fbc42483          	lw	s1,-68(s0)
80005168:	00448793          	addi	a5,s1,4
8000516c:	faf42e23          	sw	a5,-68(s0)
80005170:	3d71                	jal	8000500c <TRNG_GetFIFOValue>
80005172:	87aa                	mv	a5,a0
80005174:	c09c                	sw	a5,0(s1)
	while (keyLength--)
80005176:	fb842783          	lw	a5,-72(s0)
8000517a:	fff78713          	addi	a4,a5,-1
8000517e:	fae42c23          	sw	a4,-72(s0)
80005182:	f3ed                	bnez	a5,80005164 <TRNG_GenerateKey+0x6a>
	}

	TRNG_SwResetCmd(ENABLE);
80005184:	4505                	li	a0,1
80005186:	3bbd                	jal	80004f04 <TRNG_SwResetCmd>
}
80005188:	0001                	nop
8000518a:	40b6                	lw	ra,76(sp)
8000518c:	4426                	lw	s0,72(sp)
8000518e:	4496                	lw	s1,68(sp)
80005190:	6161                	addi	sp,sp,80
80005192:	8082                	ret

80005194 <RCU_UARTRstCmd>:
{
80005194:	1101                	addi	sp,sp,-32
80005196:	ce22                	sw	s0,28(sp)
80005198:	1000                	addi	s0,sp,32
8000519a:	fea42623          	sw	a0,-20(s0)
8000519e:	feb42423          	sw	a1,-24(s0)
    WRITE_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.RSTDIS, State);
800051a2:	3000e6b7          	lui	a3,0x3000e
800051a6:	fe842783          	lw	a5,-24(s0)
800051aa:	8b85                	andi	a5,a5,1
800051ac:	0ff7f713          	zext.b	a4,a5
800051b0:	fec42783          	lw	a5,-20(s0)
800051b4:	07f1                	addi	a5,a5,28
800051b6:	078a                	slli	a5,a5,0x2
800051b8:	97b6                	add	a5,a5,a3
800051ba:	8b05                	andi	a4,a4,1
800051bc:	0722                	slli	a4,a4,0x8
800051be:	4394                	lw	a3,0(a5)
800051c0:	eff6f693          	andi	a3,a3,-257
800051c4:	8f55                	or	a4,a4,a3
800051c6:	c398                	sw	a4,0(a5)
}
800051c8:	0001                	nop
800051ca:	4472                	lw	s0,28(sp)
800051cc:	6105                	addi	sp,sp,32
800051ce:	8082                	ret

800051d0 <UART_DataWidthConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   DataWidth    
  * @retval  void
  */
__STATIC_INLINE void UART_DataWidthConfig(UART_TypeDef* UARTx, UART_DataWidth_TypeDef DataWidth)
{
800051d0:	1101                	addi	sp,sp,-32
800051d2:	ce22                	sw	s0,28(sp)
800051d4:	1000                	addi	s0,sp,32
800051d6:	fea42623          	sw	a0,-20(s0)
800051da:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_DATA_WIDTH(DataWidth));

    WRITE_REG(UARTx->LCRH_bit.WLEN, DataWidth);
800051de:	fe842783          	lw	a5,-24(s0)
800051e2:	8b8d                	andi	a5,a5,3
800051e4:	0ff7f713          	zext.b	a4,a5
800051e8:	fec42783          	lw	a5,-20(s0)
800051ec:	8b0d                	andi	a4,a4,3
800051ee:	0716                	slli	a4,a4,0x5
800051f0:	02c7c683          	lbu	a3,44(a5)
800051f4:	f9f6f693          	andi	a3,a3,-97
800051f8:	8f55                	or	a4,a4,a3
800051fa:	02e78623          	sb	a4,44(a5)
}
800051fe:	0001                	nop
80005200:	4472                	lw	s0,28(sp)
80005202:	6105                	addi	sp,sp,32
80005204:	8082                	ret

80005206 <UART_StopBitConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   StopBit   -
  * @retval  void
  */
__STATIC_INLINE void UART_StopBitConfig(UART_TypeDef* UARTx, UART_StopBit_TypeDef StopBit)
{
80005206:	1101                	addi	sp,sp,-32
80005208:	ce22                	sw	s0,28(sp)
8000520a:	1000                	addi	s0,sp,32
8000520c:	fea42623          	sw	a0,-20(s0)
80005210:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_STOP_BIT(StopBit));

    WRITE_REG(UARTx->LCRH_bit.STP2, StopBit);
80005214:	fe842783          	lw	a5,-24(s0)
80005218:	8b85                	andi	a5,a5,1
8000521a:	0ff7f713          	zext.b	a4,a5
8000521e:	fec42783          	lw	a5,-20(s0)
80005222:	8b05                	andi	a4,a4,1
80005224:	070e                	slli	a4,a4,0x3
80005226:	02c7c683          	lbu	a3,44(a5)
8000522a:	9add                	andi	a3,a3,-9
8000522c:	8f55                	or	a4,a4,a3
8000522e:	02e78623          	sb	a4,44(a5)
}
80005232:	0001                	nop
80005234:	4472                	lw	s0,28(sp)
80005236:	6105                	addi	sp,sp,32
80005238:	8082                	ret

8000523a <UART_ParityBitConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   ParityBit  
  * @retval  void
  */
__STATIC_INLINE void UART_ParityBitConfig(UART_TypeDef* UARTx, UART_ParityBit_TypeDef ParityBit)
{
8000523a:	1101                	addi	sp,sp,-32
8000523c:	ce22                	sw	s0,28(sp)
8000523e:	1000                	addi	s0,sp,32
80005240:	fea42623          	sw	a0,-20(s0)
80005244:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_PARITY_BIT(ParityBit));

    MODIFY_REG(UARTx->LCRH, UART_LCRH_PEN_Msk | UART_LCRH_SPS_Msk | UART_LCRH_EPS_Msk, ParityBit);
80005248:	fec42783          	lw	a5,-20(s0)
8000524c:	57dc                	lw	a5,44(a5)
8000524e:	f797f713          	andi	a4,a5,-135
80005252:	fe842783          	lw	a5,-24(s0)
80005256:	8f5d                	or	a4,a4,a5
80005258:	fec42783          	lw	a5,-20(s0)
8000525c:	d7d8                	sw	a4,44(a5)
}
8000525e:	0001                	nop
80005260:	4472                	lw	s0,28(sp)
80005262:	6105                	addi	sp,sp,32
80005264:	8082                	ret

80005266 <UART_BaudDivConfig>:
  *                         0-63.  ,  IntDiv
  *                    65535,  FracDiv    0.
  * @retval  void
  */
__STATIC_INLINE void UART_BaudDivConfig(UART_TypeDef* UARTx, uint32_t IntDiv, uint32_t FracDiv)
{
80005266:	1101                	addi	sp,sp,-32
80005268:	ce22                	sw	s0,28(sp)
8000526a:	1000                	addi	s0,sp,32
8000526c:	fea42623          	sw	a0,-20(s0)
80005270:	feb42423          	sw	a1,-24(s0)
80005274:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_INT_DIV(IntDiv));
    assert_param(IS_UART_FRAC_DIV(FracDiv));

    WRITE_REG(UARTx->IBRD, IntDiv);
80005278:	fec42783          	lw	a5,-20(s0)
8000527c:	fe842703          	lw	a4,-24(s0)
80005280:	d3d8                	sw	a4,36(a5)
    WRITE_REG(UARTx->FBRD, FracDiv);
80005282:	fec42783          	lw	a5,-20(s0)
80005286:	fe442703          	lw	a4,-28(s0)
8000528a:	d798                	sw	a4,40(a5)
}
8000528c:	0001                	nop
8000528e:	4472                	lw	s0,28(sp)
80005290:	6105                	addi	sp,sp,32
80005292:	8082                	ret

80005294 <UART_FIFOCmd>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void UART_FIFOCmd(UART_TypeDef* UARTx, FunctionalState State)
{
80005294:	1101                	addi	sp,sp,-32
80005296:	ce22                	sw	s0,28(sp)
80005298:	1000                	addi	s0,sp,32
8000529a:	fea42623          	sw	a0,-20(s0)
8000529e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(UARTx->LCRH_bit.FEN, State);
800052a2:	fe842783          	lw	a5,-24(s0)
800052a6:	8b85                	andi	a5,a5,1
800052a8:	0ff7f713          	zext.b	a4,a5
800052ac:	fec42783          	lw	a5,-20(s0)
800052b0:	8b05                	andi	a4,a4,1
800052b2:	0712                	slli	a4,a4,0x4
800052b4:	02c7c683          	lbu	a3,44(a5)
800052b8:	9abd                	andi	a3,a3,-17
800052ba:	8f55                	or	a4,a4,a3
800052bc:	02e78623          	sb	a4,44(a5)
}
800052c0:	0001                	nop
800052c2:	4472                	lw	s0,28(sp)
800052c4:	6105                	addi	sp,sp,32
800052c6:	8082                	ret

800052c8 <UART_RxCmd>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void UART_RxCmd(UART_TypeDef* UARTx, FunctionalState State)
{
800052c8:	1101                	addi	sp,sp,-32
800052ca:	ce22                	sw	s0,28(sp)
800052cc:	1000                	addi	s0,sp,32
800052ce:	fea42623          	sw	a0,-20(s0)
800052d2:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(UARTx->CR_bit.RXE, State);
800052d6:	fe842783          	lw	a5,-24(s0)
800052da:	8b85                	andi	a5,a5,1
800052dc:	0ff7f713          	zext.b	a4,a5
800052e0:	fec42783          	lw	a5,-20(s0)
800052e4:	8b05                	andi	a4,a4,1
800052e6:	0726                	slli	a4,a4,0x9
800052e8:	0307d683          	lhu	a3,48(a5)
800052ec:	dff6f693          	andi	a3,a3,-513
800052f0:	8f55                	or	a4,a4,a3
800052f2:	02e79823          	sh	a4,48(a5)
}
800052f6:	0001                	nop
800052f8:	4472                	lw	s0,28(sp)
800052fa:	6105                	addi	sp,sp,32
800052fc:	8082                	ret

800052fe <UART_TxCmd>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void UART_TxCmd(UART_TypeDef* UARTx, FunctionalState State)
{
800052fe:	1101                	addi	sp,sp,-32
80005300:	ce22                	sw	s0,28(sp)
80005302:	1000                	addi	s0,sp,32
80005304:	fea42623          	sw	a0,-20(s0)
80005308:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(UARTx->CR_bit.TXE, State);
8000530c:	fe842783          	lw	a5,-24(s0)
80005310:	8b85                	andi	a5,a5,1
80005312:	0ff7f713          	zext.b	a4,a5
80005316:	fec42783          	lw	a5,-20(s0)
8000531a:	8b05                	andi	a4,a4,1
8000531c:	0722                	slli	a4,a4,0x8
8000531e:	0307d683          	lhu	a3,48(a5)
80005322:	eff6f693          	andi	a3,a3,-257
80005326:	8f55                	or	a4,a4,a3
80005328:	02e79823          	sh	a4,48(a5)
}
8000532c:	0001                	nop
8000532e:	4472                	lw	s0,28(sp)
80005330:	6105                	addi	sp,sp,32
80005332:	8082                	ret

80005334 <UART_AutoBaudConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
void UART_AutoBaudConfig(UART_TypeDef* UARTx, uint32_t BaudRate)
{
80005334:	7179                	addi	sp,sp,-48
80005336:	d606                	sw	ra,44(sp)
80005338:	d422                	sw	s0,40(sp)
8000533a:	1800                	addi	s0,sp,48
8000533c:	fca42e23          	sw	a0,-36(s0)
80005340:	fcb42c23          	sw	a1,-40(s0)
    UART_Num_TypeDef UARTx_Num;
    uint32_t uart_clk_freq, int_div, frac_div;

    assert_param(IS_UART_PERIPH(UARTx));

    if (UARTx == UART0) {
80005344:	fdc42703          	lw	a4,-36(s0)
80005348:	300067b7          	lui	a5,0x30006
8000534c:	00f71563          	bne	a4,a5,80005356 <UART_AutoBaudConfig+0x22>
        UARTx_Num = UART0_Num;
80005350:	fe042623          	sw	zero,-20(s0)
80005354:	a805                	j	80005384 <UART_AutoBaudConfig+0x50>
    } else if (UARTx == UART1) {
80005356:	fdc42703          	lw	a4,-36(s0)
8000535a:	300077b7          	lui	a5,0x30007
8000535e:	00f71663          	bne	a4,a5,8000536a <UART_AutoBaudConfig+0x36>
        UARTx_Num = UART1_Num;
80005362:	4785                	li	a5,1
80005364:	fef42623          	sw	a5,-20(s0)
80005368:	a831                	j	80005384 <UART_AutoBaudConfig+0x50>
    } else if (UARTx == UART2) {
8000536a:	fdc42703          	lw	a4,-36(s0)
8000536e:	300087b7          	lui	a5,0x30008
80005372:	00f71663          	bne	a4,a5,8000537e <UART_AutoBaudConfig+0x4a>
        UARTx_Num = UART2_Num;
80005376:	4789                	li	a5,2
80005378:	fef42623          	sw	a5,-20(s0)
8000537c:	a021                	j	80005384 <UART_AutoBaudConfig+0x50>
    } else /*if (UARTx == UART3)*/ {
        UARTx_Num = UART3_Num;
8000537e:	478d                	li	a5,3
80005380:	fef42623          	sw	a5,-20(s0)
    }

    uart_clk_freq = RCU_GetUARTClkFreq(UARTx_Num);
80005384:	fec42503          	lw	a0,-20(s0)
80005388:	d12ff0ef          	jal	ra,8000489a <RCU_GetUARTClkFreq>
8000538c:	fea42423          	sw	a0,-24(s0)
    int_div = uart_clk_freq / (16 * BaudRate);
80005390:	fd842783          	lw	a5,-40(s0)
80005394:	0792                	slli	a5,a5,0x4
80005396:	fe842703          	lw	a4,-24(s0)
8000539a:	02f757b3          	divu	a5,a4,a5
8000539e:	fef42223          	sw	a5,-28(s0)
    frac_div = (uint32_t)((uart_clk_freq / (16.0f * BaudRate) - int_div) * 64.0f + 0.5f);
800053a2:	fe842783          	lw	a5,-24(s0)
800053a6:	d017f753          	fcvt.s.wu	fa4,a5
800053aa:	fd842783          	lw	a5,-40(s0)
800053ae:	d017f6d3          	fcvt.s.wu	fa3,a5
800053b2:	800057b7          	lui	a5,0x80005
800053b6:	65c7a787          	flw	fa5,1628(a5) # 8000565c <__data_source_start+0xffffffec>
800053ba:	10f6f7d3          	fmul.s	fa5,fa3,fa5
800053be:	18f77753          	fdiv.s	fa4,fa4,fa5
800053c2:	fe442783          	lw	a5,-28(s0)
800053c6:	d017f7d3          	fcvt.s.wu	fa5,a5
800053ca:	08f77753          	fsub.s	fa4,fa4,fa5
800053ce:	800057b7          	lui	a5,0x80005
800053d2:	6607a787          	flw	fa5,1632(a5) # 80005660 <__data_source_start+0xfffffff0>
800053d6:	10f77753          	fmul.s	fa4,fa4,fa5
800053da:	800057b7          	lui	a5,0x80005
800053de:	6647a787          	flw	fa5,1636(a5) # 80005664 <__data_source_start+0xfffffff4>
800053e2:	00f777d3          	fadd.s	fa5,fa4,fa5
800053e6:	c01797d3          	fcvt.wu.s	a5,fa5,rtz
800053ea:	fef42023          	sw	a5,-32(s0)
    UART_BaudDivConfig(UARTx, int_div, frac_div);
800053ee:	fe042603          	lw	a2,-32(s0)
800053f2:	fe442583          	lw	a1,-28(s0)
800053f6:	fdc42503          	lw	a0,-36(s0)
800053fa:	35b5                	jal	80005266 <UART_BaudDivConfig>
}
800053fc:	0001                	nop
800053fe:	50b2                	lw	ra,44(sp)
80005400:	5422                	lw	s0,40(sp)
80005402:	6145                	addi	sp,sp,48
80005404:	8082                	ret

80005406 <UART_DeInit>:
  * @brief      UART   
  * @param   UARTx     UART,  x=0|1|2|3
  * @retval  void
  */
void UART_DeInit(UART_TypeDef* UARTx)
{
80005406:	7179                	addi	sp,sp,-48
80005408:	d606                	sw	ra,44(sp)
8000540a:	d422                	sw	s0,40(sp)
8000540c:	1800                	addi	s0,sp,48
8000540e:	fca42e23          	sw	a0,-36(s0)
    UART_Num_TypeDef UARTx_Num;

    assert_param(IS_UART_PERIPH(UARTx));

    if (UARTx == UART0) {
80005412:	fdc42703          	lw	a4,-36(s0)
80005416:	300067b7          	lui	a5,0x30006
8000541a:	00f71563          	bne	a4,a5,80005424 <UART_DeInit+0x1e>
        UARTx_Num = UART0_Num;
8000541e:	fe042623          	sw	zero,-20(s0)
80005422:	a805                	j	80005452 <UART_DeInit+0x4c>
    } else if (UARTx == UART1) {
80005424:	fdc42703          	lw	a4,-36(s0)
80005428:	300077b7          	lui	a5,0x30007
8000542c:	00f71663          	bne	a4,a5,80005438 <UART_DeInit+0x32>
        UARTx_Num = UART1_Num;
80005430:	4785                	li	a5,1
80005432:	fef42623          	sw	a5,-20(s0)
80005436:	a831                	j	80005452 <UART_DeInit+0x4c>
    } else if (UARTx == UART2) {
80005438:	fdc42703          	lw	a4,-36(s0)
8000543c:	300087b7          	lui	a5,0x30008
80005440:	00f71663          	bne	a4,a5,8000544c <UART_DeInit+0x46>
        UARTx_Num = UART2_Num;
80005444:	4789                	li	a5,2
80005446:	fef42623          	sw	a5,-20(s0)
8000544a:	a021                	j	80005452 <UART_DeInit+0x4c>
    } else /*if (UARTx == UART3)*/ {
        UARTx_Num = UART3_Num;
8000544c:	478d                	li	a5,3
8000544e:	fef42623          	sw	a5,-20(s0)
    }

    RCU_UARTRstCmd(UARTx_Num, DISABLE);
80005452:	4581                	li	a1,0
80005454:	fec42503          	lw	a0,-20(s0)
80005458:	3b35                	jal	80005194 <RCU_UARTRstCmd>
    RCU_UARTRstCmd(UARTx_Num, ENABLE);
8000545a:	4585                	li	a1,1
8000545c:	fec42503          	lw	a0,-20(s0)
80005460:	3b15                	jal	80005194 <RCU_UARTRstCmd>
}
80005462:	0001                	nop
80005464:	50b2                	lw	ra,44(sp)
80005466:	5422                	lw	s0,40(sp)
80005468:	6145                	addi	sp,sp,48
8000546a:	8082                	ret

8000546c <UART_Init>:
  * @param   InitStruct      @ref UART_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void UART_Init(UART_TypeDef* UARTx, UART_Init_TypeDef* InitStruct)
{
8000546c:	1101                	addi	sp,sp,-32
8000546e:	ce06                	sw	ra,28(sp)
80005470:	cc22                	sw	s0,24(sp)
80005472:	1000                	addi	s0,sp,32
80005474:	fea42623          	sw	a0,-20(s0)
80005478:	feb42423          	sw	a1,-24(s0)
    UART_AutoBaudConfig(UARTx, InitStruct->BaudRate);
8000547c:	fe842783          	lw	a5,-24(s0)
80005480:	47dc                	lw	a5,12(a5)
80005482:	85be                	mv	a1,a5
80005484:	fec42503          	lw	a0,-20(s0)
80005488:	3575                	jal	80005334 <UART_AutoBaudConfig>
    UART_DataWidthConfig(UARTx, InitStruct->DataWidth);
8000548a:	fe842783          	lw	a5,-24(s0)
8000548e:	479c                	lw	a5,8(a5)
80005490:	85be                	mv	a1,a5
80005492:	fec42503          	lw	a0,-20(s0)
80005496:	3b2d                	jal	800051d0 <UART_DataWidthConfig>
    UART_StopBitConfig(UARTx, InitStruct->StopBit);
80005498:	fe842783          	lw	a5,-24(s0)
8000549c:	439c                	lw	a5,0(a5)
8000549e:	85be                	mv	a1,a5
800054a0:	fec42503          	lw	a0,-20(s0)
800054a4:	338d                	jal	80005206 <UART_StopBitConfig>
    UART_ParityBitConfig(UARTx, InitStruct->ParityBit);
800054a6:	fe842783          	lw	a5,-24(s0)
800054aa:	43dc                	lw	a5,4(a5)
800054ac:	85be                	mv	a1,a5
800054ae:	fec42503          	lw	a0,-20(s0)
800054b2:	3361                	jal	8000523a <UART_ParityBitConfig>
    UART_FIFOCmd(UARTx, InitStruct->FIFO);
800054b4:	fe842783          	lw	a5,-24(s0)
800054b8:	4b9c                	lw	a5,16(a5)
800054ba:	85be                	mv	a1,a5
800054bc:	fec42503          	lw	a0,-20(s0)
800054c0:	3bd1                	jal	80005294 <UART_FIFOCmd>
    UART_TxCmd(UARTx, InitStruct->Tx);
800054c2:	fe842783          	lw	a5,-24(s0)
800054c6:	4f9c                	lw	a5,24(a5)
800054c8:	85be                	mv	a1,a5
800054ca:	fec42503          	lw	a0,-20(s0)
800054ce:	3d05                	jal	800052fe <UART_TxCmd>
    UART_RxCmd(UARTx, InitStruct->Rx);
800054d0:	fe842783          	lw	a5,-24(s0)
800054d4:	4bdc                	lw	a5,20(a5)
800054d6:	85be                	mv	a1,a5
800054d8:	fec42503          	lw	a0,-20(s0)
800054dc:	33f5                	jal	800052c8 <UART_RxCmd>
}
800054de:	0001                	nop
800054e0:	40f2                	lw	ra,28(sp)
800054e2:	4462                	lw	s0,24(sp)
800054e4:	6105                	addi	sp,sp,32
800054e6:	8082                	ret

800054e8 <UART_StructInit>:
  * @param   InitStruct      @ref UART_Init_TypeDef,
  *                        .
  * @retval  void
  */
void UART_StructInit(UART_Init_TypeDef* InitStruct)
{
800054e8:	1101                	addi	sp,sp,-32
800054ea:	ce22                	sw	s0,28(sp)
800054ec:	1000                	addi	s0,sp,32
800054ee:	fea42623          	sw	a0,-20(s0)
    InitStruct->BaudRate = 9600;
800054f2:	fec42783          	lw	a5,-20(s0)
800054f6:	6709                	lui	a4,0x2
800054f8:	58070713          	addi	a4,a4,1408 # 2580 <STACK_SIZE+0x1d80>
800054fc:	c7d8                	sw	a4,12(a5)
    InitStruct->DataWidth = UART_DataWidth_8;
800054fe:	fec42783          	lw	a5,-20(s0)
80005502:	470d                	li	a4,3
80005504:	c798                	sw	a4,8(a5)
    InitStruct->FIFO = DISABLE;
80005506:	fec42783          	lw	a5,-20(s0)
8000550a:	0007a823          	sw	zero,16(a5) # 30008010 <STACK_SIZE+0x30007810>
    InitStruct->ParityBit = UART_ParityBit_Disable;
8000550e:	fec42783          	lw	a5,-20(s0)
80005512:	0007a223          	sw	zero,4(a5)
    InitStruct->StopBit = UART_StopBit_1;
80005516:	fec42783          	lw	a5,-20(s0)
8000551a:	0007a023          	sw	zero,0(a5)
    InitStruct->Rx = DISABLE;
8000551e:	fec42783          	lw	a5,-20(s0)
80005522:	0007aa23          	sw	zero,20(a5)
    InitStruct->Tx = DISABLE;
80005526:	fec42783          	lw	a5,-20(s0)
8000552a:	0007ac23          	sw	zero,24(a5)
}
8000552e:	0001                	nop
80005530:	4472                	lw	s0,28(sp)
80005532:	6105                	addi	sp,sp,32
80005534:	8082                	ret

80005536 <memcpy>:
80005536:	832a                	mv	t1,a0
80005538:	ca09                	beqz	a2,8000554a <memcpy+0x14>
8000553a:	00058383          	lb	t2,0(a1)
8000553e:	00730023          	sb	t2,0(t1)
80005542:	167d                	addi	a2,a2,-1 # 3000ffff <STACK_SIZE+0x3000f7ff>
80005544:	0305                	addi	t1,t1,1
80005546:	0585                	addi	a1,a1,1
80005548:	fa6d                	bnez	a2,8000553a <memcpy+0x4>
8000554a:	8082                	ret

8000554c <memset>:
8000554c:	832a                	mv	t1,a0
8000554e:	c611                	beqz	a2,8000555a <memset+0xe>
80005550:	00b30023          	sb	a1,0(t1)
80005554:	167d                	addi	a2,a2,-1
80005556:	0305                	addi	t1,t1,1
80005558:	fe65                	bnez	a2,80005550 <memset+0x4>
8000555a:	8082                	ret
