// Seed: 1496412513
module module_0 (
    output tri0 id_0
);
  parameter id_2 = (1'd0);
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output tri1 id_2,
    output wor id_3,
    input supply1 id_4
    , id_13,
    input tri0 id_5,
    output uwire id_6,
    input wire id_7,
    output tri id_8,
    input wor id_9,
    input tri1 id_10,
    output tri0 id_11
);
  logic id_14;
  ;
  wire id_15;
  ;
  module_0 modCall_1 (id_8);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output tri1 id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5;
  assign id_3 = 1;
endmodule
