

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           24 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                  257 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    1 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    1 # Seperate_Write_Queue_Enable
-dram_write_queue_size           128:108:32 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 899308a8cbd1edebf0fd10daecf249ec  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 48
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007100 	high:15 low:8
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000eff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x55b39e789ba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a208fac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0a208fa0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0a208f98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0a208f90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a208fa8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a208f8c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a209040..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a209048..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b39e789ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 12773
gpu_sim_insn = 12710760
gpu_ipc =     995.1272
gpu_tot_sim_cycle = 12773
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     995.1272
gpu_tot_issued_cta = 47
gpu_occupancy = 12.4815% 
gpu_tot_occupancy = 12.4815% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4376
partiton_level_parallism_total  =       2.4376
partiton_level_parallism_util =       3.0950
partiton_level_parallism_util_total  =       3.0950
L2_BW  =      93.6054 GB/Sec
L2_BW_total  =      93.6054 GB/Sec
gpu_total_sim_rate=282461

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1604, Miss = 1604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1076, Miss = 1076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 37940
	L1D_total_cache_misses = 37940
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16811
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574

Total_core_cache_fail_stats:
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 29778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 29562
gpgpu_n_mem_write_global = 1574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29778
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6280	W0_Idle:92935	W0_Scoreboard:1768444	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:109053	WS1:109053	WS2:109053	WS3:108502	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 236496 {8:29562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62960 {40:1574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1182480 {40:29562,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12592 {8:1574,}
maxmflatency = 388 
max_icnt2mem_latency = 92 
maxmrqlatency = 43 
max_icnt2sh_latency = 43 
averagemflatency = 229 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:1954 	2535 	1954 	957 	932 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22127 	9009 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	27855 	2764 	517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27546 	2524 	686 	346 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10714      9104      1500      1559      2261      2550      3785      3729      6108      5777      7272      7277      7428      8024      9205      9342 
dram[1]:     10717     10349      1508      1562      2271      2539      3780      3733      5852      6085      7165      7281      7433      8012      9201      9308 
dram[2]:     10597     10638      1480      1545      2261      2590      3808      3839      6050      5968      7281      7312      7440      6953      9190      9425 
dram[3]:     10596      9108      1487      1541      2258      2592      3790      3835      6061      5962      7268      7313      7448      6962      9200      9421 
dram[4]:     10584     10536      1494      1548      1905      2605      3797      3845      5837      5787      7161      7328      7743      8016      9545      9663 
dram[5]:     10594     10523      1508      1537      2241      2585      3795      3737      5847      5787      7275      7304      7723      8009      9260      9668 
dram[6]:     10585     10332      1513      1561      2600      2535      3798      3742      5851      5797      7128      7294      7727      8014      9554      9427 
dram[7]:     10598     10317      1494      1542      1901      2533      3794      3747      5832      5782      7145      6842      7450      8000      9195      9672 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8448/144 = 58.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8448
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        639       640       557       509       477       439       497       435       457       471       424       446       431       439       432       441
dram[1]:        696       630       498       580       428       476       427       465       469       460       453       427       436       429       444       424
dram[2]:        662       624       499       538       470       475       481       499       495       427       447       438       433       446       434       442
dram[3]:        694       655       529       474       512       445       461       463       429       471       441       447       431       441       436       423
dram[4]:        671       608       545       512       501       456       450       470       426       456       431       443       441       435       436       428
dram[5]:        652       638       506       525       443       483       479       468       465       437       443       449       434       432       435       452
dram[6]:        665       637       500       553       459       511       440       480       482       441       448       434       443       432       438       423
dram[7]:        670       650       547       490       486       449       495       451       447       482       433       441       424       432       433       447
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        354       381       357       363       350       337       346       342       329       346       332       339       335       331       334       331
dram[1]:        363       382       345       369       360       336       336       338       336       340       338       332       344       340       331       334
dram[2]:        358       384       339       366       365       347       346       355       335       347       336       340       332       338       336       335
dram[3]:        365       372       339       369       355       347       329       337       327       338       336       333       333       336       327       335
dram[4]:        363       372       361       349       343       336       339       338       335       333       333       349       336       336       335       339
dram[5]:        366       378       350       360       373       342       339       335       337       344       331       333       333       337       341       333
dram[6]:        355       376       359       365       348       334       344       334       334       335       347       339       341       329       337       329
dram[7]:        369       388       385       368       340       328       337       334       339       337       334       329       340       334       337       334
dram[8]:        252       248       220       208       191       196       197       202       212       190       195       190       193       191       198       198
dram[9]:        239       236       207       203       193       208       201       203       199       191       196       190       194       192       191       201
dram[10]:        245       232       222       210       188       194       192       195       200       196       187       190       194       189       193       192
dram[11]:        247       230       220       213       188       191       195       200       213       189       188       187       200       189       193       192
dram[12]:        246       229       251       216       195       211       216       211       203       222       194       192       189       193       188       195
dram[13]:        245       223       225       219       194       212       213       215       219       213       193       193       189       195       189       194
dram[14]:        238       222       210       218       191       201       212       198       190       213       193       194       190       199       194       198
dram[15]:        234       227       234       201       192       217       218       212       207       208       194       198       193       195       198       196
dram[16]:        233       248       202       253       201       216       190       197       191       217       194       193       195       194       190       191
dram[17]:        248       244       205       205       201       212       190       197       195       211       194       190       195       190       192       191
dram[18]:        244       246       206       252       223       225       189       197       191       225       193       192       193       197       191       188
dram[19]:        232       249       202       255       208       216       189       196       192       195       195       191       197       194       192       189
dram[20]:        232       252       208       199       194       212       189       190       206       192       199       191       195       197       188       190
dram[21]:        238       242       205       207       198       209       188       192       208       193       192       192       196       196       189       195
dram[22]:        235       241       204       223       205       193       189       197       207       201       190       189       197       190       190       195
dram[23]:        234       248       203       229       202       208       187       199       211       212       189       190       190       192       189       192
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=7973 n_act=18 n_pre=2 n_ref_event=94229960108704 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=3219 dram_eff=0.3281
bk0: 64a 8959i bk1: 96a 8933i bk2: 64a 8988i bk3: 64a 8978i bk4: 64a 8988i bk5: 64a 8987i bk6: 64a 8984i bk7: 64a 8984i bk8: 64a 8995i bk9: 64a 8979i bk10: 64a 8997i bk11: 64a 8986i bk12: 64a 8991i bk13: 64a 8988i bk14: 64a 8984i bk15: 64a 8982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122068
Bank_Level_Parallism_Col = 0.670556
Bank_Level_Parallism_Ready = 1.035985
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116724 
total_CMD = 9047 
util_bw = 1056 
Wasted_Col = 802 
Wasted_Row = 18 
Idle = 7171 

BW Util Bottlenecks: 
RCDc_limit = 192 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 636 
rwq = 0 
CCDLc_limit_alone = 636 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 7973 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 94229960108704 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002211 
CoL_Bus_Util = 0.116724 
Either_Row_CoL_Bus_Util = 0.118713 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.001862 
queue_avg = 0.363325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.363325
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=7975 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=3288 dram_eff=0.3212
bk0: 64a 8963i bk1: 96a 8938i bk2: 64a 8985i bk3: 64a 8979i bk4: 64a 8987i bk5: 64a 8979i bk6: 64a 8988i bk7: 64a 8986i bk8: 64a 8988i bk9: 64a 8981i bk10: 64a 8985i bk11: 64a 8988i bk12: 64a 8990i bk13: 64a 8982i bk14: 64a 8992i bk15: 64a 8989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095065
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.036932
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116724 
total_CMD = 9047 
util_bw = 1056 
Wasted_Col = 847 
Wasted_Row = 22 
Idle = 7122 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 670 
rwq = 0 
CCDLc_limit_alone = 670 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 7975 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002211 
CoL_Bus_Util = 0.116724 
Either_Row_CoL_Bus_Util = 0.118492 
Issued_on_Two_Bus_Simul_Util = 0.000442 
issued_two_Eff = 0.003731 
queue_avg = 0.419144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.419144
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=7974 n_act=18 n_pre=2 n_ref_event=4564736266875427237 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=3150 dram_eff=0.3352
bk0: 64a 8963i bk1: 96a 8934i bk2: 64a 8995i bk3: 64a 8987i bk4: 64a 8982i bk5: 64a 8981i bk6: 64a 8985i bk7: 64a 8979i bk8: 64a 8982i bk9: 64a 8978i bk10: 64a 8988i bk11: 64a 8985i bk12: 64a 8981i bk13: 64a 8984i bk14: 64a 8982i bk15: 64a 8989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123815
Bank_Level_Parallism_Col = 1.116987
Bank_Level_Parallism_Ready = 1.033144
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116987 

BW Util details:
bwutil = 0.116724 
total_CMD = 9047 
util_bw = 1056 
Wasted_Col = 830 
Wasted_Row = 12 
Idle = 7149 

BW Util Bottlenecks: 
RCDc_limit = 190 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 656 
rwq = 0 
CCDLc_limit_alone = 656 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 7974 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 4564736266875427237 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002211 
CoL_Bus_Util = 0.116724 
Either_Row_CoL_Bus_Util = 0.118603 
Issued_on_Two_Bus_Simul_Util = 0.000332 
issued_two_Eff = 0.002796 
queue_avg = 0.406212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.406212
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=7973 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=3227 dram_eff=0.3272
bk0: 64a 8964i bk1: 96a 8933i bk2: 64a 8988i bk3: 64a 8981i bk4: 64a 8983i bk5: 64a 8981i bk6: 64a 8995i bk7: 64a 8988i bk8: 64a 8990i bk9: 64a 8992i bk10: 64a 8987i bk11: 64a 8987i bk12: 64a 8990i bk13: 64a 8989i bk14: 64a 8988i bk15: 64a 8985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.110106
Bank_Level_Parallism_Col = 1.110206
Bank_Level_Parallism_Ready = 1.039773
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110206 

BW Util details:
bwutil = 0.116724 
total_CMD = 9047 
util_bw = 1056 
Wasted_Col = 802 
Wasted_Row = 22 
Idle = 7167 

BW Util Bottlenecks: 
RCDc_limit = 183 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 634 
rwq = 0 
CCDLc_limit_alone = 634 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 7973 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002211 
CoL_Bus_Util = 0.116724 
Either_Row_CoL_Bus_Util = 0.118713 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.001862 
queue_avg = 0.343760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.34376
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=7973 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=3189 dram_eff=0.3311
bk0: 64a 8962i bk1: 96a 8926i bk2: 64a 8980i bk3: 64a 8981i bk4: 64a 8978i bk5: 64a 8982i bk6: 64a 8987i bk7: 64a 8987i bk8: 64a 8999i bk9: 64a 8994i bk10: 64a 8988i bk11: 64a 8982i bk12: 64a 8987i bk13: 64a 8984i bk14: 64a 8986i bk15: 64a 8976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.097989
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.039773
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116724 
total_CMD = 9047 
util_bw = 1056 
Wasted_Col = 859 
Wasted_Row = 24 
Idle = 7108 

BW Util Bottlenecks: 
RCDc_limit = 207 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 660 
rwq = 0 
CCDLc_limit_alone = 660 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 7973 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002211 
CoL_Bus_Util = 0.116724 
Either_Row_CoL_Bus_Util = 0.118713 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.001862 
queue_avg = 0.394053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.394053
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=7973 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=3240 dram_eff=0.3259
bk0: 64a 8968i bk1: 96a 8927i bk2: 64a 8985i bk3: 64a 8975i bk4: 64a 8982i bk5: 64a 8981i bk6: 64a 8989i bk7: 64a 8983i bk8: 64a 8992i bk9: 64a 8982i bk10: 64a 8987i bk11: 64a 8980i bk12: 64a 8986i bk13: 64a 8983i bk14: 64a 8982i bk15: 64a 8985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125657
Bank_Level_Parallism_Col = 1.126677
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126677 

BW Util details:
bwutil = 0.116724 
total_CMD = 9047 
util_bw = 1056 
Wasted_Col = 822 
Wasted_Row = 24 
Idle = 7145 

BW Util Bottlenecks: 
RCDc_limit = 192 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 655 
rwq = 0 
CCDLc_limit_alone = 655 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 7973 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002211 
CoL_Bus_Util = 0.116724 
Either_Row_CoL_Bus_Util = 0.118713 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.001862 
queue_avg = 0.367415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.367415
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=7974 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=3269 dram_eff=0.323
bk0: 64a 8958i bk1: 96a 8931i bk2: 64a 8980i bk3: 64a 8976i bk4: 64a 8981i bk5: 64a 8985i bk6: 64a 8991i bk7: 64a 8987i bk8: 64a 8988i bk9: 64a 8990i bk10: 64a 8993i bk11: 64a 8993i bk12: 64a 8985i bk13: 64a 8993i bk14: 64a 8982i bk15: 64a 8985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112869
Bank_Level_Parallism_Col = 1.108311
Bank_Level_Parallism_Ready = 1.034091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108311 

BW Util details:
bwutil = 0.116724 
total_CMD = 9047 
util_bw = 1056 
Wasted_Col = 824 
Wasted_Row = 16 
Idle = 7151 

BW Util Bottlenecks: 
RCDc_limit = 205 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 633 
rwq = 0 
CCDLc_limit_alone = 633 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 7974 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002211 
CoL_Bus_Util = 0.116724 
Either_Row_CoL_Bus_Util = 0.118603 
Issued_on_Two_Bus_Simul_Util = 0.000332 
issued_two_Eff = 0.002796 
queue_avg = 0.416050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.41605
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=7972 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=3215 dram_eff=0.3285
bk0: 64a 8961i bk1: 96a 8931i bk2: 64a 8975i bk3: 64a 8978i bk4: 64a 8988i bk5: 64a 8983i bk6: 64a 8986i bk7: 64a 8982i bk8: 64a 8991i bk9: 64a 8989i bk10: 64a 8991i bk11: 64a 8991i bk12: 64a 8988i bk13: 64a 8986i bk14: 64a 8979i bk15: 64a 8987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.086534
Bank_Level_Parallism_Col = 1.087297
Bank_Level_Parallism_Ready = 1.035985
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087297 

BW Util details:
bwutil = 0.116724 
total_CMD = 9047 
util_bw = 1056 
Wasted_Col = 873 
Wasted_Row = 24 
Idle = 7094 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 690 
rwq = 0 
CCDLc_limit_alone = 690 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 7972 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002211 
CoL_Bus_Util = 0.116724 
Either_Row_CoL_Bus_Util = 0.118824 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.000930 
queue_avg = 0.433956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.433956
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9047 n_nop=9047 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9047i bk1: 0a 9047i bk2: 0a 9047i bk3: 0a 9047i bk4: 0a 9047i bk5: 0a 9047i bk6: 0a 9047i bk7: 0a 9047i bk8: 0a 9047i bk9: 0a 9047i bk10: 0a 9047i bk11: 0a 9047i bk12: 0a 9047i bk13: 0a 9047i bk14: 0a 9047i bk15: 0a 9047i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9047 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9047 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9047 
n_nop = 9047 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1068, Miss = 656, Miss_rate = 0.614, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[1]: Access = 858, Miss = 512, Miss_rate = 0.597, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[2]: Access = 1081, Miss = 654, Miss_rate = 0.605, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[3]: Access = 856, Miss = 512, Miss_rate = 0.598, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[4]: Access = 1063, Miss = 655, Miss_rate = 0.616, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 885, Miss = 512, Miss_rate = 0.579, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[6]: Access = 1073, Miss = 655, Miss_rate = 0.610, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[7]: Access = 870, Miss = 512, Miss_rate = 0.589, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[8]: Access = 1061, Miss = 654, Miss_rate = 0.616, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[9]: Access = 854, Miss = 512, Miss_rate = 0.600, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[10]: Access = 1059, Miss = 655, Miss_rate = 0.619, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[11]: Access = 870, Miss = 512, Miss_rate = 0.589, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[12]: Access = 1072, Miss = 654, Miss_rate = 0.610, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[13]: Access = 878, Miss = 512, Miss_rate = 0.583, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[14]: Access = 1064, Miss = 654, Miss_rate = 0.615, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[15]: Access = 880, Miss = 512, Miss_rate = 0.582, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[16]: Access = 575, Miss = 70, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 449, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 560, Miss = 61, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 438, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 568, Miss = 72, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 436, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 565, Miss = 82, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 438, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 579, Miss = 61, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 444, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 576, Miss = 61, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 449, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 578, Miss = 60, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 438, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 585, Miss = 60, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 421, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 515, Miss = 20, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 446, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 497, Miss = 20, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 451, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 497, Miss = 21, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 417, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 515, Miss = 20, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 429, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 517, Miss = 20, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 445, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 502, Miss = 20, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 435, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 509, Miss = 21, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 434, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 508, Miss = 20, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 428, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31136
L2_total_cache_misses = 10022
L2_total_cache_miss_rate = 0.3219
L2_total_cache_pending_hits = 704
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6336
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=31136
icnt_total_pkts_simt_to_mem=31136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31136
Req_Network_cycles = 12773
Req_Network_injected_packets_per_cycle =       2.4376 
Req_Network_conflicts_per_cycle =       0.5315
Req_Network_conflicts_per_cycle_util =       0.6749
Req_Bank_Level_Parallism =       3.0950
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2081
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0508

Reply_Network_injected_packets_num = 31136
Reply_Network_cycles = 12773
Reply_Network_injected_packets_per_cycle =        2.4376
Reply_Network_conflicts_per_cycle =        0.6364
Reply_Network_conflicts_per_cycle_util =       0.7808
Reply_Bank_Level_Parallism =       2.9907
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0408
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0609
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 45 sec (45 sec)
gpgpu_simulation_rate = 282461 (inst/sec)
gpgpu_simulation_rate = 283 (cycle/sec)
gpgpu_silicon_slowdown = 4240282x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a208fac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0a208fa0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0a208f98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0a208f90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a208fa8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a208f8c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a209040..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a209048..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b39e789ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 12885
gpu_sim_insn = 12710760
gpu_ipc =     986.4773
gpu_tot_sim_cycle = 25658
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     990.7834
gpu_tot_issued_cta = 94
gpu_occupancy = 12.4815% 
gpu_tot_occupancy = 12.4815% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4165
partiton_level_parallism_total  =       2.4270
partiton_level_parallism_util =       3.1869
partiton_level_parallism_util_total  =       3.1403
L2_BW  =      92.7918 GB/Sec
L2_BW_total  =      93.1969 GB/Sec
gpu_total_sim_rate=282461

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2424, Miss = 2424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1896, Miss = 1896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2424, Miss = 2424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1896, Miss = 1896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 75880
	L1D_total_cache_misses = 75880
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33656
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148

Total_core_cache_fail_stats:
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 59556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 59124
gpgpu_n_mem_write_global = 3148
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 59556
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12539	W0_Idle:187852	W0_Scoreboard:3568659	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:218106	WS1:218106	WS2:218106	WS3:217004	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 472992 {8:59124,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125920 {40:3148,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2364960 {40:59124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25184 {8:3148,}
maxmflatency = 430 
max_icnt2mem_latency = 127 
maxmrqlatency = 86 
max_icnt2sh_latency = 44 
averagemflatency = 230 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:3889 	4972 	3807 	1937 	1588 	1053 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43628 	18644 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	55698 	5412 	1162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	55285 	5033 	1312 	600 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     11033     11212      9267      9369      2261      2550      3785      3729      6108      5777      7272      7277      7428      8024      9205      9342 
dram[1]:     11057     11704      9262      9376      2271      2539      3780      3733      5852      6085      7165      7281      7433      8012      9201      9308 
dram[2]:     11019     11720      8900      9348      2261      2590      3808      3839      6050      5968      7281      7312      7440      6953      9190      9425 
dram[3]:     11047     11700      9259      8734      2258      2592      3790      3835      6061      5962      7268      7313      7448      6962      9200      9421 
dram[4]:     11171     10536      9331      9336      1905      2605      3797      3845      5837      5787      7161      7328      7743      8016      9545      9663 
dram[5]:     11163     10523      9339      9357      2241      2585      3795      3737      5847      5787      7275      7304      7723      8009      9260      9668 
dram[6]:     11052     10332      8861      9397      2600      2535      3798      3742      5851      5797      7128      7294      7727      8014      9554      9427 
dram[7]:     11067     10317      8832      9342      1901      2533      3794      3747      5832      5782      7145      6842      7450      8000      9195      9672 
dram[8]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       438       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       433       435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       445       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       448       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       475       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       476       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       433       451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       479       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       448       462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       447       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 22.000000 28.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 21.600000 28.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 21.600000 28.750000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 21.600000 28.750000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 21.600000 35.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 21.799999 35.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 21.600000 35.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 21.600000 35.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 17252/340 = 50.741177
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       158       170       144       136       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       156       170       144       136       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       156       171       144       136       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       156       171       144       136       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       156       170       144       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       157       170       144       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[6]:       156       170       144       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[7]:       156       170       144       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         2         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 17252
min_bank_accesses = 0!
chip skew: 2144/4 = 536.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        653       618       513       479       487       448       491       448       461       468       430       450       432       439       427       441
dram[1]:        672       614       483       530       436       503       449       482       471       464       457       438       431       427       448       426
dram[2]:        666       606       489       534       470       477       459       484       499       432       449       431       443       437       439       437
dram[3]:        681       612       519       480       503       462       478       459       428       486       433       448       432       447       431       436
dram[4]:        676       598       515       518       499       458       465       477       442       471       435       460       432       436       431       431
dram[5]:        653       609       486       518       460       488       471       473       478       443       460       436       435       432       440       442
dram[6]:        670       609       503       558       454       496       445       486       470       442       454       447       444       430       442       423
dram[7]:        668       622       503       503       500       454       488       441       448       473       436       442       429       441       434       445
dram[8]:       6842      9156    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       8920      7666    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       7073      8750    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       6129      6177    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       9016      7857    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       9534      7678    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       9731      9099    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       9191      8918    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      15093     13884    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      14182     14408    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:      14815     10183    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:      14304     13550    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:      14928     15153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:      15427     14128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       9884     13786    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:      13879     14545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        382       401       375       367       361       370       346       356       352       360       355       347       346       353       356       355
dram[1]:        396       382       366       369       360       392       348       351       356       359       347       352       363       356       353       352
dram[2]:        387       399       425       371       365       351       349       355       344       367       347       352       344       350       356       358
dram[3]:        379       410       392       369       355       360       357       353       350       373       346       346       347       352       352       345
dram[4]:        412       411       403       388       352       358       350       352       349       352       370       349       354       364       352       346
dram[5]:        401       378       400       401       373       357       361       353       359       350       358       357       348       363       358       353
dram[6]:        411       396       393       401       354       357       349       354       350       355       360       386       351       403       344       347
dram[7]:        373       409       392       430       364       364       353       353       355       351       351       347       347       370       351       353
dram[8]:        335       334       220       224       196       211       206       202       216       197       195       192       193       191       198       198
dram[9]:        359       351       215       210       204       210       203       203       203       206       196       190       194       192       191       201
dram[10]:        359       344       222       214       207       194       194       195       200       201       188       190       194       190       193       194
dram[11]:        358       358       220       218       217       205       197       200       213       197       190       191       200       194       193       194
dram[12]:        342       339       251       216       205       211       216       211       203       222       197       192       219       197       192       195
dram[13]:        336       342       225       219       202       212       213       215       219       214       193       193       206       195       191       197
dram[14]:        358       356       213       218       200       201       212       198       197       213       194       194       199       199       194       198
dram[15]:        348       332       234       201       199       217       218       212       207       208       194       198       212       195       198       204
dram[16]:        397       327       202       253       206       216       195       198       212       217       194       193       195       197       195       191
dram[17]:        409       327       205       215       207       212       194       197       202       211       194       194       198       192       192       191
dram[18]:        361       327       207       252       223       225       189       197       192       225       195       192       193       197       191       188
dram[19]:        327       335       203       255       208       216       194       196       197       195       197       193       197       194       194       189
dram[20]:        382       327       210       226       199       212       200       197       206       212       199       197       200       198       188       190
dram[21]:        341       327       208       223       199       209       200       209       208       197       199       197       196       198       189       195
dram[22]:        348       331       220       223       205       212       196       197       217       201       204       195       197       198       193       195
dram[23]:        377       327       231       229       202       208       198       205       214       212       193       193       207       203       189       192
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=15974 n_act=39 n_pre=23 n_ref_event=94229960108704 n_req=2144 n_rd=2144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.118
n_activity=6529 dram_eff=0.3284
bk0: 110a 17972i bk1: 114a 17999i bk2: 192a 17976i bk3: 192a 17960i bk4: 128a 18041i bk5: 128a 18043i bk6: 128a 18034i bk7: 128a 18034i bk8: 128a 18047i bk9: 128a 18031i bk10: 128a 18058i bk11: 128a 18049i bk12: 128a 18054i bk13: 128a 18045i bk14: 128a 18035i bk15: 128a 18028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981810
Row_Buffer_Locality_read = 0.981810
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.124596
Bank_Level_Parallism_Col = 0.670556
Bank_Level_Parallism_Ready = 1.033582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117971 
total_CMD = 18174 
util_bw = 2144 
Wasted_Col = 1656 
Wasted_Row = 221 
Idle = 14153 

BW Util Bottlenecks: 
RCDc_limit = 408 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1303 
rwq = 0 
CCDLc_limit_alone = 1303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 15974 
Read = 2144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 94229960108704 
n_req = 2144 
total_req = 2144 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 2144 
Row_Bus_Util =  0.003411 
CoL_Bus_Util = 0.117971 
Either_Row_CoL_Bus_Util = 0.121052 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.002727 
queue_avg = 0.501155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.501155
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=15978 n_act=39 n_pre=23 n_ref_event=0 n_req=2142 n_rd=2142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1179
n_activity=6569 dram_eff=0.3261
bk0: 108a 17989i bk1: 114a 18002i bk2: 192a 17970i bk3: 192a 17960i bk4: 128a 18035i bk5: 128a 18020i bk6: 128a 18043i bk7: 128a 18035i bk8: 128a 18046i bk9: 128a 18034i bk10: 128a 18039i bk11: 128a 18042i bk12: 128a 18045i bk13: 128a 18017i bk14: 128a 18046i bk15: 128a 18035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981793
Row_Buffer_Locality_read = 0.981793
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.150920
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.053688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117861 
total_CMD = 18174 
util_bw = 2142 
Wasted_Col = 1616 
Wasted_Row = 211 
Idle = 14205 

BW Util Bottlenecks: 
RCDc_limit = 411 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1253 
rwq = 0 
CCDLc_limit_alone = 1253 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 15978 
Read = 2142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 2142 
total_req = 2142 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 2142 
Row_Bus_Util =  0.003411 
CoL_Bus_Util = 0.117861 
Either_Row_CoL_Bus_Util = 0.120832 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.003643 
queue_avg = 0.515132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.515132
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=15975 n_act=39 n_pre=23 n_ref_event=4564736266875427237 n_req=2143 n_rd=2143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1179
n_activity=6256 dram_eff=0.3426
bk0: 108a 17983i bk1: 115a 18001i bk2: 192a 17983i bk3: 192a 17958i bk4: 128a 18047i bk5: 128a 18035i bk6: 128a 18039i bk7: 128a 18029i bk8: 128a 18037i bk9: 128a 18026i bk10: 128a 18050i bk11: 128a 18044i bk12: 128a 18030i bk13: 128a 18032i bk14: 128a 18029i bk15: 128a 18039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981801
Row_Buffer_Locality_read = 0.981801
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166624
Bank_Level_Parallism_Col = 1.148419
Bank_Level_Parallism_Ready = 1.042464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148419 

BW Util details:
bwutil = 0.117916 
total_CMD = 18174 
util_bw = 2143 
Wasted_Col = 1586 
Wasted_Row = 184 
Idle = 14261 

BW Util Bottlenecks: 
RCDc_limit = 407 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1225 
rwq = 0 
CCDLc_limit_alone = 1225 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 15975 
Read = 2143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 4564736266875427237 
n_req = 2143 
total_req = 2143 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 2143 
Row_Bus_Util =  0.003411 
CoL_Bus_Util = 0.117916 
Either_Row_CoL_Bus_Util = 0.120997 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.002729 
queue_avg = 0.512931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.512931
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=15978 n_act=39 n_pre=23 n_ref_event=0 n_req=2143 n_rd=2143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1179
n_activity=6404 dram_eff=0.3346
bk0: 108a 17981i bk1: 115a 17997i bk2: 192a 17971i bk3: 192a 17956i bk4: 128a 18035i bk5: 128a 18041i bk6: 128a 18041i bk7: 128a 18034i bk8: 128a 18046i bk9: 128a 18043i bk10: 128a 18042i bk11: 128a 18037i bk12: 128a 18040i bk13: 128a 18040i bk14: 128a 18038i bk15: 128a 18036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981801
Row_Buffer_Locality_read = 0.981801
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145267
Bank_Level_Parallism_Col = 1.132459
Bank_Level_Parallism_Ready = 1.040597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132459 

BW Util details:
bwutil = 0.117916 
total_CMD = 18174 
util_bw = 2143 
Wasted_Col = 1626 
Wasted_Row = 203 
Idle = 14202 

BW Util Bottlenecks: 
RCDc_limit = 406 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1269 
rwq = 0 
CCDLc_limit_alone = 1269 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 15978 
Read = 2143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 2143 
total_req = 2143 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 2143 
Row_Bus_Util =  0.003411 
CoL_Bus_Util = 0.117916 
Either_Row_CoL_Bus_Util = 0.120832 
Issued_on_Two_Bus_Simul_Util = 0.000495 
issued_two_Eff = 0.004098 
queue_avg = 0.467756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.467756
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=15985 n_act=38 n_pre=22 n_ref_event=0 n_req=2134 n_rd=2134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1174
n_activity=6570 dram_eff=0.3248
bk0: 108a 17991i bk1: 106a 18023i bk2: 192a 17958i bk3: 192a 17950i bk4: 128a 18022i bk5: 128a 18031i bk6: 128a 18033i bk7: 128a 18037i bk8: 128a 18058i bk9: 128a 18041i bk10: 128a 18049i bk11: 128a 18032i bk12: 128a 18046i bk13: 128a 18036i bk14: 128a 18048i bk15: 128a 18030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982193
Row_Buffer_Locality_read = 0.982193
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142101
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.042643
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117420 
total_CMD = 18174 
util_bw = 2134 
Wasted_Col = 1636 
Wasted_Row = 199 
Idle = 14205 

BW Util Bottlenecks: 
RCDc_limit = 431 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1246 
rwq = 0 
CCDLc_limit_alone = 1246 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 15985 
Read = 2134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2134 
total_req = 2134 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2134 
Row_Bus_Util =  0.003301 
CoL_Bus_Util = 0.117420 
Either_Row_CoL_Bus_Util = 0.120447 
Issued_on_Two_Bus_Simul_Util = 0.000275 
issued_two_Eff = 0.002284 
queue_avg = 0.523330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.52333
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=15984 n_act=38 n_pre=22 n_ref_event=0 n_req=2135 n_rd=2135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1175
n_activity=6391 dram_eff=0.3341
bk0: 109a 17985i bk1: 106a 18025i bk2: 192a 17963i bk3: 192a 17952i bk4: 128a 18031i bk5: 128a 18035i bk6: 128a 18039i bk7: 128a 18026i bk8: 128a 18044i bk9: 128a 18027i bk10: 128a 18050i bk11: 128a 18028i bk12: 128a 18038i bk13: 128a 18047i bk14: 128a 18035i bk15: 128a 18041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982201
Row_Buffer_Locality_read = 0.982201
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164152
Bank_Level_Parallism_Col = 1.149080
Bank_Level_Parallism_Ready = 1.046370
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149080 

BW Util details:
bwutil = 0.117476 
total_CMD = 18174 
util_bw = 2135 
Wasted_Col = 1589 
Wasted_Row = 187 
Idle = 14263 

BW Util Bottlenecks: 
RCDc_limit = 402 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1261 
rwq = 0 
CCDLc_limit_alone = 1261 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 15984 
Read = 2135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2135 
total_req = 2135 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2135 
Row_Bus_Util =  0.003301 
CoL_Bus_Util = 0.117476 
Either_Row_CoL_Bus_Util = 0.120502 
Issued_on_Two_Bus_Simul_Util = 0.000275 
issued_two_Eff = 0.002283 
queue_avg = 0.493012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.493012
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=15987 n_act=38 n_pre=22 n_ref_event=0 n_req=2134 n_rd=2134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1174
n_activity=6540 dram_eff=0.3263
bk0: 108a 17980i bk1: 106a 18026i bk2: 192a 17953i bk3: 192a 17956i bk4: 128a 18032i bk5: 128a 18034i bk6: 128a 18041i bk7: 128a 18037i bk8: 128a 18039i bk9: 128a 18038i bk10: 128a 18041i bk11: 128a 18041i bk12: 128a 18007i bk13: 128a 18041i bk14: 128a 18038i bk15: 128a 18038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982193
Row_Buffer_Locality_read = 0.982193
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.177258
Bank_Level_Parallism_Col = 1.160316
Bank_Level_Parallism_Ready = 1.058575
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.160316 

BW Util details:
bwutil = 0.117420 
total_CMD = 18174 
util_bw = 2134 
Wasted_Col = 1568 
Wasted_Row = 185 
Idle = 14287 

BW Util Bottlenecks: 
RCDc_limit = 406 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1213 
rwq = 0 
CCDLc_limit_alone = 1213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 15987 
Read = 2134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2134 
total_req = 2134 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2134 
Row_Bus_Util =  0.003301 
CoL_Bus_Util = 0.117420 
Either_Row_CoL_Bus_Util = 0.120337 
Issued_on_Two_Bus_Simul_Util = 0.000385 
issued_two_Eff = 0.003201 
queue_avg = 0.583306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.583306
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=15991 n_act=38 n_pre=22 n_ref_event=0 n_req=2134 n_rd=2134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1174
n_activity=6453 dram_eff=0.3307
bk0: 108a 17981i bk1: 106a 18026i bk2: 192a 17948i bk3: 192a 17957i bk4: 128a 18044i bk5: 128a 18033i bk6: 128a 18036i bk7: 128a 18032i bk8: 128a 18041i bk9: 128a 18036i bk10: 128a 18047i bk11: 128a 18041i bk12: 128a 18028i bk13: 128a 18038i bk14: 128a 18033i bk15: 128a 18041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982193
Row_Buffer_Locality_read = 0.982193
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.148764
Bank_Level_Parallism_Col = 1.131187
Bank_Level_Parallism_Ready = 1.047798
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131187 

BW Util details:
bwutil = 0.117420 
total_CMD = 18174 
util_bw = 2134 
Wasted_Col = 1653 
Wasted_Row = 179 
Idle = 14208 

BW Util Bottlenecks: 
RCDc_limit = 397 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1302 
rwq = 0 
CCDLc_limit_alone = 1302 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 15991 
Read = 2134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2134 
total_req = 2134 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2134 
Row_Bus_Util =  0.003301 
CoL_Bus_Util = 0.117420 
Either_Row_CoL_Bus_Util = 0.120117 
Issued_on_Two_Bus_Simul_Util = 0.000605 
issued_two_Eff = 0.005039 
queue_avg = 0.568835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.568835
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18158 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007703
n_activity=53 dram_eff=0.2642
bk0: 8a 18157i bk1: 6a 18155i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.785714
Bank_Level_Parallism_Col = 1.703704
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.703704 

BW Util details:
bwutil = 0.000770 
total_CMD = 18174 
util_bw = 14 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 18146 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18158 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000770 
Either_Row_CoL_Bus_Util = 0.000880 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00264114
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18159 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007153
n_activity=58 dram_eff=0.2241
bk0: 6a 18159i bk1: 7a 18154i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.655172
Bank_Level_Parallism_Col = 1.571429
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.571429 

BW Util details:
bwutil = 0.000715 
total_CMD = 18174 
util_bw = 13 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 18145 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18159 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000715 
Either_Row_CoL_Bus_Util = 0.000825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00308132
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18158 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007703
n_activity=71 dram_eff=0.1972
bk0: 8a 18155i bk1: 6a 18159i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600000
Bank_Level_Parallism_Col = 1.517241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517241 

BW Util details:
bwutil = 0.000770 
total_CMD = 18174 
util_bw = 14 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 18144 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18158 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000770 
Either_Row_CoL_Bus_Util = 0.000880 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00225597
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18154 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009904
n_activity=71 dram_eff=0.2535
bk0: 9a 18157i bk1: 9a 18158i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.645161
Bank_Level_Parallism_Col = 1.566667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.566667 

BW Util details:
bwutil = 0.000990 
total_CMD = 18174 
util_bw = 18 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 18143 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18154 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000990 
Either_Row_CoL_Bus_Util = 0.001100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00286123
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18159 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007153
n_activity=58 dram_eff=0.2241
bk0: 6a 18160i bk1: 7a 18158i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.576923
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576923 

BW Util details:
bwutil = 0.000715 
total_CMD = 18174 
util_bw = 13 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 18147 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18159 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000715 
Either_Row_CoL_Bus_Util = 0.000825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00220095
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18159 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007153
n_activity=56 dram_eff=0.2321
bk0: 6a 18160i bk1: 7a 18156i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551724
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.000715 
total_CMD = 18174 
util_bw = 13 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 18145 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18159 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000715 
Either_Row_CoL_Bus_Util = 0.000825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00198085
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18160 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006603
n_activity=70 dram_eff=0.1714
bk0: 6a 18158i bk1: 6a 18160i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.235294
Bank_Level_Parallism_Col = 1.212121
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.212121 

BW Util details:
bwutil = 0.000660 
total_CMD = 18174 
util_bw = 12 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 18140 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18160 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000660 
Either_Row_CoL_Bus_Util = 0.000770 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00220095
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18160 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006603
n_activity=64 dram_eff=0.1875
bk0: 6a 18157i bk1: 6a 18158i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.730769
Bank_Level_Parallism_Col = 1.640000
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.640000 

BW Util details:
bwutil = 0.000660 
total_CMD = 18174 
util_bw = 12 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 18148 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18160 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000660 
Either_Row_CoL_Bus_Util = 0.000770 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00220095
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18168 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002201
n_activity=57 dram_eff=0.07018
bk0: 2a 18162i bk1: 2a 18162i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.473684
Bank_Level_Parallism_Col = 1.444444
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.444444 

BW Util details:
bwutil = 0.000220 
total_CMD = 18174 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 18155 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18168 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000330 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18168 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002201
n_activity=80 dram_eff=0.05
bk0: 2a 18162i bk1: 2a 18162i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000220 
total_CMD = 18174 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 18146 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18168 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000330 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18167 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002751
n_activity=71 dram_eff=0.07042
bk0: 2a 18162i bk1: 3a 18161i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000275 
total_CMD = 18174 
util_bw = 5 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 18144 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18167 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000495213
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18168 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002201
n_activity=53 dram_eff=0.07547
bk0: 2a 18162i bk1: 2a 18162i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037037
Bank_Level_Parallism_Col = 1.040000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040000 

BW Util details:
bwutil = 0.000220 
total_CMD = 18174 
util_bw = 4 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 18147 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18168 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000330 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000165071
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18168 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002201
n_activity=79 dram_eff=0.05063
bk0: 2a 18162i bk1: 2a 18161i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000220 
total_CMD = 18174 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 18145 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18168 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000330 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000550237
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18168 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002201
n_activity=50 dram_eff=0.08
bk0: 2a 18162i bk1: 2a 18161i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160000
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.000220 
total_CMD = 18174 
util_bw = 4 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 18149 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18168 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000330 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000550237
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18167 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002751
n_activity=50 dram_eff=0.1
bk0: 3a 18162i bk1: 2a 18159i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600000
Bank_Level_Parallism_Col = 1.473684
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473684 

BW Util details:
bwutil = 0.000275 
total_CMD = 18174 
util_bw = 5 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 18154 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18167 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000660284
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18174 n_nop=18168 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002201
n_activity=59 dram_eff=0.0678
bk0: 2a 18162i bk1: 2a 18161i bk2: 0a 18174i bk3: 0a 18174i bk4: 0a 18174i bk5: 0a 18174i bk6: 0a 18174i bk7: 0a 18174i bk8: 0a 18174i bk9: 0a 18174i bk10: 0a 18174i bk11: 0a 18174i bk12: 0a 18174i bk13: 0a 18174i bk14: 0a 18174i bk15: 0a 18174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450000
Bank_Level_Parallism_Col = 1.421053
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421053 

BW Util details:
bwutil = 0.000220 
total_CMD = 18174 
util_bw = 4 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 18154 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18174 
n_nop = 18168 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000330 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000275118

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2125, Miss = 1232, Miss_rate = 0.580, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[1]: Access = 1732, Miss = 1024, Miss_rate = 0.591, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[2]: Access = 2136, Miss = 1228, Miss_rate = 0.575, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[3]: Access = 1749, Miss = 1024, Miss_rate = 0.585, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[4]: Access = 2141, Miss = 1230, Miss_rate = 0.574, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[5]: Access = 1750, Miss = 1024, Miss_rate = 0.585, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[6]: Access = 2148, Miss = 1230, Miss_rate = 0.573, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[7]: Access = 1739, Miss = 1024, Miss_rate = 0.589, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[8]: Access = 2113, Miss = 1220, Miss_rate = 0.577, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[9]: Access = 1749, Miss = 1024, Miss_rate = 0.585, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 2114, Miss = 1222, Miss_rate = 0.578, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[11]: Access = 1755, Miss = 1024, Miss_rate = 0.583, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[12]: Access = 2141, Miss = 1220, Miss_rate = 0.570, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[13]: Access = 1746, Miss = 1024, Miss_rate = 0.586, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[14]: Access = 2117, Miss = 1220, Miss_rate = 0.576, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[15]: Access = 1744, Miss = 1024, Miss_rate = 0.587, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 84, Miss_rate = 0.075, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 876, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1107, Miss = 74, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 877, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1119, Miss = 86, Miss_rate = 0.077, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 879, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1120, Miss = 100, Miss_rate = 0.089, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[23]: Access = 891, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1138, Miss = 74, Miss_rate = 0.065, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 880, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1131, Miss = 74, Miss_rate = 0.065, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 875, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1128, Miss = 72, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 885, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1122, Miss = 72, Miss_rate = 0.064, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 866, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1048, Miss = 24, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 884, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1028, Miss = 24, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 868, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1025, Miss = 26, Miss_rate = 0.025, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[37]: Access = 867, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1036, Miss = 24, Miss_rate = 0.023, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 858, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1048, Miss = 24, Miss_rate = 0.023, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 875, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1031, Miss = 24, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 868, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1029, Miss = 26, Miss_rate = 0.025, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[45]: Access = 871, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1044, Miss = 24, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 873, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 62272
L2_total_cache_misses = 18826
L2_total_cache_miss_rate = 0.3023
L2_total_cache_pending_hits = 1537
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40335
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13020
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 59124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=62272
icnt_total_pkts_simt_to_mem=62272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62272
Req_Network_cycles = 25658
Req_Network_injected_packets_per_cycle =       2.4270 
Req_Network_conflicts_per_cycle =       0.5754
Req_Network_conflicts_per_cycle_util =       0.7445
Req_Bank_Level_Parallism =       3.1403
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2172
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0506

Reply_Network_injected_packets_num = 62272
Reply_Network_cycles = 25658
Reply_Network_injected_packets_per_cycle =        2.4270
Reply_Network_conflicts_per_cycle =        0.6152
Reply_Network_conflicts_per_cycle_util =       0.7656
Reply_Bank_Level_Parallism =       3.0201
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0379
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0607
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 30 sec (90 sec)
gpgpu_simulation_rate = 282461 (inst/sec)
gpgpu_simulation_rate = 285 (cycle/sec)
gpgpu_silicon_slowdown = 4210526x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a208fac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0a208fa0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0a208f98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0a208f90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a208fa8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a208f8c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a209040..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a209048..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b39e789ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 12755
gpu_sim_insn = 12710760
gpu_ipc =     996.5316
gpu_tot_sim_cycle = 38413
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     992.6921
gpu_tot_issued_cta = 141
gpu_occupancy = 12.4813% 
gpu_tot_occupancy = 12.4814% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4411
partiton_level_parallism_total  =       2.4317
partiton_level_parallism_util =       3.2232
partiton_level_parallism_util_total  =       3.1674
L2_BW  =      93.7375 GB/Sec
L2_BW_total  =      93.3764 GB/Sec
gpu_total_sim_rate=282461

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3244, Miss = 3244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2716, Miss = 2716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3244, Miss = 3244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2716, Miss = 2716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 3244, Miss = 3244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2716, Miss = 2716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 113820
	L1D_total_cache_misses = 113820
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 50586
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722

Total_core_cache_fail_stats:
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 89334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 88686
gpgpu_n_mem_write_global = 4722
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 89334
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18795	W0_Idle:284033	W0_Scoreboard:5351509	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:327159	WS1:327159	WS2:327159	WS3:325506	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 709488 {8:88686,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 188880 {40:4722,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3547440 {40:88686,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37776 {8:4722,}
maxmflatency = 473 
max_icnt2mem_latency = 131 
maxmrqlatency = 86 
max_icnt2sh_latency = 44 
averagemflatency = 230 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:5698 	7326 	5686 	2970 	2264 	1789 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	65725 	27683 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	82908 	8408 	2081 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	83423 	7380 	1774 	783 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     11033     11212      9267      9369      2261      2550      3785      3729      6108      5777      7272      7277      7428      8024      9205      9342 
dram[1]:     11057     11704      9262      9376      2271      2539      3780      3733      5852      6085      7165      7281      7433      8012      9201      9308 
dram[2]:     11019     11720      8900      9348      2261      2590      3808      3839      6050      5968      7281      7312      7440      6953      9190      9425 
dram[3]:     11047     11700      9259      8734      2258      2592      3790      3835      6061      5962      7268      7313      7448      6962      9200      9421 
dram[4]:     11171     10657      9331      9336      1905      2605      3797      3845      5837      5787      7161      7328      7743      8016      9545      9663 
dram[5]:     11163     10648      9339      9357      2241      2585      3795      3737      5847      5787      7275      7304      7723      8009      9260      9668 
dram[6]:     11052     10635      8861      9397      2600      2535      3798      3742      5851      5797      7128      7294      7727      8014      9554      9427 
dram[7]:     11067     10921      8832      9342      1901      2533      3794      3747      5832      5782      7145      6842      7450      8000      9195      9672 
dram[8]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       438       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       433       435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       445       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       448       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       475       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       476       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       433       451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       479       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       448       462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       447       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 30.333334 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 30.000000 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 30.000000 40.599998 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 30.000000 40.599998 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 30.000000 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 31.500000 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 30.000000 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 30.000000 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 25740/472 = 54.533897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       222       234       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[1]:       220       234       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[2]:       220       235       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[3]:       220       235       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[4]:       220       234       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[5]:       221       234       224       224       192       192       192       192       192       192       192       192       192       192       192       192 
dram[6]:       220       234       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[7]:       220       234       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         2         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 25740
min_bank_accesses = 0!
chip skew: 3207/4 = 801.75
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        671       635       499       481       489       456       489       450       457       467       427       460       434       443       428       444
dram[1]:        705       622       481       532       442       495       454       483       470       456       469       432       436       427       451       429
dram[2]:        686       626       497       516       479       479       463       485       491       439       457       441       439       437       440       434
dram[3]:        699       632       507       485       485       466       486       477       434       485       437       460       430       442       430       438
dram[4]:        694       618       491       518       487       457       472       469       439       466       437       460       429       440       436       436
dram[5]:        686       624       489       511       471       491       468       484       473       441       455       439       443       432       439       441
dram[6]:        697       627       492       547       466       504       452       484       467       453       465       444       444       426       445       427
dram[7]:        684       646       497       507       500       460       495       450       453       474       433       451       424       441       431       445
dram[8]:      10072     13222    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      13029     11192    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      10571     12871    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       9083      9056    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      13451     11514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      14067     11388    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      14300     13281    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      13940     12984    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      23186     20814    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      20869     21929    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:      21468     15291    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:      21622     19956    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:      23037     22478    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:      22752     21438    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:      14237     20738    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:      20933     21136    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        382       401       420       448       361       370       351       360       352       360       355       347       356       356       375       355
dram[1]:        396       382       400       421       360       392       361       351       356       359       352       353       363       356       358       355
dram[2]:        387       399       425       435       365       351       354       355       347       367       355       361       345       350       356       358
dram[3]:        379       410       417       450       355       360       363       368       350       373       353       355       347       352       356       355
dram[4]:        412       411       403       466       352       358       371       358       349       352       370       349       354       364       366       348
dram[5]:        401       382       407       467       373       363       361       356       359       356       358       357       354       363       378       372
dram[6]:        411       396       396       473       354       357       353       358       350       360       360       386       351       403       377       360
dram[7]:        373       409       415       470       364       364       353       353       355       352       351       354       351       370       351       359
dram[8]:        335       334       220       224       199       211       211       216       216       197       195       192       193       191       198       198
dram[9]:        359       351       215       210       204       210       203       203       203       206       197       191       194       192       192       201
dram[10]:        359       344       222       214       207       194       203       195       200       201       188       190       194       190       193       196
dram[11]:        358       358       220       218       217       205       198       200       213       197       190       191       200       194       193       197
dram[12]:        342       339       251       222       205       211       216       211       203       222       197       192       219       197       192       195
dram[13]:        336       342       225       221       204       212       213       215       219       214       193       193       206       195       192       197
dram[14]:        358       356       219       218       200       201       212       199       197       213       196       194       199       199       194       226
dram[15]:        348       332       234       210       201       217       218       212       207       208       194       198       212       195       198       224
dram[16]:        397       327       261       253       212       216       195       200       212       217       195       193       195       197       195       192
dram[17]:        409       327       250       294       213       212       194       204       202       211       196       194       198       192       192       191
dram[18]:        361       327       246       256       223       225       192       213       192       225       195       197       194       197       192       188
dram[19]:        327       335       247       255       220       216       194       207       197       195       197       193       197       195       194       191
dram[20]:        382       327       274       226       217       212       200       203       206       212       199       197       200       198       195       195
dram[21]:        341       327       257       258       203       209       200       209       208       197       199       197       210       198       193       195
dram[22]:        348       331       269       223       218       212       196       197       217       201       204       200       197       198       195       195
dram[23]:        377       327       275       241       205       211       198       205       214       212       193       193       207       203       195       192
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=23925 n_act=55 n_pre=39 n_ref_event=94229960108704 n_req=3200 n_rd=3200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1176
n_activity=9675 dram_eff=0.3307
bk0: 182a 26931i bk1: 202a 26930i bk2: 256a 26940i bk3: 256a 26921i bk4: 192a 26998i bk5: 192a 26994i bk6: 192a 26994i bk7: 192a 26989i bk8: 192a 27004i bk9: 192a 26988i bk10: 192a 27020i bk11: 192a 27009i bk12: 192a 27012i bk13: 192a 27001i bk14: 192a 26996i bk15: 192a 26990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982813
Row_Buffer_Locality_read = 0.982813
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131797
Bank_Level_Parallism_Col = 0.670556
Bank_Level_Parallism_Ready = 1.034688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117608 
total_CMD = 27209 
util_bw = 3200 
Wasted_Col = 2460 
Wasted_Row = 372 
Idle = 21177 

BW Util Bottlenecks: 
RCDc_limit = 580 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1953 
rwq = 0 
CCDLc_limit_alone = 1953 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 23925 
Read = 3200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 94229960108704 
n_req = 3200 
total_req = 3200 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3200 
Row_Bus_Util =  0.003455 
CoL_Bus_Util = 0.117608 
Either_Row_CoL_Bus_Util = 0.120695 
Issued_on_Two_Bus_Simul_Util = 0.000368 
issued_two_Eff = 0.003045 
queue_avg = 0.512588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.512588
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=23928 n_act=55 n_pre=39 n_ref_event=0 n_req=3198 n_rd=3198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1175
n_activity=9617 dram_eff=0.3325
bk0: 180a 26944i bk1: 202a 26927i bk2: 256a 26933i bk3: 256a 26919i bk4: 192a 26990i bk5: 192a 26978i bk6: 192a 27002i bk7: 192a 26990i bk8: 192a 27005i bk9: 192a 26987i bk10: 192a 27005i bk11: 192a 27001i bk12: 192a 27006i bk13: 192a 26966i bk14: 192a 27001i bk15: 192a 26992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982802
Row_Buffer_Locality_read = 0.982802
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156465
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.053471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117535 
total_CMD = 27209 
util_bw = 3198 
Wasted_Col = 2406 
Wasted_Row = 359 
Idle = 21246 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1892 
rwq = 0 
CCDLc_limit_alone = 1892 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 23928 
Read = 3198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3198 
total_req = 3198 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3198 
Row_Bus_Util =  0.003455 
CoL_Bus_Util = 0.117535 
Either_Row_CoL_Bus_Util = 0.120585 
Issued_on_Two_Bus_Simul_Util = 0.000404 
issued_two_Eff = 0.003353 
queue_avg = 0.525157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.525157
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=23926 n_act=55 n_pre=39 n_ref_event=4564736266875427237 n_req=3199 n_rd=3199 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1176
n_activity=9238 dram_eff=0.3463
bk0: 180a 26939i bk1: 203a 26932i bk2: 256a 26948i bk3: 256a 26908i bk4: 192a 27006i bk5: 192a 26993i bk6: 192a 27003i bk7: 192a 26979i bk8: 192a 26999i bk9: 192a 26983i bk10: 192a 27017i bk11: 192a 27009i bk12: 192a 26990i bk13: 192a 26985i bk14: 192a 26997i bk15: 192a 27003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982807
Row_Buffer_Locality_read = 0.982807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.170882
Bank_Level_Parallism_Col = 1.156250
Bank_Level_Parallism_Ready = 1.051579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156250 

BW Util details:
bwutil = 0.117571 
total_CMD = 27209 
util_bw = 3199 
Wasted_Col = 2316 
Wasted_Row = 337 
Idle = 21357 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1789 
rwq = 0 
CCDLc_limit_alone = 1789 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 23926 
Read = 3199 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 4564736266875427237 
n_req = 3199 
total_req = 3199 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3199 
Row_Bus_Util =  0.003455 
CoL_Bus_Util = 0.117571 
Either_Row_CoL_Bus_Util = 0.120659 
Issued_on_Two_Bus_Simul_Util = 0.000368 
issued_two_Eff = 0.003046 
queue_avg = 0.497299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.497299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=23929 n_act=55 n_pre=39 n_ref_event=0 n_req=3199 n_rd=3199 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1176
n_activity=9411 dram_eff=0.3399
bk0: 180a 26939i bk1: 203a 26928i bk2: 256a 26939i bk3: 256a 26916i bk4: 192a 26988i bk5: 192a 26994i bk6: 192a 27008i bk7: 192a 26987i bk8: 192a 27010i bk9: 192a 27005i bk10: 192a 27012i bk11: 192a 27005i bk12: 192a 27004i bk13: 192a 26995i bk14: 192a 27005i bk15: 192a 26994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982807
Row_Buffer_Locality_read = 0.982807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166381
Bank_Level_Parallism_Col = 1.153733
Bank_Level_Parallism_Ready = 1.045014
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153733 

BW Util details:
bwutil = 0.117571 
total_CMD = 27209 
util_bw = 3199 
Wasted_Col = 2295 
Wasted_Row = 348 
Idle = 21367 

BW Util Bottlenecks: 
RCDc_limit = 570 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1796 
rwq = 0 
CCDLc_limit_alone = 1796 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 23929 
Read = 3199 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3199 
total_req = 3199 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3199 
Row_Bus_Util =  0.003455 
CoL_Bus_Util = 0.117571 
Either_Row_CoL_Bus_Util = 0.120548 
Issued_on_Two_Bus_Simul_Util = 0.000478 
issued_two_Eff = 0.003963 
queue_avg = 0.478445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.478445
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=23926 n_act=55 n_pre=39 n_ref_event=0 n_req=3198 n_rd=3198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1175
n_activity=9680 dram_eff=0.3304
bk0: 180a 26939i bk1: 202a 26927i bk2: 256a 26921i bk3: 256a 26907i bk4: 192a 26984i bk5: 192a 26986i bk6: 192a 26990i bk7: 192a 26994i bk8: 192a 27020i bk9: 192a 27003i bk10: 192a 27009i bk11: 192a 26989i bk12: 192a 27014i bk13: 192a 27001i bk14: 192a 27018i bk15: 192a 26990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982802
Row_Buffer_Locality_read = 0.982802
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152423
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.047842
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117535 
total_CMD = 27209 
util_bw = 3198 
Wasted_Col = 2390 
Wasted_Row = 356 
Idle = 21265 

BW Util Bottlenecks: 
RCDc_limit = 610 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1840 
rwq = 0 
CCDLc_limit_alone = 1840 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 23926 
Read = 3198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3198 
total_req = 3198 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3198 
Row_Bus_Util =  0.003455 
CoL_Bus_Util = 0.117535 
Either_Row_CoL_Bus_Util = 0.120659 
Issued_on_Two_Bus_Simul_Util = 0.000331 
issued_two_Eff = 0.002741 
queue_avg = 0.569517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.569517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=23918 n_act=55 n_pre=39 n_ref_event=0 n_req=3207 n_rd=3207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1179
n_activity=9579 dram_eff=0.3348
bk0: 189a 26925i bk1: 202a 26928i bk2: 256a 26928i bk3: 256a 26908i bk4: 192a 26995i bk5: 192a 26990i bk6: 192a 27001i bk7: 192a 26987i bk8: 192a 27015i bk9: 192a 26983i bk10: 192a 27011i bk11: 192a 26987i bk12: 192a 27003i bk13: 192a 27012i bk14: 192a 27001i bk15: 192a 27002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982850
Row_Buffer_Locality_read = 0.982850
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.168224
Bank_Level_Parallism_Col = 1.152505
Bank_Level_Parallism_Ready = 1.047084
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.152505 

BW Util details:
bwutil = 0.117865 
total_CMD = 27209 
util_bw = 3207 
Wasted_Col = 2341 
Wasted_Row = 337 
Idle = 21324 

BW Util Bottlenecks: 
RCDc_limit = 575 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1857 
rwq = 0 
CCDLc_limit_alone = 1857 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 23918 
Read = 3207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3207 
total_req = 3207 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3207 
Row_Bus_Util =  0.003455 
CoL_Bus_Util = 0.117865 
Either_Row_CoL_Bus_Util = 0.120953 
Issued_on_Two_Bus_Simul_Util = 0.000368 
issued_two_Eff = 0.003039 
queue_avg = 0.559190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.55919
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=23932 n_act=55 n_pre=39 n_ref_event=0 n_req=3198 n_rd=3198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1175
n_activity=9762 dram_eff=0.3276
bk0: 180a 26927i bk1: 202a 26926i bk2: 256a 26919i bk3: 256a 26911i bk4: 192a 26995i bk5: 192a 26993i bk6: 192a 27009i bk7: 192a 27001i bk8: 192a 27007i bk9: 192a 27004i bk10: 192a 27012i bk11: 192a 27002i bk12: 192a 26971i bk13: 192a 26998i bk14: 192a 27001i bk15: 192a 26998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982802
Row_Buffer_Locality_read = 0.982802
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158960
Bank_Level_Parallism_Col = 1.141056
Bank_Level_Parallism_Ready = 1.051282
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.141056 

BW Util details:
bwutil = 0.117535 
total_CMD = 27209 
util_bw = 3198 
Wasted_Col = 2395 
Wasted_Row = 333 
Idle = 21283 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1877 
rwq = 0 
CCDLc_limit_alone = 1877 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 23932 
Read = 3198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3198 
total_req = 3198 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3198 
Row_Bus_Util =  0.003455 
CoL_Bus_Util = 0.117535 
Either_Row_CoL_Bus_Util = 0.120438 
Issued_on_Two_Bus_Simul_Util = 0.000551 
issued_two_Eff = 0.004577 
queue_avg = 0.606564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.606564
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=23934 n_act=55 n_pre=39 n_ref_event=0 n_req=3198 n_rd=3198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1175
n_activity=9501 dram_eff=0.3366
bk0: 180a 26929i bk1: 202a 26925i bk2: 256a 26913i bk3: 256a 26910i bk4: 192a 27001i bk5: 192a 26982i bk6: 192a 26997i bk7: 192a 26987i bk8: 192a 27008i bk9: 192a 27001i bk10: 192a 27006i bk11: 192a 26998i bk12: 192a 26989i bk13: 192a 26995i bk14: 192a 26988i bk15: 192a 27000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982802
Row_Buffer_Locality_read = 0.982802
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.167539
Bank_Level_Parallism_Col = 1.146267
Bank_Level_Parallism_Ready = 1.044403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.146267 

BW Util details:
bwutil = 0.117535 
total_CMD = 27209 
util_bw = 3198 
Wasted_Col = 2413 
Wasted_Row = 310 
Idle = 21288 

BW Util Bottlenecks: 
RCDc_limit = 564 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1925 
rwq = 0 
CCDLc_limit_alone = 1925 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 23934 
Read = 3198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3198 
total_req = 3198 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3198 
Row_Bus_Util =  0.003455 
CoL_Bus_Util = 0.117535 
Either_Row_CoL_Bus_Util = 0.120365 
Issued_on_Two_Bus_Simul_Util = 0.000625 
issued_two_Eff = 0.005191 
queue_avg = 0.598515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.598515
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27193 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005145
n_activity=53 dram_eff=0.2642
bk0: 8a 27192i bk1: 6a 27190i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.785714
Bank_Level_Parallism_Col = 1.703704
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.703704 

BW Util details:
bwutil = 0.000515 
total_CMD = 27209 
util_bw = 14 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 27181 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27193 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000588 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00176412
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27194 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004778
n_activity=58 dram_eff=0.2241
bk0: 6a 27194i bk1: 7a 27189i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.655172
Bank_Level_Parallism_Col = 1.571429
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.571429 

BW Util details:
bwutil = 0.000478 
total_CMD = 27209 
util_bw = 13 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 27180 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27194 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000551 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00205814
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27193 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005145
n_activity=71 dram_eff=0.1972
bk0: 8a 27190i bk1: 6a 27194i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600000
Bank_Level_Parallism_Col = 1.517241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517241 

BW Util details:
bwutil = 0.000515 
total_CMD = 27209 
util_bw = 14 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 27179 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27193 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000588 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00150685
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27189 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006615
n_activity=71 dram_eff=0.2535
bk0: 9a 27192i bk1: 9a 27193i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.645161
Bank_Level_Parallism_Col = 1.566667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.566667 

BW Util details:
bwutil = 0.000662 
total_CMD = 27209 
util_bw = 18 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 27178 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27189 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000662 
Either_Row_CoL_Bus_Util = 0.000735 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00191113
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27194 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004778
n_activity=58 dram_eff=0.2241
bk0: 6a 27195i bk1: 7a 27193i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.576923
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576923 

BW Util details:
bwutil = 0.000478 
total_CMD = 27209 
util_bw = 13 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 27182 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27194 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000551 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0014701
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27194 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004778
n_activity=56 dram_eff=0.2321
bk0: 6a 27195i bk1: 7a 27191i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551724
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.000478 
total_CMD = 27209 
util_bw = 13 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 27180 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27194 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000551 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00132309
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27195 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000441
n_activity=70 dram_eff=0.1714
bk0: 6a 27193i bk1: 6a 27195i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.235294
Bank_Level_Parallism_Col = 1.212121
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.212121 

BW Util details:
bwutil = 0.000441 
total_CMD = 27209 
util_bw = 12 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 27175 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27195 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0014701
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27195 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000441
n_activity=64 dram_eff=0.1875
bk0: 6a 27192i bk1: 6a 27193i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.730769
Bank_Level_Parallism_Col = 1.640000
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.640000 

BW Util details:
bwutil = 0.000441 
total_CMD = 27209 
util_bw = 12 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 27183 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27195 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0014701
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27203 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000147
n_activity=57 dram_eff=0.07018
bk0: 2a 27197i bk1: 2a 27197i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.473684
Bank_Level_Parallism_Col = 1.444444
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.444444 

BW Util details:
bwutil = 0.000147 
total_CMD = 27209 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 27190 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27203 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000221 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27203 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000147
n_activity=80 dram_eff=0.05
bk0: 2a 27197i bk1: 2a 27197i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000147 
total_CMD = 27209 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 27181 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27203 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000221 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27202 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001838
n_activity=71 dram_eff=0.07042
bk0: 2a 27197i bk1: 3a 27196i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000184 
total_CMD = 27209 
util_bw = 5 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 27179 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27202 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000330773
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27203 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000147
n_activity=53 dram_eff=0.07547
bk0: 2a 27197i bk1: 2a 27197i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037037
Bank_Level_Parallism_Col = 1.040000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040000 

BW Util details:
bwutil = 0.000147 
total_CMD = 27209 
util_bw = 4 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 27182 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27203 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000221 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000110258
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27203 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000147
n_activity=79 dram_eff=0.05063
bk0: 2a 27197i bk1: 2a 27196i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000147 
total_CMD = 27209 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 27180 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27203 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000221 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000367525
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27203 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000147
n_activity=50 dram_eff=0.08
bk0: 2a 27197i bk1: 2a 27196i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160000
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.000147 
total_CMD = 27209 
util_bw = 4 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 27184 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27203 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000221 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000367525
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27202 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001838
n_activity=50 dram_eff=0.1
bk0: 3a 27197i bk1: 2a 27194i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600000
Bank_Level_Parallism_Col = 1.473684
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473684 

BW Util details:
bwutil = 0.000184 
total_CMD = 27209 
util_bw = 5 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 27189 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27202 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000441031
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27209 n_nop=27203 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000147
n_activity=59 dram_eff=0.0678
bk0: 2a 27197i bk1: 2a 27196i bk2: 0a 27209i bk3: 0a 27209i bk4: 0a 27209i bk5: 0a 27209i bk6: 0a 27209i bk7: 0a 27209i bk8: 0a 27209i bk9: 0a 27209i bk10: 0a 27209i bk11: 0a 27209i bk12: 0a 27209i bk13: 0a 27209i bk14: 0a 27209i bk15: 0a 27209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450000
Bank_Level_Parallism_Col = 1.421053
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421053 

BW Util details:
bwutil = 0.000147 
total_CMD = 27209 
util_bw = 4 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 27189 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27209 
n_nop = 27203 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000221 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000183763

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3170, Miss = 1776, Miss_rate = 0.560, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[1]: Access = 2606, Miss = 1536, Miss_rate = 0.589, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[2]: Access = 3207, Miss = 1772, Miss_rate = 0.553, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[3]: Access = 2615, Miss = 1536, Miss_rate = 0.587, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 3199, Miss = 1774, Miss_rate = 0.555, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 2644, Miss = 1536, Miss_rate = 0.581, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 3197, Miss = 1774, Miss_rate = 0.555, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[7]: Access = 2623, Miss = 1536, Miss_rate = 0.586, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[8]: Access = 3167, Miss = 1772, Miss_rate = 0.560, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[9]: Access = 2607, Miss = 1536, Miss_rate = 0.589, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[10]: Access = 3188, Miss = 1782, Miss_rate = 0.559, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[11]: Access = 2639, Miss = 1536, Miss_rate = 0.582, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[12]: Access = 3203, Miss = 1772, Miss_rate = 0.553, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[13]: Access = 2653, Miss = 1536, Miss_rate = 0.579, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[14]: Access = 3181, Miss = 1772, Miss_rate = 0.557, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[15]: Access = 2634, Miss = 1536, Miss_rate = 0.583, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1671, Miss = 84, Miss_rate = 0.050, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1323, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1634, Miss = 74, Miss_rate = 0.045, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 1323, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1681, Miss = 86, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 1308, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1683, Miss = 100, Miss_rate = 0.059, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[23]: Access = 1325, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1686, Miss = 74, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1308, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1686, Miss = 74, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 1324, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1680, Miss = 72, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 1329, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1679, Miss = 72, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 1298, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1587, Miss = 24, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1316, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1548, Miss = 24, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1313, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1540, Miss = 26, Miss_rate = 0.017, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[37]: Access = 1301, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1545, Miss = 24, Miss_rate = 0.016, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 1306, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1595, Miss = 24, Miss_rate = 0.015, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 1331, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1555, Miss = 24, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 1302, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1540, Miss = 26, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[45]: Access = 1305, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1557, Miss = 24, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 1296, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 93408
L2_total_cache_misses = 27314
L2_total_cache_miss_rate = 0.2924
L2_total_cache_pending_hits = 2225
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2225
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19386
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 88686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=93408
icnt_total_pkts_simt_to_mem=93408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 93408
Req_Network_cycles = 38413
Req_Network_injected_packets_per_cycle =       2.4317 
Req_Network_conflicts_per_cycle =       0.6205
Req_Network_conflicts_per_cycle_util =       0.8083
Req_Bank_Level_Parallism =       3.1674
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2380
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0507

Reply_Network_injected_packets_num = 93408
Reply_Network_cycles = 38413
Reply_Network_injected_packets_per_cycle =        2.4317
Reply_Network_conflicts_per_cycle =        0.6032
Reply_Network_conflicts_per_cycle_util =       0.7551
Reply_Bank_Level_Parallism =       3.0442
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0353
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0608
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 15 sec (135 sec)
gpgpu_simulation_rate = 282461 (inst/sec)
gpgpu_simulation_rate = 284 (cycle/sec)
gpgpu_silicon_slowdown = 4225352x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a208fac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0a208fa0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0a208f98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0a208f90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a208fa8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a208f8c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a209040..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a209048..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b39e789ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 12651
gpu_sim_insn = 12710760
gpu_ipc =    1004.7238
gpu_tot_sim_cycle = 51064
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     995.6729
gpu_tot_issued_cta = 188
gpu_occupancy = 12.4817% 
gpu_tot_occupancy = 12.4815% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4611
partiton_level_parallism_total  =       2.4390
partiton_level_parallism_util =       3.2386
partiton_level_parallism_util_total  =       3.1849
L2_BW  =      94.5081 GB/Sec
L2_BW_total  =      93.6568 GB/Sec
gpu_total_sim_rate=282461

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 151760
	L1D_total_cache_misses = 151760
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 78017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 67447
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296

Total_core_cache_fail_stats:
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 119112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118248
gpgpu_n_mem_write_global = 6296
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 119112
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25071	W0_Idle:379136	W0_Scoreboard:7128165	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:436212	WS1:436212	WS2:436212	WS3:434008	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 945984 {8:118248,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 251840 {40:6296,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4729920 {40:118248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50368 {8:6296,}
maxmflatency = 473 
max_icnt2mem_latency = 131 
maxmrqlatency = 86 
max_icnt2sh_latency = 44 
averagemflatency = 230 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:7586 	9830 	7561 	3921 	2795 	2526 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	87676 	36868 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	110573 	11029 	2931 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	111675 	9675 	2202 	943 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     11033     11212      9267      9369      6318      6617      9052      9388      6108      5777      7272      7277      7428      8024      9205      9342 
dram[1]:     11057     11704      9262      9376      6325      6380      9136      9354      5852      6085      7165      7281      7433      8012      9201      9308 
dram[2]:     11019     11720      8900      9348      6334      5860      9134      9360      6050      5968      7281      7312      7440      6953      9190      9425 
dram[3]:     11047     11700      9259      8734      5769      6620      9339      9382      6061      5962      7268      7313      7448      6962      9200      9421 
dram[4]:     11171     10657      9331      9336      5782      5984      9155      9331      5837      5787      7161      7328      7743      8016      9545      9663 
dram[5]:     11163     10648      9339      9357      5775      5958      9163      9211      5847      5787      7275      7304      7723      8009      9260      9668 
dram[6]:     11052     10635      8861      9397      5704      6389      9035      8892      5851      5797      7128      7294      7727      8014      9554      9427 
dram[7]:     11067     10921      8832      9342      5724      5964      9055      9317      5832      5782      7145      6842      7450      8000      9195      9672 
dram[8]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       438       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       433       435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       445       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       448       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       475       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       476       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       433       451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       479       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       448       462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       447       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 36.666668 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 36.666668 47.000000 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 36.666668 47.000000 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 36.666668 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 59.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 36.833332 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 59.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 36.666668 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 36.666668 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34228/600 = 57.046665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       286       298       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[1]:       284       298       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[2]:       284       299       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[3]:       284       299       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[4]:       284       298       304       296       256       256       256       256       256       256       256       256       256       256       256       256 
dram[5]:       285       298       304       296       256       256       256       256       256       256       256       256       256       256       256       256 
dram[6]:       284       298       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[7]:       284       298       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         2         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 34228
min_bank_accesses = 0!
chip skew: 4264/4 = 1066.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        702       647       484       473       484       468       489       452       457       468       441       462       430       446       427       443
dram[1]:        713       643       481       514       449       490       459       488       465       457       465       440       439       426       446       427
dram[2]:        705       641       487       489       486       476       465       479       487       444       464       442       439       437       443       434
dram[3]:        715       643       487       480       480       471       478       478       443       482       437       462       432       440       431       438
dram[4]:        713       632       487       506       483       467       467       465       446       468       442       464       429       440       437       437
dram[5]:        702       643       479       499       477       480       469       478       477       445       460       446       444       430       437       438
dram[6]:        706       646       485       514       480       494       452       487       468       457       461       444       443       428       447       425
dram[7]:        706       654       475       488       488       463       492       452       457       473       438       455       424       441       429       449
dram[8]:      12489     16523    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      16379     13806    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      13128     15963    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      11326     11308    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      16631     14227    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      17486     14040    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      18008     16252    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      17073     16050    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      32937     30958    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      31503     31515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:      32173     22256    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:      32315     30220    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:      33175     33054    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:      33710     31061    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:      21658     30609    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:      30949     32041    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        382       401       420       448       361       370       351       375       352       360       355       347       356       356       375       355
dram[1]:        396       382       400       421       360       392       361       361       356       359       352       366       363       361       358       355
dram[2]:        387       399       425       435       365       352       354       358       351       367       355       362       355       350       356       358
dram[3]:        379       410       417       450       357       360       363       368       350       373       354       355       348       352       356       355
dram[4]:        412       411       403       466       352       358       371       358       358       352       370       349       357       364       366       362
dram[5]:        401       382       407       467       373       363       361       356       359       356       358       357       361       363       378       372
dram[6]:        411       396       396       473       368       357       353       360       351       360       360       386       351       403       377       360
dram[7]:        373       409       415       470       364       364       353       355       355       353       353       360       359       370       351       359
dram[8]:        335       334       220       224       206       211       211       216       216       207       195       192       193       191       198       198
dram[9]:        359       351       221       215       206       210       203       203       203       210       197       191       194       192       192       201
dram[10]:        359       344       222       225       207       195       203       199       203       201       194       191       194       190       193       196
dram[11]:        358       358       220       218       217       206       198       200       213       209       192       191       200       194       193       197
dram[12]:        342       339       251       222       205       211       216       211       206       222       197       202       219       197       192       195
dram[13]:        336       342       225       222       213       212       213       215       219       214       193       193       206       195       192       197
dram[14]:        358       356       219       218       214       208       212       211       197       213       196       196       199       199       194       226
dram[15]:        348       332       234       225       206       217       218       212       207       208       194       198       212       195       198       224
dram[16]:        397       327       261       253       212       216       195       200       212       217       196       194       205       199       196       192
dram[17]:        409       327       250       294       213       212       195       204       202       211       196       194       205       197       192       191
dram[18]:        361       327       246       260       223       225       202       213       194       225       198       197       207       197       192       203
dram[19]:        327       335       247       255       220       216       205       207       197       195       197       195       206       197       194       203
dram[20]:        382       327       274       255       217       212       211       203       206       212       199       197       202       198       195       197
dram[21]:        341       327       257       267       204       209       222       214       208       197       199       197       210       198       193       203
dram[22]:        348       331       269       258       218       212       196       197       217       201       204       200       205       198       195       197
dram[23]:        377       327       275       271       213       211       212       205       214       212       197       193       207       203       195       194
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=31794 n_act=71 n_pre=55 n_ref_event=94229960108704 n_req=4264 n_rd=4264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1179
n_activity=12916 dram_eff=0.3301
bk0: 222a 35865i bk1: 234a 35866i bk2: 256a 35901i bk3: 256a 35882i bk4: 320a 35789i bk5: 320a 35799i bk6: 304a 35823i bk7: 304a 35802i bk8: 256a 35897i bk9: 256a 35875i bk10: 256a 35907i bk11: 256a 35897i bk12: 256a 35896i bk13: 256a 35886i bk14: 256a 35884i bk15: 256a 35876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983349
Row_Buffer_Locality_read = 0.983349
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131064
Bank_Level_Parallism_Col = 0.670556
Bank_Level_Parallism_Ready = 1.039400
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117888 
total_CMD = 36170 
util_bw = 4264 
Wasted_Col = 3285 
Wasted_Row = 531 
Idle = 28090 

BW Util Bottlenecks: 
RCDc_limit = 757 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2623 
rwq = 0 
CCDLc_limit_alone = 2623 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 31794 
Read = 4264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 94229960108704 
n_req = 4264 
total_req = 4264 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4264 
Row_Bus_Util =  0.003484 
CoL_Bus_Util = 0.117888 
Either_Row_CoL_Bus_Util = 0.120984 
Issued_on_Two_Bus_Simul_Util = 0.000387 
issued_two_Eff = 0.003199 
queue_avg = 0.524606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.524606
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=31800 n_act=71 n_pre=55 n_ref_event=0 n_req=4262 n_rd=4262 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1178
n_activity=12601 dram_eff=0.3382
bk0: 220a 35869i bk1: 234a 35861i bk2: 256a 35894i bk3: 256a 35880i bk4: 320a 35765i bk5: 320a 35790i bk6: 304a 35833i bk7: 304a 35808i bk8: 256a 35890i bk9: 256a 35880i bk10: 256a 35898i bk11: 256a 35890i bk12: 256a 35875i bk13: 256a 35853i bk14: 256a 35887i bk15: 256a 35876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983341
Row_Buffer_Locality_read = 0.983341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.170215
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.056077
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117832 
total_CMD = 36170 
util_bw = 4262 
Wasted_Col = 3131 
Wasted_Row = 497 
Idle = 28280 

BW Util Bottlenecks: 
RCDc_limit = 743 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2502 
rwq = 0 
CCDLc_limit_alone = 2502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 31800 
Read = 4262 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4262 
total_req = 4262 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4262 
Row_Bus_Util =  0.003484 
CoL_Bus_Util = 0.117832 
Either_Row_CoL_Bus_Util = 0.120818 
Issued_on_Two_Bus_Simul_Util = 0.000498 
issued_two_Eff = 0.004119 
queue_avg = 0.537821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.537821
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=31794 n_act=71 n_pre=55 n_ref_event=4564736266875427237 n_req=4263 n_rd=4263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1179
n_activity=12234 dram_eff=0.3485
bk0: 220a 35875i bk1: 235a 35870i bk2: 256a 35909i bk3: 256a 35869i bk4: 320a 35808i bk5: 320a 35794i bk6: 304a 35835i bk7: 304a 35792i bk8: 256a 35886i bk9: 256a 35865i bk10: 256a 35905i bk11: 256a 35900i bk12: 256a 35879i bk13: 256a 35866i bk14: 256a 35885i bk15: 256a 35893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983345
Row_Buffer_Locality_read = 0.983345
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.168390
Bank_Level_Parallism_Col = 1.153446
Bank_Level_Parallism_Ready = 1.055360
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149336 

BW Util details:
bwutil = 0.117860 
total_CMD = 36170 
util_bw = 4263 
Wasted_Col = 3091 
Wasted_Row = 479 
Idle = 28337 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2432 
rwq = 0 
CCDLc_limit_alone = 2432 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 31794 
Read = 4263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 4564736266875427237 
n_req = 4263 
total_req = 4263 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4263 
Row_Bus_Util =  0.003484 
CoL_Bus_Util = 0.117860 
Either_Row_CoL_Bus_Util = 0.120984 
Issued_on_Two_Bus_Simul_Util = 0.000359 
issued_two_Eff = 0.002971 
queue_avg = 0.528836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.528836
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=31799 n_act=71 n_pre=55 n_ref_event=0 n_req=4263 n_rd=4263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1179
n_activity=12512 dram_eff=0.3407
bk0: 220a 35871i bk1: 235a 35863i bk2: 256a 35900i bk3: 256a 35877i bk4: 320a 35806i bk5: 320a 35806i bk6: 304a 35830i bk7: 304a 35801i bk8: 256a 35901i bk9: 256a 35889i bk10: 256a 35901i bk11: 256a 35886i bk12: 256a 35895i bk13: 256a 35879i bk14: 256a 35895i bk15: 256a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983345
Row_Buffer_Locality_read = 0.983345
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166410
Bank_Level_Parallism_Col = 1.153486
Bank_Level_Parallism_Ready = 1.047854
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148939 

BW Util details:
bwutil = 0.117860 
total_CMD = 36170 
util_bw = 4263 
Wasted_Col = 3051 
Wasted_Row = 492 
Idle = 28364 

BW Util Bottlenecks: 
RCDc_limit = 746 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2411 
rwq = 0 
CCDLc_limit_alone = 2411 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 31799 
Read = 4263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4263 
total_req = 4263 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4263 
Row_Bus_Util =  0.003484 
CoL_Bus_Util = 0.117860 
Either_Row_CoL_Bus_Util = 0.120846 
Issued_on_Two_Bus_Simul_Util = 0.000498 
issued_two_Eff = 0.004118 
queue_avg = 0.479209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.479209
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=31804 n_act=71 n_pre=55 n_ref_event=0 n_req=4254 n_rd=4254 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1176
n_activity=12778 dram_eff=0.3329
bk0: 220a 35865i bk1: 234a 35859i bk2: 256a 35882i bk3: 256a 35868i bk4: 320a 35790i bk5: 320a 35789i bk6: 304a 35828i bk7: 296a 35816i bk8: 256a 35910i bk9: 256a 35891i bk10: 256a 35892i bk11: 256a 35872i bk12: 256a 35891i bk13: 256a 35875i bk14: 256a 35905i bk15: 256a 35872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983310
Row_Buffer_Locality_read = 0.983310
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.150584
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.051011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117611 
total_CMD = 36170 
util_bw = 4254 
Wasted_Col = 3204 
Wasted_Row = 511 
Idle = 28201 

BW Util Bottlenecks: 
RCDc_limit = 781 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2512 
rwq = 0 
CCDLc_limit_alone = 2512 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 31804 
Read = 4254 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4254 
total_req = 4254 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4254 
Row_Bus_Util =  0.003484 
CoL_Bus_Util = 0.117611 
Either_Row_CoL_Bus_Util = 0.120708 
Issued_on_Two_Bus_Simul_Util = 0.000387 
issued_two_Eff = 0.003207 
queue_avg = 0.565496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.565496
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=31800 n_act=71 n_pre=55 n_ref_event=0 n_req=4255 n_rd=4255 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1176
n_activity=12851 dram_eff=0.3311
bk0: 221a 35857i bk1: 234a 35864i bk2: 256a 35889i bk3: 256a 35869i bk4: 320a 35816i bk5: 320a 35778i bk6: 304a 35827i bk7: 296a 35812i bk8: 256a 35908i bk9: 256a 35873i bk10: 256a 35904i bk11: 256a 35872i bk12: 256a 35894i bk13: 256a 35899i bk14: 256a 35880i bk15: 256a 35885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983314
Row_Buffer_Locality_read = 0.983314
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.154759
Bank_Level_Parallism_Col = 1.142547
Bank_Level_Parallism_Ready = 1.046063
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.138742 

BW Util details:
bwutil = 0.117639 
total_CMD = 36170 
util_bw = 4255 
Wasted_Col = 3158 
Wasted_Row = 509 
Idle = 28248 

BW Util Bottlenecks: 
RCDc_limit = 752 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2518 
rwq = 0 
CCDLc_limit_alone = 2518 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 31800 
Read = 4255 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4255 
total_req = 4255 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4255 
Row_Bus_Util =  0.003484 
CoL_Bus_Util = 0.117639 
Either_Row_CoL_Bus_Util = 0.120818 
Issued_on_Two_Bus_Simul_Util = 0.000304 
issued_two_Eff = 0.002517 
queue_avg = 0.546779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.546779
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=31800 n_act=71 n_pre=55 n_ref_event=0 n_req=4262 n_rd=4262 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1178
n_activity=12843 dram_eff=0.3319
bk0: 220a 35855i bk1: 234a 35861i bk2: 256a 35880i bk3: 256a 35872i bk4: 320a 35807i bk5: 320a 35797i bk6: 304a 35842i bk7: 304a 35812i bk8: 256a 35902i bk9: 256a 35894i bk10: 256a 35897i bk11: 256a 35886i bk12: 256a 35857i bk13: 256a 35880i bk14: 256a 35887i bk15: 256a 35882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983341
Row_Buffer_Locality_read = 0.983341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153440
Bank_Level_Parallism_Col = 1.138052
Bank_Level_Parallism_Ready = 1.050446
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.138052 

BW Util details:
bwutil = 0.117832 
total_CMD = 36170 
util_bw = 4262 
Wasted_Col = 3197 
Wasted_Row = 492 
Idle = 28219 

BW Util Bottlenecks: 
RCDc_limit = 774 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2494 
rwq = 0 
CCDLc_limit_alone = 2494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 31800 
Read = 4262 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4262 
total_req = 4262 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4262 
Row_Bus_Util =  0.003484 
CoL_Bus_Util = 0.117832 
Either_Row_CoL_Bus_Util = 0.120818 
Issued_on_Two_Bus_Simul_Util = 0.000498 
issued_two_Eff = 0.004119 
queue_avg = 0.604092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.604092
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=31802 n_act=71 n_pre=55 n_ref_event=0 n_req=4262 n_rd=4262 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1178
n_activity=12687 dram_eff=0.3359
bk0: 220a 35854i bk1: 234a 35857i bk2: 256a 35874i bk3: 256a 35871i bk4: 320a 35817i bk5: 320a 35788i bk6: 304a 35825i bk7: 304a 35804i bk8: 256a 35893i bk9: 256a 35884i bk10: 256a 35896i bk11: 256a 35893i bk12: 256a 35877i bk13: 256a 35866i bk14: 256a 35878i bk15: 256a 35883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983341
Row_Buffer_Locality_read = 0.983341GPGPU-Sim: synchronize waiting for inactive GPU simulation

Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.165866
Bank_Level_Parallism_Col = 1.143416
Bank_Level_Parallism_Ready = 1.044580
write_to_read_ratio_blp_rw_average = 0.000000GPGPU-Sim API: Stream Manager State

GrpLevelPara = 1.140989 

BW Util details:
bwutil = 0.117832 
total_CMD = 36170 
util_bw = 4262 
Wasted_Col = 3208 
Wasted_Row = 440 
Idle = 28260 

BW Util Bottlenecks: 
RCDc_limit = 739 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2575 
rwq = 0 
CCDLc_limit_alone = 2575 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 31802 
Read = 4262 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4262 
total_req = 4262 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4262 
Row_Bus_Util =  0.003484 
CoL_Bus_Util = 0.117832 
Either_Row_CoL_Bus_Util = 0.120763 
Issued_on_Two_Bus_Simul_Util = 0.000553 
issued_two_Eff = 0.004579 
queue_avg = 0.580398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.580398
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36154 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003871
n_activity=53 dram_eff=0.2642
bk0: 8a 36153i bk1: 6a 36151i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.785714
Bank_Level_Parallism_Col = 1.703704
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.703704 

BW Util details:
bwutil = 0.000387 
total_CMD = 36170 
util_bw = 14 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 36142 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36154 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00132707
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36155 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003594
n_activity=58 dram_eff=0.2241
bk0: 6a 36155i bk1: 7a 36150i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.655172
Bank_Level_Parallism_Col = 1.571429
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.571429 

BW Util details:
bwutil = 0.000359 
total_CMD = 36170 
util_bw = 13 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 36141 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36155 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00154824
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36154 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003871
n_activity=71 dram_eff=0.1972
bk0: 8a 36151i bk1: 6a 36155i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600000
Bank_Level_Parallism_Col = 1.517241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517241 

BW Util details:
bwutil = 0.000387 
total_CMD = 36170 
util_bw = 14 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 36140 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36154 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00113354
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36150 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004977
n_activity=71 dram_eff=0.2535
bk0: 9a 36153i bk1: 9a 36154i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.645161
Bank_Level_Parallism_Col = 1.566667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.566667 

BW Util details:
bwutil = 0.000498 
total_CMD = 36170 
util_bw = 18 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 36139 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36150 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000498 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00143766
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36155 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003594
n_activity=58 dram_eff=0.2241
bk0: 6a 36156i bk1: 7a 36154i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.576923
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576923 

BW Util details:
bwutil = 0.000359 
total_CMD = 36170 
util_bw = 13 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 36143 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36155 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00110589
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36155 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003594
n_activity=56 dram_eff=0.2321
bk0: 6a 36156i bk1: 7a 36152i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551724
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.000359 
total_CMD = 36170 
util_bw = 13 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 36141 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36155 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0009953
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36156 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003318
n_activity=70 dram_eff=0.1714
bk0: 6a 36154i bk1: 6a 36156i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.235294
Bank_Level_Parallism_Col = 1.212121
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.212121 

BW Util details:
bwutil = 0.000332 
total_CMD = 36170 
util_bw = 12 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 36136 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36156 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000332 
Either_Row_CoL_Bus_Util = 0.000387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00110589
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36156 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003318
n_activity=64 dram_eff=0.1875
bk0: 6a 36153i bk1: 6a 36154i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.730769
Bank_Level_Parallism_Col = 1.640000
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.640000 

BW Util details:
bwutil = 0.000332 
total_CMD = 36170 
util_bw = 12 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 36144 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36156 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000332 
Either_Row_CoL_Bus_Util = 0.000387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00110589
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36164 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001106
n_activity=57 dram_eff=0.07018
bk0: 2a 36158i bk1: 2a 36158i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.473684
Bank_Level_Parallism_Col = 1.444444
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.444444 

BW Util details:
bwutil = 0.000111 
total_CMD = 36170 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 36151 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36164 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36164 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001106
n_activity=80 dram_eff=0.05
bk0: 2a 36158i bk1: 2a 36158i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 36170 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 36142 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36164 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36163 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001382
n_activity=71 dram_eff=0.07042
bk0: 2a 36158i bk1: 3a 36157i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 36170 
util_bw = 5 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 36140 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36163 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000248825
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36164 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001106
n_activity=53 dram_eff=0.07547
bk0: 2a 36158i bk1: 2a 36158i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037037
Bank_Level_Parallism_Col = 1.040000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040000 

BW Util details:
bwutil = 0.000111 
total_CMD = 36170 
util_bw = 4 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 36143 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36164 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.29417e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36164 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001106
n_activity=79 dram_eff=0.05063
bk0: 2a 36158i bk1: 2a 36157i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 36170 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 36141 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36164 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000276472
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36164 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001106
n_activity=50 dram_eff=0.08
bk0: 2a 36158i bk1: 2a 36157i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160000
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.000111 
total_CMD = 36170 
util_bw = 4 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 36145 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36164 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000276472
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36163 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001382
n_activity=50 dram_eff=0.1
bk0: 3a 36158i bk1: 2a 36155i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600000
Bank_Level_Parallism_Col = 1.473684
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473684 

BW Util details:
bwutil = 0.000138 
total_CMD = 36170 
util_bw = 5 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 36150 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36163 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000331767
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36170 n_nop=36164 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001106
n_activity=59 dram_eff=0.0678
bk0: 2a 36158i bk1: 2a 36157i bk2: 0a 36170i bk3: 0a 36170i bk4: 0a 36170i bk5: 0a 36170i bk6: 0a 36170i bk7: 0a 36170i bk8: 0a 36170i bk9: 0a 36170i bk10: 0a 36170i bk11: 0a 36170i bk12: 0a 36170i bk13: 0a 36170i bk14: 0a 36170i bk15: 0a 36170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450000
Bank_Level_Parallism_Col = 1.421053
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421053 

BW Util details:
bwutil = 0.000111 
total_CMD = 36170 
util_bw = 4 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 36150 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36170 
n_nop = 36164 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000138236

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4234, Miss = 2328, Miss_rate = 0.550, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[1]: Access = 3502, Miss = 2048, Miss_rate = 0.585, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[2]: Access = 4267, Miss = 2324, Miss_rate = 0.545, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[3]: Access = 3491, Miss = 2048, Miss_rate = 0.587, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[4]: Access = 4255, Miss = 2326, Miss_rate = 0.547, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[5]: Access = 3519, Miss = 2048, Miss_rate = 0.582, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[6]: Access = 4253, Miss = 2326, Miss_rate = 0.547, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 3503, Miss = 2048, Miss_rate = 0.585, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[8]: Access = 4227, Miss = 2316, Miss_rate = 0.548, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 3487, Miss = 2048, Miss_rate = 0.587, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 4226, Miss = 2318, Miss_rate = 0.549, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 3533, Miss = 2048, Miss_rate = 0.580, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[12]: Access = 4258, Miss = 2324, Miss_rate = 0.546, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[13]: Access = 3535, Miss = 2048, Miss_rate = 0.579, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[14]: Access = 4231, Miss = 2324, Miss_rate = 0.549, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[15]: Access = 3510, Miss = 2048, Miss_rate = 0.583, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[16]: Access = 2203, Miss = 84, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1753, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2168, Miss = 74, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 1779, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2207, Miss = 86, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 1742, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2215, Miss = 100, Miss_rate = 0.045, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[23]: Access = 1776, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2212, Miss = 74, Miss_rate = 0.033, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1753, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2211, Miss = 74, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 1764, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2216, Miss = 72, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 1784, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2207, Miss = 72, Miss_rate = 0.033, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 1727, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2119, Miss = 24, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1768, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2077, Miss = 24, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1740, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2096, Miss = 26, Miss_rate = 0.012, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[37]: Access = 1746, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2092, Miss = 24, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 1746, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2132, Miss = 24, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 1758, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2088, Miss = 24, Miss_rate = 0.011, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 1750, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2082, Miss = 26, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[45]: Access = 1744, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2107, Miss = 24, Miss_rate = 0.011, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 1751, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 124544
L2_total_cache_misses = 35802
L2_total_cache_miss_rate = 0.2875
L2_total_cache_pending_hits = 2839
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 81181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25752
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4722
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=124544
icnt_total_pkts_simt_to_mem=124544
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 124544
Req_Network_cycles = 51064
Req_Network_injected_packets_per_cycle =       2.4390 
Req_Network_conflicts_per_cycle =       0.6285
Req_Network_conflicts_per_cycle_util =       0.8207
Req_Bank_Level_Parallism =       3.1849
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2408
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0508

Reply_Network_injected_packets_num = 124544
Reply_Network_cycles = 51064
Reply_Network_injected_packets_per_cycle =        2.4390
Reply_Network_conflicts_per_cycle =        0.5938
Reply_Network_conflicts_per_cycle_util =       0.7467
Reply_Bank_Level_Parallism =       3.0668
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0336
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0610
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 0 sec (180 sec)
gpgpu_simulation_rate = 282461 (inst/sec)
gpgpu_simulation_rate = 283 (cycle/sec)
gpgpu_silicon_slowdown = 4240282x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a208fac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0a208fa0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0a208f98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0a208f90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a208fa8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a208f8c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a209040..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0a209048..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b39e789ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 12005
gpu_sim_insn = 12070574
gpu_ipc =    1005.4622
gpu_tot_sim_cycle = 63069
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     997.5363
gpu_tot_issued_cta = 235
gpu_occupancy = 12.4821% 
gpu_tot_occupancy = 12.4816% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4544
partiton_level_parallism_total  =       2.4419
partiton_level_parallism_util =       3.3066
partiton_level_parallism_util_total  =       3.2075
L2_BW  =      94.2487 GB/Sec
L2_BW_total  =      93.7695 GB/Sec
gpu_total_sim_rate=283394

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4852, Miss = 4852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4172, Miss = 4172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4849, Miss = 4849, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4321, Miss = 4321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4700, Miss = 4700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4324, Miss = 4324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4849, Miss = 4849, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 4321, Miss = 4321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4819, Miss = 4819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4850, Miss = 4850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 4552, Miss = 4552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 4850, Miss = 4850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 4856, Miss = 4856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 4725, Miss = 4725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3916, Miss = 3916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 4065, Miss = 4065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 4068, Miss = 4068, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 4065, Miss = 4065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3916, Miss = 3916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 4065, Miss = 4065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 186105
	L1D_total_cache_misses = 186105
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 178270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835

Total_core_cache_fail_stats:
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 145750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 146174
gpgpu_n_mem_write_global = 7835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 145750
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31317	W0_Idle:463641	W0_Scoreboard:8780806	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:539504	WS1:539504	WS2:539504	WS3:536776	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1169392 {8:146174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 313400 {40:7835,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5846960 {40:146174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62680 {8:7835,}
maxmflatency = 473 
max_icnt2mem_latency = 131 
maxmrqlatency = 86 
max_icnt2sh_latency = 44 
averagemflatency = 229 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 2 
mrq_lat_table:9170 	11918 	9161 	4814 	3397 	3381 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	109056 	44953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	136791 	13676 	3531 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	138166 	12211 	2558 	1024 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	104 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     11033     11212      9267      9369      6318      6617      9052      9388      6108      5777      7272      7277      7428      8024      9205      9342 
dram[1]:     11057     11704      9262      9376      6325      6380      9136      9354      5852      6085      7165      7281      7433      8012      9201      9308 
dram[2]:     11019     11720      8900      9348      6334      5860      9134      9360      6050      5968      7281      7312      7440      6953      9190      9425 
dram[3]:     11047     11700      9259      8734      5769      6620      9339      9382      6061      5962      7268      7313      7448      6962      9200      9421 
dram[4]:     11171     10657      9331      9336      5782      5984      9155      9331      5837      5787      7161      7328      7743      8016      9545      9663 
dram[5]:     11163     10648      9339      9357      5775      5958      9163      9211      5847      5787      7275      7304      7723      8009      9260      9668 
dram[6]:     11052     10635      8861      9397      5704      6389      9035      8892      5851      5797      7128      7294      7727      8014      9554      9427 
dram[7]:     11067     10921      8832      9342      5724      5964      9055      9317      5832      5782      7145      6842      7450      8000      9195      9672 
dram[8]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       438       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       433       435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       445       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       448       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       475       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       476       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       433       451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       479       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       448       462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       447       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 40.857143 49.666668 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 40.571430 49.666668 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 40.571430 49.833332 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 40.571430 49.833332 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 40.571430 49.666668 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 40.714287 49.666668 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 40.571430 49.666668 64.000000 64.000000 64.000000 64.000000 54.333332 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 40.571430 49.666668 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 41850/727 = 57.565338
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       350       362       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[1]:       348       362       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[2]:       348       363       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[3]:       348       363       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[4]:       348       362       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[5]:       349       362       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[6]:       348       362       336       326       320       320       320       320       320       320       320       320       320       320       320       320 
dram[7]:       348       362       336       320       320       320       320       320       320       320       320       320       320       320       320       320 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         2         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 41850
min_bank_accesses = 0!
chip skew: 5216/4 = 1304.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        714       652       494       486       488       467       486       447       458       463       444       459       430       451       428       441
dram[1]:        715       648       498       527       453       493       460       491       463       457       465       440       441       427       445       429
dram[2]:        707       650       501       507       484       478       464       479       486       442       466       440       444       435       441       434
dram[3]:        717       646       505       493       488       470       484       472       445       483       441       466       429       443       428       438
dram[4]:        716       637       504       513       485       472       470       462       440       474       437       464       428       443       435       438
dram[5]:        709       645       488       514       474       482       470       479       478       439       461       443       446       429       443       438
dram[6]:        708       648       499       532       480       500       456       494       468       457       458       444       443       429       445       425
dram[7]:        709       657       492       504       488       466       495       454       457       471       443       458       427       443       429       449
dram[8]:      14812     19475    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      19404     16206    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      15771     18873    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      13476     13727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      19846     16833    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      20851     16410    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      21352     19167    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      20401     18988    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      43366     41181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      41545     42614    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:      41806     29255    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:      42518     39788    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:      44065     43776    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:      43596     42181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:      28591     41295    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:      41589     42181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        382       401       420       448       372       370       356       375       353       360       362       361       356       356       375       355
dram[1]:        396       382       400       421       362       392       382       361       356       359       375       366       363       361       358       360
dram[2]:        387       399       425       435       365       367       361       358       351       367       356       362       355       359       356       358
dram[3]:        379       410       417       450       357       360       363       368       356       373       358       355       352       352       356       357
dram[4]:        412       411       403       466       355       372       371       358       358       354       370       349       357       364       366       362
dram[5]:        401       382       407       467       373       366       370       356       360       356       358       357       361       363       378       372
dram[6]:        411       396       396       473       368       358       367       360       357       360       360       386       351       403       377       360
dram[7]:        373       409       415       470       364       367       380       365       356       357       358       360       359       370       351       359
dram[8]:        335       334       254       237       206       211       211       216       216       207       195       192       200       198       198       198
dram[9]:        359       351       243       235       215       210       203       203       203       210       197       193       199       197       192       201
dram[10]:        359       344       231       233       207       210       203       199       203       201       194       196       198       204       193       196
dram[11]:        358       358       229       225       217       206       198       200       213       209       193       193       201       202       193       197
dram[12]:        342       339       253       240       205       211       216       211       206       222       197       202       219       197       192       195
dram[13]:        336       342       259       249       213       212       213       215       219       214       193       194       206       196       192       197
dram[14]:        358       356       239       219       214       211       212       211       197       213       196       196       199       199       194       226
dram[15]:        348       332       245       243       214       217       218       212       207       208       194       198       212       196       198       224
dram[16]:        397       327       261       253       212       216       195       200       212       217       196       206       205       199       206       195
dram[17]:        409       327       250       294       213       212       195       204       202       211       196       209       205       197       204       199
dram[18]:        361       327       246       260       223       225       202       213       195       225       198       199       207       197       197       203
dram[19]:        327       335       247       255       220       216       205       207       197       195       197       203       206       197       198       203
dram[20]:        382       327       274       255       217       212       211       203       206       212       199       197       202       198       197       199
dram[21]:        341       327       257       267       204       209       222       214       208       197       199       197       210       198       197       203
dram[22]:        348       331       269       258       218       212       196       197       217       201       204       200       205       198       197       199
dram[23]:        377       327       275       271       213       211       212       205       214       212       197       193       207       203       199       202
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=39315 n_act=87 n_pre=71 n_ref_event=94229960108704 n_req=5216 n_rd=5216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1168
n_activity=15670 dram_eff=0.3329
bk0: 286a 44292i bk1: 298a 44283i bk2: 320a 44330i bk3: 320a 44302i bk4: 384a 44223i bk5: 384a 44235i bk6: 328a 44282i bk7: 336a 44257i bk8: 320a 44327i bk9: 320a 44304i bk10: 320a 44337i bk11: 320a 44333i bk12: 320a 44328i bk13: 320a 44318i bk14: 320a 44308i bk15: 320a 44302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983321
Row_Buffer_Locality_read = 0.983321
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.137082
Bank_Level_Parallism_Col = 0.670556
Bank_Level_Parallism_Ready = 1.039877
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116760 
total_CMD = 44673 
util_bw = 5216 
Wasted_Col = 3977 
Wasted_Row = 677 
Idle = 34803 

BW Util Bottlenecks: 
RCDc_limit = 925 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3173 
rwq = 0 
CCDLc_limit_alone = 3173 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 39315 
Read = 5216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 94229960108704 
n_req = 5216 
total_req = 5216 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5216 
Row_Bus_Util =  0.003537 
CoL_Bus_Util = 0.116760 
Either_Row_CoL_Bus_Util = 0.119938 
Issued_on_Two_Bus_Simul_Util = 0.000358 
issued_two_Eff = 0.002986 
queue_avg = 0.528574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.528574
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=39321 n_act=87 n_pre=71 n_ref_event=0 n_req=5214 n_rd=5214 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=15456 dram_eff=0.3373
bk0: 284a 44299i bk1: 298a 44291i bk2: 320a 44316i bk3: 320a 44305i bk4: 384a 44197i bk5: 384a 44213i bk6: 328a 44294i bk7: 336a 44264i bk8: 320a 44317i bk9: 320a 44308i bk10: 320a 44322i bk11: 320a 44306i bk12: 320a 44306i bk13: 320a 44275i bk14: 320a 44311i bk15: 320a 44302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983314
Row_Buffer_Locality_read = 0.983314
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.162453
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.056003
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116715 
total_CMD = 44673 
util_bw = 5214 
Wasted_Col = 3889 
Wasted_Row = 666 
Idle = 34904 

BW Util Bottlenecks: 
RCDc_limit = 922 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3100 
rwq = 0 
CCDLc_limit_alone = 3100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 39321 
Read = 5214 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 5214 
total_req = 5214 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5214 
Row_Bus_Util =  0.003537 
CoL_Bus_Util = 0.116715 
Either_Row_CoL_Bus_Util = 0.119804 
Issued_on_Two_Bus_Simul_Util = 0.000448 
issued_two_Eff = 0.003737 
queue_avg = 0.556981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.556981
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=39316 n_act=87 n_pre=71 n_ref_event=4564736266875427237 n_req=5215 n_rd=5215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=15118 dram_eff=0.345
bk0: 284a 44311i bk1: 299a 44291i bk2: 320a 44333i bk3: 320a 44301i bk4: 384a 44239i bk5: 384a 44225i bk6: 328a 44300i bk7: 336a 44249i bk8: 320a 44323i bk9: 320a 44295i bk10: 320a 44332i bk11: 320a 44324i bk12: 320a 44314i bk13: 320a 44293i bk14: 320a 44313i bk15: 320a 44315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983317
Row_Buffer_Locality_read = 0.983317
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161047
Bank_Level_Parallism_Col = 1.146872
Bank_Level_Parallism_Ready = 1.055034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.143526 

BW Util details:
bwutil = 0.116737 
total_CMD = 44673 
util_bw = 5215 
Wasted_Col = 3820 
Wasted_Row = 633 
Idle = 35005 

BW Util Bottlenecks: 
RCDc_limit = 930 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2994 
rwq = 0 
CCDLc_limit_alone = 2994 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 39316 
Read = 5215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 4564736266875427237 
n_req = 5215 
total_req = 5215 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5215 
Row_Bus_Util =  0.003537 
CoL_Bus_Util = 0.116737 
Either_Row_CoL_Bus_Util = 0.119916 
Issued_on_Two_Bus_Simul_Util = 0.000358 
issued_two_Eff = 0.002987 
queue_avg = 0.530052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.530052
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=39321 n_act=87 n_pre=71 n_ref_event=0 n_req=5215 n_rd=5215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=15324 dram_eff=0.3403
bk0: 284a 44302i bk1: 299a 44283i bk2: 320a 44324i bk3: 320a 44302i bk4: 384a 44236i bk5: 384a 44240i bk6: 328a 44291i bk7: 336a 44256i bk8: 320a 44335i bk9: 320a 44321i bk10: 320a 44330i bk11: 320a 44312i bk12: 320a 44320i bk13: 320a 44307i bk14: 320a 44317i bk15: 320a 44303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983317
Row_Buffer_Locality_read = 0.983317
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161157
Bank_Level_Parallism_Col = 1.149143
Bank_Level_Parallism_Ready = 1.047939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145448 

BW Util details:
bwutil = 0.116737 
total_CMD = 44673 
util_bw = 5215 
Wasted_Col = 3786 
Wasted_Row = 648 
Idle = 35024 

BW Util Bottlenecks: 
RCDc_limit = 927 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2971 
rwq = 0 
CCDLc_limit_alone = 2971 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 39321 
Read = 5215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 5215 
total_req = 5215 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5215 
Row_Bus_Util =  0.003537 
CoL_Bus_Util = 0.116737 
Either_Row_CoL_Bus_Util = 0.119804 
Issued_on_Two_Bus_Simul_Util = 0.000470 
issued_two_Eff = 0.003924 
queue_avg = 0.501824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.501824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=39318 n_act=87 n_pre=71 n_ref_event=0 n_req=5214 n_rd=5214 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=15682 dram_eff=0.3325
bk0: 284a 44291i bk1: 298a 44280i bk2: 320a 44307i bk3: 320a 44283i bk4: 384a 44224i bk5: 384a 44221i bk6: 328a 44289i bk7: 336a 44268i bk8: 320a 44338i bk9: 320a 44319i bk10: 320a 44320i bk11: 320a 44297i bk12: 320a 44328i bk13: 320a 44304i bk14: 320a 44333i bk15: 320a 44298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983314
Row_Buffer_Locality_read = 0.983314
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144103
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.049674
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116715 
total_CMD = 44673 
util_bw = 5214 
Wasted_Col = 3988 
Wasted_Row = 659 
Idle = 34812 

BW Util Bottlenecks: 
RCDc_limit = 958 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3132 
rwq = 0 
CCDLc_limit_alone = 3132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 39318 
Read = 5214 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 5214 
total_req = 5214 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5214 
Row_Bus_Util =  0.003537 
CoL_Bus_Util = 0.116715 
Either_Row_CoL_Bus_Util = 0.119871 
Issued_on_Two_Bus_Simul_Util = 0.000381 
issued_two_Eff = 0.003175 
queue_avg = 0.574642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.574642
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=39315 n_act=87 n_pre=71 n_ref_event=0 n_req=5215 n_rd=5215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=15724 dram_eff=0.3317
bk0: 285a 44292i bk1: 298a 44283i bk2: 320a 44316i bk3: 320a 44294i bk4: 384a 44246i bk5: 384a 44209i bk6: 328a 44295i bk7: 336a 44267i bk8: 320a 44345i bk9: 320a 44302i bk10: 320a 44328i bk11: 320a 44294i bk12: 320a 44325i bk13: 320a 44322i bk14: 320a 44315i bk15: 320a 44314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983317
Row_Buffer_Locality_read = 0.983317
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145712
Bank_Level_Parallism_Col = 1.134039
Bank_Level_Parallism_Ready = 1.044104
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.130952 

BW Util details:
bwutil = 0.116737 
total_CMD = 44673 
util_bw = 5215 
Wasted_Col = 3925 
Wasted_Row = 667 
Idle = 34866 

BW Util Bottlenecks: 
RCDc_limit = 926 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3122 
rwq = 0 
CCDLc_limit_alone = 3122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 39315 
Read = 5215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 5215 
total_req = 5215 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5215 
Row_Bus_Util =  0.003537 
CoL_Bus_Util = 0.116737 
Either_Row_CoL_Bus_Util = 0.119938 
Issued_on_Two_Bus_Simul_Util = 0.000336 
issued_two_Eff = 0.002800 
queue_avg = 0.574262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.574262
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=39327 n_act=87 n_pre=71 n_ref_event=0 n_req=5212 n_rd=5212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=15592 dram_eff=0.3343
bk0: 284a 44277i bk1: 298a 44278i bk2: 320a 44303i bk3: 320a 44285i bk4: 384a 44231i bk5: 384a 44226i bk6: 326a 44302i bk7: 336a 44271i bk8: 320a 44336i bk9: 320a 44321i bk10: 320a 44331i bk11: 320a 44312i bk12: 320a 44281i bk13: 320a 44299i bk14: 320a 44313i bk15: 320a 44306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983308
Row_Buffer_Locality_read = 0.983308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153289
Bank_Level_Parallism_Col = 1.136803
Bank_Level_Parallism_Ready = 1.050269
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136803 

BW Util details:
bwutil = 0.116670 
total_CMD = 44673 
util_bw = 5212 
Wasted_Col = 3963 
Wasted_Row = 630 
Idle = 34868 

BW Util Bottlenecks: 
RCDc_limit = 938 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3126 
rwq = 0 
CCDLc_limit_alone = 3126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 39327 
Read = 5212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 5212 
total_req = 5212 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5212 
Row_Bus_Util =  0.003537 
CoL_Bus_Util = 0.116670 
Either_Row_CoL_Bus_Util = 0.119670 
Issued_on_Two_Bus_Simul_Util = 0.000537 
issued_two_Eff = 0.004489 
queue_avg = 0.621001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.621001
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=39334 n_act=86 n_pre=70 n_ref_event=0 n_req=5206 n_rd=5206 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1165
n_activity=15392 dram_eff=0.3382
bk0: 284a 44278i bk1: 298a 44273i bk2: 320a 44296i bk3: 320a 44290i bk4: 384a 44248i bk5: 384a 44218i bk6: 320a 44319i bk7: 336a 44261i bk8: 320a 44320i bk9: 320a 44307i bk10: 320a 44323i bk11: 320a 44310i bk12: 320a 44306i bk13: 320a 44287i bk14: 320a 44312i bk15: 320a 44303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983481
Row_Buffer_Locality_read = 0.983481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166959
Bank_Level_Parallism_Col = 1.144667
Bank_Level_Parallism_Ready = 1.046101
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142684 

BW Util details:
bwutil = 0.116536 
total_CMD = 44673 
util_bw = 5206 
Wasted_Col = 3933 
Wasted_Row = 564 
Idle = 34970 

BW Util Bottlenecks: 
RCDc_limit = 896 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3165 
rwq = 0 
CCDLc_limit_alone = 3165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 39334 
Read = 5206 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 5206 
total_req = 5206 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 5206 
Row_Bus_Util =  0.003492 
CoL_Bus_Util = 0.116536 
Either_Row_CoL_Bus_Util = 0.119513 
Issued_on_Two_Bus_Simul_Util = 0.000515 
issued_two_Eff = 0.004308 
queue_avg = 0.600654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.600654
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44657 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003134
n_activity=53 dram_eff=0.2642
bk0: 8a 44656i bk1: 6a 44654i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.785714
Bank_Level_Parallism_Col = 1.703704
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.703704 

BW Util details:
bwutil = 0.000313 
total_CMD = 44673 
util_bw = 14 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 44645 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44657 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000313 
Either_Row_CoL_Bus_Util = 0.000358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00107447
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44658 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000291
n_activity=58 dram_eff=0.2241
bk0: 6a 44658i bk1: 7a 44653i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.655172
Bank_Level_Parallism_Col = 1.571429
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.571429 

BW Util details:
bwutil = 0.000291 
total_CMD = 44673 
util_bw = 13 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 44644 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44658 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000336 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00125355
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44657 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003134
n_activity=71 dram_eff=0.1972
bk0: 8a 44654i bk1: 6a 44658i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600000
Bank_Level_Parallism_Col = 1.517241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517241 

BW Util details:
bwutil = 0.000313 
total_CMD = 44673 
util_bw = 14 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 44643 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44657 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000313 
Either_Row_CoL_Bus_Util = 0.000358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00091778
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44653 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004029
n_activity=71 dram_eff=0.2535
bk0: 9a 44656i bk1: 9a 44657i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.645161
Bank_Level_Parallism_Col = 1.566667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.566667 

BW Util details:
bwutil = 0.000403 
total_CMD = 44673 
util_bw = 18 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 44642 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44653 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000403 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00116401
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44658 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000291
n_activity=58 dram_eff=0.2241
bk0: 6a 44659i bk1: 7a 44657i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.576923
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576923 

BW Util details:
bwutil = 0.000291 
total_CMD = 44673 
util_bw = 13 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 44646 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44658 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000336 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000895395
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44658 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000291
n_activity=56 dram_eff=0.2321
bk0: 6a 44659i bk1: 7a 44655i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551724
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.000291 
total_CMD = 44673 
util_bw = 13 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 44644 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44658 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000336 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000805856
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44659 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002686
n_activity=70 dram_eff=0.1714
bk0: 6a 44657i bk1: 6a 44659i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.235294
Bank_Level_Parallism_Col = 1.212121
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.212121 

BW Util details:
bwutil = 0.000269 
total_CMD = 44673 
util_bw = 12 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 44639 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44659 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000895395
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44659 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002686
n_activity=64 dram_eff=0.1875
bk0: 6a 44656i bk1: 6a 44657i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.730769
Bank_Level_Parallism_Col = 1.640000
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.640000 

BW Util details:
bwutil = 0.000269 
total_CMD = 44673 
util_bw = 12 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 44647 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44659 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000895395
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44667 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.954e-05
n_activity=57 dram_eff=0.07018
bk0: 2a 44661i bk1: 2a 44661i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.473684
Bank_Level_Parallism_Col = 1.444444
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.444444 

BW Util details:
bwutil = 0.000090 
total_CMD = 44673 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 44654 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44667 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44667 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.954e-05
n_activity=80 dram_eff=0.05
bk0: 2a 44661i bk1: 2a 44661i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000090 
total_CMD = 44673 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 44645 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44667 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44666 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001119
n_activity=71 dram_eff=0.07042
bk0: 2a 44661i bk1: 3a 44660i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 44673 
util_bw = 5 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 44643 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44666 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201464
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44667 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.954e-05
n_activity=53 dram_eff=0.07547
bk0: 2a 44661i bk1: 2a 44661i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037037
Bank_Level_Parallism_Col = 1.040000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040000 

BW Util details:
bwutil = 0.000090 
total_CMD = 44673 
util_bw = 4 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 44646 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44667 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.71547e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44667 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.954e-05
n_activity=79 dram_eff=0.05063
bk0: 2a 44661i bk1: 2a 44660i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000090 
total_CMD = 44673 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 44644 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44667 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000223849
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44667 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.954e-05
n_activity=50 dram_eff=0.08
bk0: 2a 44661i bk1: 2a 44660i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160000
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.000090 
total_CMD = 44673 
util_bw = 4 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 44648 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44667 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000223849
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44666 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001119
n_activity=50 dram_eff=0.1
bk0: 3a 44661i bk1: 2a 44658i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600000
Bank_Level_Parallism_Col = 1.473684
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473684 

BW Util details:
bwutil = 0.000112 
total_CMD = 44673 
util_bw = 5 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 44653 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44666 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000268619
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44673 n_nop=44667 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.954e-05
n_activity=59 dram_eff=0.0678
bk0: 2a 44661i bk1: 2a 44660i bk2: 0a 44673i bk3: 0a 44673i bk4: 0a 44673i bk5: 0a 44673i bk6: 0a 44673i bk7: 0a 44673i bk8: 0a 44673i bk9: 0a 44673i bk10: 0a 44673i bk11: 0a 44673i bk12: 0a 44673i bk13: 0a 44673i bk14: 0a 44673i bk15: 0a 44673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450000
Bank_Level_Parallism_Col = 1.421053
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421053 

BW Util details:
bwutil = 0.000090 
total_CMD = 44673 
util_bw = 4 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 44653 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44673 
n_nop = 44667 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000111924

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5164, Miss = 2768, Miss_rate = 0.536, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[1]: Access = 4348, Miss = 2560, Miss_rate = 0.589, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[2]: Access = 5195, Miss = 2764, Miss_rate = 0.532, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[3]: Access = 4361, Miss = 2560, Miss_rate = 0.587, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[4]: Access = 5192, Miss = 2766, Miss_rate = 0.533, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[5]: Access = 4398, Miss = 2560, Miss_rate = 0.582, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[6]: Access = 5168, Miss = 2766, Miss_rate = 0.535, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[7]: Access = 4394, Miss = 2560, Miss_rate = 0.583, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[8]: Access = 5160, Miss = 2764, Miss_rate = 0.536, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 4349, Miss = 2560, Miss_rate = 0.589, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[10]: Access = 5168, Miss = 2766, Miss_rate = 0.535, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[11]: Access = 4392, Miss = 2560, Miss_rate = 0.583, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[12]: Access = 5183, Miss = 2762, Miss_rate = 0.533, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 4421, Miss = 2560, Miss_rate = 0.579, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[14]: Access = 5150, Miss = 2756, Miss_rate = 0.535, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[15]: Access = 4385, Miss = 2560, Miss_rate = 0.584, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[16]: Access = 2712, Miss = 84, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 2208, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2662, Miss = 74, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 2219, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2717, Miss = 86, Miss_rate = 0.032, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 2176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2747, Miss = 100, Miss_rate = 0.036, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[23]: Access = 2204, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2728, Miss = 74, Miss_rate = 0.027, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 2202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2712, Miss = 74, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 2213, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2718, Miss = 72, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 2210, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2712, Miss = 72, Miss_rate = 0.027, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 2166, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2606, Miss = 24, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2211, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2569, Miss = 24, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2181, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2589, Miss = 26, Miss_rate = 0.010, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[37]: Access = 2184, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2590, Miss = 24, Miss_rate = 0.009, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 2177, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2633, Miss = 24, Miss_rate = 0.009, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 2212, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2580, Miss = 24, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 2202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2580, Miss = 26, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[45]: Access = 2173, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2608, Miss = 24, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 2180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 154009
L2_total_cache_misses = 43424
L2_total_cache_miss_rate = 0.2820
L2_total_cache_pending_hits = 3417
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31468
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6261
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 146174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=154009
icnt_total_pkts_simt_to_mem=154009
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 154009
Req_Network_cycles = 63069
Req_Network_injected_packets_per_cycle =       2.4419 
Req_Network_conflicts_per_cycle =       0.6239
Req_Network_conflicts_per_cycle_util =       0.8195
Req_Bank_Level_Parallism =       3.2075
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2379
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0509

Reply_Network_injected_packets_num = 154009
Reply_Network_cycles = 63069
Reply_Network_injected_packets_per_cycle =        2.4419
Reply_Network_conflicts_per_cycle =        0.5867
Reply_Network_conflicts_per_cycle_util =       0.7427
Reply_Bank_Level_Parallism =       3.0912
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0323
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0610
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 42 sec (222 sec)
gpgpu_simulation_rate = 283394 (inst/sec)
gpgpu_simulation_rate = 284 (cycle/sec)
gpgpu_silicon_slowdown = 4225352x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
