INFO:sim:172 - Generating IP...
Resolving generics for 'Transfer_FIFO'...
Applying external generics to 'Transfer_FIFO'...
Delivering associated files for 'Transfer_FIFO'...
Delivering EJava files for 'Transfer_FIFO'...
Generating implementation netlist for 'Transfer_FIFO'...
INFO:sim - Pre-processing HDL files for 'Transfer_FIFO'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'Transfer_FIFO'
Running ngcbuild...
Writing VEO instantiation template for 'Transfer_FIFO'...
Writing Verilog behavioral simulation model for 'Transfer_FIFO'...
WARNING:sim - Overwriting existing file
   C:/Users/Nanolab3/Desktop/Mayank/verilog/wirein_test1/ipcore_dir/tmp/_cg/Tran
   sfer_FIFO/doc/fifo_generator_v9_3_vinfo.html with file from view
   xilinx_documentation
Delivered 3 files into directory
C:/Users/Nanolab3/Desktop/Mayank/verilog/wirein_test1/ipcore_dir/tmp/_cg/Transfe
r_FIFO
Delivered 1 file into directory
C:/Users/Nanolab3/Desktop/Mayank/verilog/wirein_test1/ipcore_dir/tmp/_cg/Transfe
r_FIFO
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Transfer_FIFO'...
Generating metadata file...
Generating ISE project file for 'Transfer_FIFO'...
Generating ISE project...
XCO file found: Transfer_FIFO.xco
XMDF file found: Transfer_FIFO_xmdf.tcl
Adding
C:/Users/Nanolab3/Desktop/Mayank/verilog/wirein_test1/ipcore_dir/tmp/_cg/Transfe
r_FIFO.asy -view all -origin_type imported
Adding
C:/Users/Nanolab3/Desktop/Mayank/verilog/wirein_test1/ipcore_dir/tmp/_cg/Transfe
r_FIFO.ngc -view all -origin_type created
Checking file
"C:/Users/Nanolab3/Desktop/Mayank/verilog/wirein_test1/ipcore_dir/tmp/_cg/Transf
er_FIFO.ngc" for project device match ...
File
"C:/Users/Nanolab3/Desktop/Mayank/verilog/wirein_test1/ipcore_dir/tmp/_cg/Transf
er_FIFO.ngc" device information matches project device.
Adding
C:/Users/Nanolab3/Desktop/Mayank/verilog/wirein_test1/ipcore_dir/tmp/_cg/Transfe
r_FIFO.sym -view all -origin_type imported
Adding
C:/Users/Nanolab3/Desktop/Mayank/verilog/wirein_test1/ipcore_dir/tmp/_cg/Transfe
r_FIFO.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Nanolab3/Desktop/Mayank/verilog/wirein_test1/ipcore_dir/tmp/_cg/Tra
   nsfer_FIFO.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Nanolab3/Desktop/Mayank/verilog/wirein_test1/ipcore_dir/tmp/_cg/Transfe
r_FIFO.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Transfer_FIFO"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Transfer_FIFO'.
