# 04A-005 A1-01 — Compiled Datasheet

> Sources: `04A-005_A1-01_sch.md` (schematic export), `04A-005_A1-01_man.md` (manual commentary)


# Schematic Export (Markdown)

**ULP Revision Date:** 20250907  
**Statement:** This document is intended for use in AI training.

# Circuit Identification

| Field            | Value |
| ---------------- | ----- |
| Part Number      | 04A-005 |
| Revision         | A1-01 |
| Title            | INVERTING AMPLIFIER |
| PCB Dimensions   | 50 mm x 50 mm |
| Pieces per Panel | 4 |

# Netlist (Schematic)

| Net | Part | Pad | Pin | Sheet |
|-----|------|-----|-----|-------|
| GND | P1 | 1 | 1 | 1 |
| GND | C2 | - | - | 1 |
| GND | C5 | - | - | 1 |
| GND | C1 | - | - | 1 |
| GND | U1 | V- | V- | 1 |
| GND | R3 | 1 | 1 | 1 |
| GND | C4 | - | - | 1 |
| GND | TP10 | 1 | 1 | 1 |
| GND | C3 | - | - | 1 |
| GND | R7 | 1 | 1 | 1 |
| IN | P1 | 4 | 4 | 1 |
| IN | J1 | 1 | 1 | 1 |
| IN | C7 | + | + | 1 |
| IN-DC | R4 | 2 | 2 | 1 |
| IN-DC | TP1 | 1 | 1 | 1 |
| IN-DC | J1 | 2 | 2 | 1 |
| IN-DC | C7 | - | - | 1 |
| N$1 | R8 | S | S | 1 |
| N$1 | R9 | 1 | 1 | 1 |
| NC | P1 | 3 | 3 | 1 |
| OUT | R5 | 2 | 2 | 1 |
| OUT | U1 | OUT | OUT | 1 |
| OUT | C6 | + | + | 1 |
| OUT | TP8 | 1 | 1 | 1 |
| OUT | P1 | 5 | 5 | 1 |
| OUT | R7 | 2 | 2 | 1 |
| OUT | R9 | 2 | 2 | 1 |
| P1.1 | R2 | A | A | 1 |
| P1.1 | R3 | 2 | 2 | 1 |
| P1.1 | TP3 | 1 | 1 | 1 |
| P1.3 | R2 | E | E | 1 |
| P1.3 | R1 | 1 | 1 | 1 |
| P1.3 | TP2 | 1 | 1 | 1 |
| V+ | P1 | 2 | 2 | 1 |
| V+ | C2 | + | + | 1 |
| V+ | C5 | + | + | 1 |
| V+ | R1 | 2 | 2 | 1 |
| V+ | U1 | V+ | V+ | 1 |
| V+ | TP9 | 1 | 1 | 1 |
| VFB | R5 | 1 | 1 | 1 |
| VFB | U1 | -IN | -IN | 1 |
| VFB | C6 | - | - | 1 |
| VFB | R4 | 1 | 1 | 1 |
| VFB | TP4 | 1 | 1 | 1 |
| VFB | R8 | A | A | 1 |
| VR | C1 | + | + | 1 |
| VR | R2 | S | S | 1 |
| VR | C4 | + | + | 1 |
| VR | U1 | +IN | +IN | 1 |
| VR | TP6 | 1 | 1 | 1 |
| VREF | U1 | -IN | -IN | 1 |
| VREF | R6 | 2 | 2 | 1 |
| VREF | TP7 | 1 | 1 | 1 |
| VREF | U1 | OUT | OUT | 1 |
| VREF+ | R6 | 1 | 1 | 1 |
| VREF+ | TP5 | 1 | 1 | 1 |
| VREF+ | U1 | +IN | +IN | 1 |
| VREF+ | C3 | + | + | 1 |

# Partlist (Schematic)

| REF DES | PART TYPE | VALUE / DESCRIPTION |
|---------|-----------|---------------------|
| C1 | Capacitor |  |
| C2 | Capacitor |  |
| C3 | Capacitor |  |
| C4 | Capacitor |  |
| C5 | Capacitor |  |
| C6 | Capacitor |  |
| C7 | Capacitor |  |
| J1 | Connector (jack) | JUMPER |
| P1 | Connector (plug) |  |
| R1 | Resistor |  |
| R2 | Resistor |  |
| R3 | Resistor |  |
| R4 | Resistor |  |
| R5 | Resistor |  |
| R6 | Resistor |  |
| R7 | Resistor |  |
| R8 | Resistor |  |
| R9 | Resistor |  |
| TP1 | Test point |  |
| TP2 | Test point |  |
| TP3 | Test point |  |
| TP4 | Test point |  |
| TP5 | Test point |  |
| TP6 | Test point |  |
| TP7 | Test point |  |
| TP8 | Test point |  |
| TP9 | Test point |  |
| TP10 | Test point |  |
| U1 | Integrated circuit / Opto |  |

# Pinout Description Table, P1  

| Pin | Label | Notes |
|-----|-------|-------|

# Manual Commentary (Markdown)

## Revision History

| Revision | Date       | Change Summary  |
| -------- | ---------- | --------------- |
| -        | 2025-09-09 | Initial release |

## Circuit Description

**Gain network (R4 input, R5 feedback, R9 series/trim, R7 load):**

- Set gain: **Av = −R5/Rin**, where Rin is R4 (+ any series parts).
    
- Typical: **Rin 1–10 kΩ**, **R5 5–100 kΩ** (Av from −1 to −100).
    
- Lower values reduce Johnson noise and improve HF, but raise load on source and op-amp output.
    
- If you keep **R5 || Rload ≥ 2 kΩ**, many op-amps remain happy; add **Rout 22–51 Ω** if driving cables.
    

**Reference / bias (R1–R3, R6–R8, C1–C5):**

- Pot R2 (typically **10–100 kΩ**) builds a quiet mid-reference (VR/VREF+).
    
- Filter caps: **C1, C3, C4 = 100 nF–1 µF** local filters; **C2/C5 bulk 4.7–10 µF** to V+.
    
- Trade-offs: larger bias-node caps (1–10 µF) lower noise/offset drift on +IN, but slow start-up and recovery.
    

**AC shaping (C6 across VFB/OUT, C7 input coupling + J1):**

- **C7** with Rin sets input high-pass: pick **fc_in = 1–10 Hz** (e.g., Rin 10 kΩ + C7 1–10 µF).
    
- **C6** for stability/HF roll-off: start **10–47 pF** in parallel with **R5** (zero/pole with node impedances).
    
- Trade-offs: more C6 = better stability, lower noise peaking, but lower bandwidth.
    

**Supplies (C2, C5 bulk; C1, C3, C4 local):** values like 0.1 µF + 10 µF per rail as above.

**Op-amp U1:** GBP ≥ **|Av| × fmax × 10**; low Vos/Ib if you rely on a precision reference at +IN.
