JDF B
// Created by Version 2.1 
PROJECT lab3
DESIGN lab3 Normal
DEVKIT LC4256V-10T100I
ENTRY Schematic/Verilog HDL
MODULE ..\testverilog\adder.v
MODSTYLE adder Normal
MODULE top.sch
MODSTYLE top Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ModelSim
TOPMODULE top
