<profile>

<section name = "Vitis HLS Report for 'flt_interleave_manual_seq_Pipeline_WRITE'" level="0">
<item name = "Date">Fri Jun  7 17:45:52 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">morflt</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.352 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">398, 398, 3.980 us, 3.980 us, 398, 398, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WRITE">396, 396, 2, 1, 1, 396, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 147, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 21, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_177_p2">+, 0, 0, 16, 9, 1</column>
<column name="ret_10_fu_246_p2">+, 0, 0, 17, 11, 11</column>
<column name="ret_11_fu_256_p2">+, 0, 0, 17, 11, 11</column>
<column name="ret_12_fu_266_p2">+, 0, 0, 17, 11, 11</column>
<column name="ret_7_fu_208_p2">+, 0, 0, 16, 9, 9</column>
<column name="ret_8_fu_222_p2">+, 0, 0, 17, 10, 10</column>
<column name="ret_9_fu_232_p2">+, 0, 0, 17, 10, 10</column>
<column name="tmpy_V_d0">+, 0, 0, 17, 11, 11</column>
<column name="icmp_ln38_fu_171_p2">icmp, 0, 0, 11, 9, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_V_1">9, 2, 9, 18</column>
<column name="i_V_fu_42">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_V_fu_42">9, 0, 9, 0</column>
<column name="zext_ln38_reg_293">9, 0, 64, 55</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, flt_interleave_manual_seq_Pipeline_WRITE, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, flt_interleave_manual_seq_Pipeline_WRITE, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, flt_interleave_manual_seq_Pipeline_WRITE, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, flt_interleave_manual_seq_Pipeline_WRITE, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, flt_interleave_manual_seq_Pipeline_WRITE, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, flt_interleave_manual_seq_Pipeline_WRITE, return value</column>
<column name="tmpy_V_address0">out, 9, ap_memory, tmpy_V, array</column>
<column name="tmpy_V_ce0">out, 1, ap_memory, tmpy_V, array</column>
<column name="tmpy_V_we0">out, 1, ap_memory, tmpy_V, array</column>
<column name="tmpy_V_d0">out, 11, ap_memory, tmpy_V, array</column>
<column name="x_x0_V_address0">out, 9, ap_memory, x_x0_V, array</column>
<column name="x_x0_V_ce0">out, 1, ap_memory, x_x0_V, array</column>
<column name="x_x0_V_q0">in, 8, ap_memory, x_x0_V, array</column>
<column name="x_x1_V_address0">out, 9, ap_memory, x_x1_V, array</column>
<column name="x_x1_V_ce0">out, 1, ap_memory, x_x1_V, array</column>
<column name="x_x1_V_q0">in, 8, ap_memory, x_x1_V, array</column>
<column name="x_x2_V_address0">out, 9, ap_memory, x_x2_V, array</column>
<column name="x_x2_V_ce0">out, 1, ap_memory, x_x2_V, array</column>
<column name="x_x2_V_q0">in, 8, ap_memory, x_x2_V, array</column>
<column name="x_x3_V_address0">out, 9, ap_memory, x_x3_V, array</column>
<column name="x_x3_V_ce0">out, 1, ap_memory, x_x3_V, array</column>
<column name="x_x3_V_q0">in, 8, ap_memory, x_x3_V, array</column>
<column name="x_x4_V_address0">out, 9, ap_memory, x_x4_V, array</column>
<column name="x_x4_V_ce0">out, 1, ap_memory, x_x4_V, array</column>
<column name="x_x4_V_q0">in, 8, ap_memory, x_x4_V, array</column>
<column name="x_x5_V_address0">out, 9, ap_memory, x_x5_V, array</column>
<column name="x_x5_V_ce0">out, 1, ap_memory, x_x5_V, array</column>
<column name="x_x5_V_q0">in, 8, ap_memory, x_x5_V, array</column>
<column name="x_x6_V_address0">out, 9, ap_memory, x_x6_V, array</column>
<column name="x_x6_V_ce0">out, 1, ap_memory, x_x6_V, array</column>
<column name="x_x6_V_q0">in, 8, ap_memory, x_x6_V, array</column>
<column name="x_x7_V_address0">out, 9, ap_memory, x_x7_V, array</column>
<column name="x_x7_V_ce0">out, 1, ap_memory, x_x7_V, array</column>
<column name="x_x7_V_q0">in, 8, ap_memory, x_x7_V, array</column>
</table>
</item>
</section>
</profile>
