static void F_1 ( void )\r\n{\r\nF_2 ( V_1 , 0 ) ;\r\nF_3 ( 2 ) ;\r\nF_2 ( V_1 , 1 ) ;\r\nF_3 ( 1 ) ;\r\n}\r\nstatic unsigned long F_4 ( unsigned short V_2 )\r\n{\r\nunsigned long V_3 , V_4 ;\r\nV_3 = ( V_2 << 1 | 0x00000001 ) & 0x000001FF ;\r\nV_4 = ( V_2 << 2 | 0x00000200 ) & 0x0003FE00 ;\r\nreturn V_3 | V_4 ;\r\n}\r\nstatic void F_5 ( void * V_5 ,\r\nstruct V_6 * V_7 ,\r\nunsigned short V_8 , unsigned short V_2 )\r\n{\r\nV_7 -> V_9 ( V_5 , F_4 ( V_8 << 8 | V_2 ) ) ;\r\n}\r\nstatic void F_6 ( void * V_5 ,\r\nstruct V_6 * V_7 ,\r\nunsigned short V_8 , unsigned short V_2 )\r\n{\r\nV_7 -> V_9 ( V_5 , F_4 ( V_8 ) ) ;\r\nV_7 -> V_10 ( V_5 , F_4 ( V_2 ) ) ;\r\n}\r\nstatic unsigned long F_7 ( void * V_5 ,\r\nstruct V_6 * V_7 ,\r\nunsigned short V_8 )\r\n{\r\nunsigned long V_2 ;\r\nV_7 -> V_9 ( V_5 , F_4 ( V_8 ) ) ;\r\nV_2 = V_7 -> V_11 ( V_5 ) ;\r\nreturn ( ( V_2 >> 1 ) & 0xff ) | ( ( V_2 >> 2 ) & 0xff00 ) ;\r\n}\r\nstatic void F_8 ( void * V_5 ,\r\nstruct V_6 * V_7 ,\r\nunsigned short const * V_2 , int V_12 )\r\n{\r\nint V_13 ;\r\nfor ( V_13 = 0 ; V_13 < V_12 ; V_13 += 2 )\r\nF_6 ( V_5 , V_7 , V_2 [ V_13 ] , V_2 [ V_13 + 1 ] ) ;\r\n}\r\nint F_9 ( void * V_14 , void * V_15 ,\r\nstruct V_6 * V_16 )\r\n{\r\nunsigned long V_17 = 320 ;\r\nunsigned long V_18 = 240 ;\r\nint V_19 ;\r\nF_1 () ;\r\nF_8 ( V_15 , V_16 , V_20 , F_10 ( V_20 ) ) ;\r\nif ( F_7 ( V_15 , V_16 , 0 ) != 0x1505 )\r\nreturn - V_21 ;\r\nF_11 ( L_1 ) ;\r\nF_8 ( V_15 , V_16 , V_20 , F_10 ( V_20 ) ) ;\r\nF_6 ( V_15 , V_16 , 0x00A4 , 0x0001 ) ;\r\nF_3 ( 10 ) ;\r\nF_8 ( V_15 , V_16 , V_22 , F_10 ( V_22 ) ) ;\r\nF_3 ( 100 ) ;\r\nF_8 ( V_15 , V_16 , V_23 , F_10 ( V_23 ) ) ;\r\nF_6 ( V_15 , V_16 , 0x0050 , 0xef - ( V_18 - 1 ) ) ;\r\nF_6 ( V_15 , V_16 , 0x0051 , 0x00ef ) ;\r\nF_6 ( V_15 , V_16 , 0x0052 , 0x0000 ) ;\r\nF_6 ( V_15 , V_16 , 0x0053 , V_17 - 1 ) ;\r\nF_8 ( V_15 , V_16 , V_24 , F_10 ( V_24 ) ) ;\r\nF_3 ( 10 ) ;\r\nF_8 ( V_15 , V_16 , V_25 , F_10 ( V_25 ) ) ;\r\nF_3 ( 40 ) ;\r\nF_6 ( V_15 , V_16 , 0x0020 , 0x0000 ) ;\r\nF_6 ( V_15 , V_16 , 0x0021 , 0x0000 ) ;\r\nfor ( V_19 = 0 ; V_19 < ( V_17 * 256 ) ; V_19 ++ )\r\nF_6 ( V_15 , V_16 , 0x0022 , 0x0000 ) ;\r\nF_6 ( V_15 , V_16 , 0x0020 , 0x0000 ) ;\r\nF_6 ( V_15 , V_16 , 0x0021 , 0x0000 ) ;\r\nF_6 ( V_15 , V_16 , 0x0007 , 0x0173 ) ;\r\nF_3 ( 40 ) ;\r\nF_5 ( V_15 , V_16 , 0x00 , 0x22 ) ;\r\nF_3 ( 100 ) ;\r\nreturn 0 ;\r\n}
