This is a simple code to test SystemVerilog inout nets.