{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1671791035520 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RESDMAC EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"RESDMAC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1671791035526 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671791035553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671791035561 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1671791035749 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671791035871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671791035871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671791035871 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1671791035871 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~ASDO~" } } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671791035879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~nCSO~" } } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671791035879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~LVDS41p/nCEO~" } } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671791035879 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1671791035879 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node SCLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671791035982 ""}  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SCLK } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671791035982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671791035985 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671791035985 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671791035986 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671791035986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671791035986 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671791035986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671791035986 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671791035986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_SM:u_CPU_SM\|PAS  " "Automatically promoted node CPU_SM:u_CPU_SM\|PAS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671791035986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AS_O_ " "Destination node AS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 85 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671791035986 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671791035986 ""}  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 32 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|PAS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671791035986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_SM:u_CPU_SM\|PDS  " "Automatically promoted node CPU_SM:u_CPU_SM\|PDS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671791035986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DS_O_ " "Destination node DS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 86 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 755 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671791035986 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671791035986 ""}  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 33 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|PDS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 708 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671791035986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk  " "Automatically promoted node fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671791035986 ""}  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 29 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671791035986 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671791036052 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[8\] a permanently disabled " "Pin PD_PORT\[8\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[8] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[8\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671791036264 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[9\] a permanently disabled " "Pin PD_PORT\[9\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[9] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[9\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671791036264 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[10\] a permanently disabled " "Pin PD_PORT\[10\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[10] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[10\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671791036264 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[11\] a permanently disabled " "Pin PD_PORT\[11\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[11] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[11\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671791036264 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[12\] a permanently disabled " "Pin PD_PORT\[12\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[12] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[12\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671791036264 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[13\] a permanently disabled " "Pin PD_PORT\[13\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[13] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[13\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671791036264 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[14\] a permanently disabled " "Pin PD_PORT\[14\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[14] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[14\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671791036264 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[15\] a permanently disabled " "Pin PD_PORT\[15\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[15] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[15\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671791036264 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1671791036264 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1671791036264 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1671791036302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit I/O Assignment Analysis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "882 " "Peak virtual memory: 882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671791036313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 10:23:56 2022 " "Processing ended: Fri Dec 23 10:23:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671791036313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671791036313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671791036313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1671791036313 ""}
