# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 1
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-3.10"
module \custom_map_incomp
  attribute \src "dut.sv:1.38-1.39"
  wire width 8 input 1 \A
  attribute \src "dut.sv:1.41-1.42"
  wire width 8 input 2 \B
  attribute \src "dut.sv:1.57-1.58"
  wire width 8 output 3 \Y
  attribute \module_not_derived 1
  attribute \src "dut.sv:2.22-2.61"
  cell \ALU \_TECHMAP_REPLACE_
    parameter \MODE "AND"
    connect \A \A
    connect \B \B
    connect \Y \Y
  end
end
