// Seed: 3375625877
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_8 = 32'd38,
    parameter id_9 = 32'd6
) (
    output wire id_0,
    input wire id_1,
    input supply0 id_2,
    output wand id_3,
    input tri1 id_4,
    input wand id_5
);
  module_0 modCall_1 ();
  wor id_7;
  defparam id_8.id_9 = 1;
  xor primCall (id_0, id_1, id_2, id_4, id_5);
  assign id_0 = ~id_7 == 1 < id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
