{"vcs1":{"timestamp_begin":1730897050.662565929, "rt":1.40, "ut":0.22, "st":0.25}}
{"vcselab":{"timestamp_begin":1730897052.143572858, "rt":1.00, "ut":0.29, "st":0.17}}
{"link":{"timestamp_begin":1730897053.215864648, "rt":0.28, "ut":0.09, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730897049.957218343}
{"VCS_COMP_START_TIME": 1730897049.957218343}
{"VCS_COMP_END_TIME": 1730897054.888483551}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329604}}
{"stitch_vcselab": {"peak_mem": 215160}}
