 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : ex_mem
Version: D-2010.03-SP5
Date   : Wed Mar 16 23:18:08 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U505/Z (BUF_X4)                          0.05       0.23 r
  U103/ZN (NOR2_X1)                        0.04       0.27 f
  U102/ZN (AOI221_X1)                      0.11       0.38 r
  U101/ZN (INV_X1)                         0.03       0.41 f
  instr_q_reg[0]/D (DFFS_X1)               0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[0]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U505/Z (BUF_X4)                          0.05       0.23 r
  U103/ZN (NOR2_X1)                        0.04       0.27 f
  U58/ZN (AOI221_X1)                       0.11       0.38 r
  U57/ZN (INV_X1)                          0.03       0.41 f
  instr_q_reg[2]/D (DFFS_X1)               0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[2]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U505/Z (BUF_X4)                          0.05       0.23 r
  U103/ZN (NOR2_X1)                        0.04       0.27 f
  U50/ZN (AOI221_X1)                       0.11       0.38 r
  U49/ZN (INV_X1)                          0.03       0.41 f
  instr_q_reg[4]/D (DFFS_X1)               0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[4]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U505/Z (BUF_X4)                          0.05       0.23 r
  U103/ZN (NOR2_X1)                        0.04       0.27 f
  U22/ZN (AOI221_X1)                       0.11       0.38 r
  U21/ZN (INV_X1)                          0.03       0.41 f
  not_trap_q_reg/D (DFFS_X1)               0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U113/ZN (AOI22_X1)                       0.09       0.33 r
  U112/ZN (INV_X1)                         0.03       0.36 f
  incPC_q_reg[5]/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg[5]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U111/ZN (AOI22_X1)                       0.09       0.33 r
  U110/ZN (INV_X1)                         0.03       0.36 f
  incPC_q_reg[6]/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg[6]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U109/ZN (AOI22_X1)                       0.09       0.33 r
  U108/ZN (INV_X1)                         0.03       0.36 f
  incPC_q_reg[7]/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg[7]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U107/ZN (AOI22_X1)                       0.09       0.33 r
  U106/ZN (INV_X1)                         0.03       0.36 f
  incPC_q_reg[8]/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg[8]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U105/ZN (AOI22_X1)                       0.09       0.33 r
  U104/ZN (INV_X1)                         0.03       0.36 f
  incPC_q_reg[9]/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg[9]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U80/ZN (AOI22_X1)                        0.09       0.33 r
  U79/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[1]/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[1]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U52/ZN (AOI22_X1)                        0.09       0.33 r
  U51/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[3]/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[3]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U48/ZN (AOI22_X1)                        0.09       0.33 r
  U47/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[5]/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[5]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U46/ZN (AOI22_X1)                        0.09       0.33 r
  U45/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[6]/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[6]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U44/ZN (AOI22_X1)                        0.09       0.33 r
  U43/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[7]/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[7]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U42/ZN (AOI22_X1)                        0.09       0.33 r
  U41/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[8]/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[8]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U40/ZN (AOI22_X1)                        0.09       0.33 r
  U39/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[9]/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[9]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U100/ZN (AOI22_X1)                       0.09       0.33 r
  U99/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[10]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[10]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U98/ZN (AOI22_X1)                        0.09       0.33 r
  U97/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[11]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[11]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U96/ZN (AOI22_X1)                        0.09       0.33 r
  U95/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[12]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[12]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U94/ZN (AOI22_X1)                        0.09       0.33 r
  U93/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[13]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[13]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U92/ZN (AOI22_X1)                        0.09       0.33 r
  U91/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[14]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[14]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U90/ZN (AOI22_X1)                        0.09       0.33 r
  U89/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[15]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[15]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U88/ZN (AOI22_X1)                        0.09       0.33 r
  U87/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[16]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[16]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U86/ZN (AOI22_X1)                        0.09       0.33 r
  U85/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[17]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[17]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U84/ZN (AOI22_X1)                        0.09       0.33 r
  U83/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[18]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[18]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U82/ZN (AOI22_X1)                        0.09       0.33 r
  U81/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[19]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[19]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U78/ZN (AOI22_X1)                        0.09       0.33 r
  U77/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[20]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[20]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U76/ZN (AOI22_X1)                        0.09       0.33 r
  U75/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[21]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[21]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U74/ZN (AOI22_X1)                        0.09       0.33 r
  U73/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[22]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[22]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U72/ZN (AOI22_X1)                        0.09       0.33 r
  U71/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[23]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[23]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U70/ZN (AOI22_X1)                        0.09       0.33 r
  U69/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[24]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[24]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U68/ZN (AOI22_X1)                        0.09       0.33 r
  U67/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[25]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[25]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U66/ZN (AOI22_X1)                        0.09       0.33 r
  U65/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[26]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[26]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U64/ZN (AOI22_X1)                        0.09       0.33 r
  U63/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[27]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[27]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U62/ZN (AOI22_X1)                        0.09       0.33 r
  U61/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[28]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[28]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U60/ZN (AOI22_X1)                        0.09       0.33 r
  U59/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[29]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[29]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U56/ZN (AOI22_X1)                        0.09       0.33 r
  U55/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[30]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[30]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U54/ZN (AOI22_X1)                        0.09       0.33 r
  U53/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg[31]/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[31]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: isZero_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U38/ZN (AOI22_X1)                        0.09       0.33 r
  U37/ZN (INV_X1)                          0.03       0.36 f
  isZero_q_reg/D (DFFR_X1)                 0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  isZero_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: jr_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U36/ZN (AOI22_X1)                        0.09       0.33 r
  U35/ZN (INV_X1)                          0.03       0.36 f
  jr_q_reg/D (DFFR_X1)                     0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jr_q_reg/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: jump_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U34/ZN (AOI22_X1)                        0.09       0.33 r
  U33/ZN (INV_X1)                          0.03       0.36 f
  jump_q_reg/D (DFFR_X1)                   0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jump_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U32/ZN (AOI22_X1)                        0.09       0.33 r
  U31/ZN (INV_X1)                          0.03       0.36 f
  link_q_reg/D (DFFR_X1)                   0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U30/ZN (AOI22_X1)                        0.09       0.33 r
  U29/ZN (INV_X1)                          0.03       0.36 f
  memRd_q_reg/D (DFFR_X1)                  0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U28/ZN (AOI22_X1)                        0.09       0.33 r
  U27/ZN (INV_X1)                          0.03       0.36 f
  memWrData_sel_q_reg[0]/D (DFFR_X1)       0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg[0]/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U26/ZN (AOI22_X1)                        0.09       0.33 r
  U25/ZN (INV_X1)                          0.03       0.36 f
  memWrData_sel_q_reg[1]/D (DFFR_X1)       0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg[1]/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U24/ZN (AOI22_X1)                        0.09       0.33 r
  U23/ZN (INV_X1)                          0.03       0.36 f
  memWr_q_reg/D (DFFR_X1)                  0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: op0_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U20/ZN (AOI22_X1)                        0.09       0.33 r
  U19/ZN (INV_X1)                          0.03       0.36 f
  op0_q_reg/D (DFFR_X1)                    0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  op0_q_reg/CK (DFFR_X1)                   0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U18/ZN (AOI22_X1)                        0.09       0.33 r
  U17/ZN (INV_X1)                          0.03       0.36 f
  rd_q_reg[0]/D (DFFR_X1)                  0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[0]/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U16/ZN (AOI22_X1)                        0.09       0.33 r
  U15/ZN (INV_X1)                          0.03       0.36 f
  rd_q_reg[1]/D (DFFR_X1)                  0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[1]/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U14/ZN (AOI22_X1)                        0.09       0.33 r
  U13/ZN (INV_X1)                          0.03       0.36 f
  rd_q_reg[2]/D (DFFR_X1)                  0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[2]/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U12/ZN (AOI22_X1)                        0.09       0.33 r
  U11/ZN (INV_X1)                          0.03       0.36 f
  rd_q_reg[3]/D (DFFR_X1)                  0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[3]/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U10/ZN (AOI22_X1)                        0.09       0.33 r
  U9/ZN (INV_X1)                           0.03       0.36 f
  rd_q_reg[4]/D (DFFR_X1)                  0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[4]/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U447/ZN (AOI22_X1)                       0.09       0.33 r
  U446/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[3]/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[3]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U445/ZN (AOI22_X1)                       0.09       0.33 r
  U444/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[4]/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[4]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U443/ZN (AOI22_X1)                       0.09       0.33 r
  U442/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[5]/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[5]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U441/ZN (AOI22_X1)                       0.09       0.33 r
  U440/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[6]/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[6]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U439/ZN (AOI22_X1)                       0.09       0.33 r
  U438/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[7]/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[7]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U437/ZN (AOI22_X1)                       0.09       0.33 r
  U436/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[8]/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[8]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U435/ZN (AOI22_X1)                       0.09       0.33 r
  U434/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[9]/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[9]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U493/ZN (AOI22_X1)                       0.09       0.33 r
  U492/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[11]/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[11]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U491/ZN (AOI22_X1)                       0.09       0.33 r
  U490/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[12]/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[12]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U489/ZN (AOI22_X1)                       0.09       0.33 r
  U488/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[13]/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[13]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U487/ZN (AOI22_X1)                       0.09       0.33 r
  U486/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[14]/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[14]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U485/ZN (AOI22_X1)                       0.09       0.33 r
  U484/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[15]/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[15]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U483/ZN (AOI22_X1)                       0.09       0.33 r
  U482/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[16]/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[16]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U481/ZN (AOI22_X1)                       0.09       0.33 r
  U480/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[17]/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[17]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U479/ZN (AOI22_X1)                       0.09       0.33 r
  U478/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[18]/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[18]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U477/ZN (AOI22_X1)                       0.09       0.33 r
  U476/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[19]/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[19]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U451/ZN (AOI22_X1)                       0.09       0.33 r
  U450/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[30]/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[30]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U449/ZN (AOI22_X1)                       0.09       0.33 r
  U448/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg[31]/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[31]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: branch_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U433/ZN (AOI22_X1)                       0.09       0.33 r
  U432/ZN (INV_X1)                         0.03       0.35 f
  branch_q_reg/D (DFFR_X1)                 0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  branch_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U431/ZN (AOI22_X1)                       0.09       0.33 r
  U430/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[0]/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[0]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U409/ZN (AOI22_X1)                       0.09       0.33 r
  U408/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[1]/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[1]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U387/ZN (AOI22_X1)                       0.09       0.33 r
  U386/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[2]/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[2]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U381/ZN (AOI22_X1)                       0.09       0.33 r
  U380/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[3]/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[3]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U429/ZN (AOI22_X1)                       0.09       0.33 r
  U428/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[10]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[10]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U427/ZN (AOI22_X1)                       0.09       0.33 r
  U426/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[11]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[11]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U425/ZN (AOI22_X1)                       0.09       0.33 r
  U424/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[12]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[12]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U423/ZN (AOI22_X1)                       0.09       0.33 r
  U422/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[13]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[13]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U421/ZN (AOI22_X1)                       0.09       0.33 r
  U420/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[14]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[14]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U419/ZN (AOI22_X1)                       0.09       0.33 r
  U418/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[15]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[15]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U417/ZN (AOI22_X1)                       0.09       0.33 r
  U416/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[16]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[16]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U415/ZN (AOI22_X1)                       0.09       0.33 r
  U414/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[17]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[17]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U413/ZN (AOI22_X1)                       0.09       0.33 r
  U412/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[18]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[18]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U411/ZN (AOI22_X1)                       0.09       0.33 r
  U410/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[19]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[19]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U407/ZN (AOI22_X1)                       0.09       0.33 r
  U406/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[20]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[20]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U405/ZN (AOI22_X1)                       0.09       0.33 r
  U404/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[21]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[21]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U403/ZN (AOI22_X1)                       0.09       0.33 r
  U402/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[22]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[22]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U401/ZN (AOI22_X1)                       0.09       0.33 r
  U400/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[23]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[23]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U399/ZN (AOI22_X1)                       0.09       0.33 r
  U398/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[24]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[24]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U397/ZN (AOI22_X1)                       0.09       0.33 r
  U396/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[25]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[25]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U395/ZN (AOI22_X1)                       0.09       0.33 r
  U394/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[26]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[26]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U393/ZN (AOI22_X1)                       0.09       0.33 r
  U392/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[27]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[27]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U391/ZN (AOI22_X1)                       0.09       0.33 r
  U390/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[28]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[28]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U389/ZN (AOI22_X1)                       0.09       0.33 r
  U388/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[29]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[29]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U385/ZN (AOI22_X1)                       0.09       0.33 r
  U384/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[30]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[30]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U383/ZN (AOI22_X1)                       0.09       0.33 r
  U382/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[31]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[31]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.24 f
  U281/ZN (AOI22_X1)                       0.09       0.33 r
  U280/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg[1]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg[1]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.24 f
  U253/ZN (AOI22_X1)                       0.09       0.33 r
  U252/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg[3]/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg[3]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.24 f
  U287/ZN (AOI22_X1)                       0.09       0.33 r
  U286/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg[17]/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg[17]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: aluRes_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[0]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[0]/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[0] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[1]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[1]/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[1] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[2]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[2]/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[2] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[3]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[3]/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[3] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[4]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[4]/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[4] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[5]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[5]/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[5] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[6]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[6]/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[6] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[7]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[7]/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[7] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[8]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[8]/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[8] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[9]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[9]/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[9] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[10]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[10]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[10] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[11]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[11]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[11] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[12]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[12]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[12] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[13]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[13]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[13] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[14]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[14]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[14] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[15]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[15]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[15] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[16]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[16]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[16] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[17]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[17]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[17] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[18]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[18]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[18] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[19]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[19]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[19] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[20]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[20]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[20] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[21]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[21]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[21] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[22]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[22]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[22] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[23]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[23]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[23] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[24]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[24]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[24] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[25]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[25]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[25] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[26]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[26]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[26] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[27]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[27]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[27] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[28]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[28]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[28] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[29]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[29]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[29] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[30]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[30]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[30] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[31]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[31]/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[31] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: branch_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  branch_q_reg/CK (DFFR_X1)                0.00       0.00 r
  branch_q_reg/Q (DFFR_X1)                 0.18       0.18 f
  branch_q (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[0]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[0]/Q (DFFR_X1)                0.18       0.18 f
  busA_q[0] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[1]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[1]/Q (DFFR_X1)                0.18       0.18 f
  busA_q[1] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[2]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[2]/Q (DFFR_X1)                0.18       0.18 f
  busA_q[2] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[3]/Q (DFFR_X1)                0.18       0.18 f
  busA_q[3] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[4]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[4]/Q (DFFR_X1)                0.18       0.18 f
  busA_q[4] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[5]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[5]/Q (DFFR_X1)                0.18       0.18 f
  busA_q[5] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[6]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[6]/Q (DFFR_X1)                0.18       0.18 f
  busA_q[6] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[7]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[7]/Q (DFFR_X1)                0.18       0.18 f
  busA_q[7] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[8]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[8]/Q (DFFR_X1)                0.18       0.18 f
  busA_q[8] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[9]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[9]/Q (DFFR_X1)                0.18       0.18 f
  busA_q[9] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[10]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[10]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[10] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[11]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[11]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[11] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[12]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[12]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[12] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[13]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[13]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[13] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[14]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[14]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[14] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[15]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[15]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[15] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[16]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[16]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[16] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[17]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[17]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[17] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[18]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[18]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[18] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[19]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[19]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[19] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[20]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[20]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[20] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[21]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[21]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[21] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[22]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[22]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[22] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[23]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[23]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[23] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[24]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[24]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[24] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[25]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[25]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[25] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[26]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[26]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[26] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[27]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[27]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[27] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[28]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[28]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[28] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[29]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[29]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[29] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[30]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[30]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[30] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[31]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[31]/Q (DFFR_X1)               0.18       0.18 f
  busA_q[31] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[0]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[0]/Q (DFFR_X1)                0.18       0.18 f
  busB_q[0] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[1]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[1]/Q (DFFR_X1)                0.18       0.18 f
  busB_q[1] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[2]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[2]/Q (DFFR_X1)                0.18       0.18 f
  busB_q[2] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[3]/Q (DFFR_X1)                0.18       0.18 f
  busB_q[3] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[4]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[4]/Q (DFFR_X1)                0.18       0.18 f
  busB_q[4] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[5]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[5]/Q (DFFR_X1)                0.18       0.18 f
  busB_q[5] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[6]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[6]/Q (DFFR_X1)                0.18       0.18 f
  busB_q[6] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[7]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[7]/Q (DFFR_X1)                0.18       0.18 f
  busB_q[7] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[8]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[8]/Q (DFFR_X1)                0.18       0.18 f
  busB_q[8] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[9]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[9]/Q (DFFR_X1)                0.18       0.18 f
  busB_q[9] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[10]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[10]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[10] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[11]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[11]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[11] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[12]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[12]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[12] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[13]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[13]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[13] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[14]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[14]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[14] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[15]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[15]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[15] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[16]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[16]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[16] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[17]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[17]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[17] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[18]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[18]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[18] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[19]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[19]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[19] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[20]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[20]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[20] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[21]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[21]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[21] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[22]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[22]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[22] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[23]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[23]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[23] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[24]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[24]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[24] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[25]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[25]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[25] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[26]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[26]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[26] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[27]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[27]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[27] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[28]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[28]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[28] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[29]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[29]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[29] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[30]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[30]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[30] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[31]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[31]/Q (DFFR_X1)               0.18       0.18 f
  busB_q[31] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  busFP_q[0] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  busFP_q[1] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg[2]/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg[2]/Q (DFFR_X1)               0.18       0.18 f
  busFP_q[2] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[0]/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg[0]/Q (DFFS_X1)               0.17       0.17 f
  U102/ZN (AOI221_X1)                      0.11       0.28 r
  U101/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg[0]/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[0]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instr_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[2]/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg[2]/Q (DFFS_X1)               0.17       0.17 f
  U58/ZN (AOI221_X1)                       0.11       0.28 r
  U57/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg[2]/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[2]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instr_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[4]/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg[4]/Q (DFFS_X1)               0.17       0.17 f
  U50/ZN (AOI221_X1)                       0.11       0.28 r
  U49/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg[4]/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[4]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: not_trap_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       0.00 r
  not_trap_q_reg/Q (DFFS_X1)               0.17       0.17 f
  U22/ZN (AOI221_X1)                       0.11       0.28 r
  U21/ZN (INV_X1)                          0.03       0.31 f
  not_trap_q_reg/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: incPC_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg[5]/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg[5]/Q (DFFR_X1)               0.18       0.18 f
  U113/ZN (AOI22_X1)                       0.08       0.25 r
  U112/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg[5]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg[5]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg[6]/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg[6]/Q (DFFR_X1)               0.18       0.18 f
  U111/ZN (AOI22_X1)                       0.08       0.25 r
  U110/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg[6]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg[6]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg[7]/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg[7]/Q (DFFR_X1)               0.18       0.18 f
  U109/ZN (AOI22_X1)                       0.08       0.25 r
  U108/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg[7]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg[7]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg[8]/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg[8]/Q (DFFR_X1)               0.18       0.18 f
  U107/ZN (AOI22_X1)                       0.08       0.25 r
  U106/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg[8]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg[8]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg[9]/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg[9]/Q (DFFR_X1)               0.18       0.18 f
  U105/ZN (AOI22_X1)                       0.08       0.25 r
  U104/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg[9]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg[9]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U80/ZN (AOI22_X1)                        0.08       0.25 r
  U79/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[1]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[1]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[3]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[3]/Q (DFFR_X1)               0.18       0.18 f
  U52/ZN (AOI22_X1)                        0.08       0.25 r
  U51/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[3]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[3]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[5]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[5]/Q (DFFR_X1)               0.18       0.18 f
  U48/ZN (AOI22_X1)                        0.08       0.25 r
  U47/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[5]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[5]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[6]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[6]/Q (DFFR_X1)               0.18       0.18 f
  U46/ZN (AOI22_X1)                        0.08       0.25 r
  U45/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[6]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[6]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[7]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[7]/Q (DFFR_X1)               0.18       0.18 f
  U44/ZN (AOI22_X1)                        0.08       0.25 r
  U43/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[7]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[7]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[8]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[8]/Q (DFFR_X1)               0.18       0.18 f
  U42/ZN (AOI22_X1)                        0.08       0.25 r
  U41/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[8]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[8]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[9]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[9]/Q (DFFR_X1)               0.18       0.18 f
  U40/ZN (AOI22_X1)                        0.08       0.25 r
  U39/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[9]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[9]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[10]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[10]/Q (DFFR_X1)              0.18       0.18 f
  U100/ZN (AOI22_X1)                       0.08       0.25 r
  U99/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[10]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[10]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[11]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[11]/Q (DFFR_X1)              0.18       0.18 f
  U98/ZN (AOI22_X1)                        0.08       0.25 r
  U97/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[11]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[11]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[12]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[12]/Q (DFFR_X1)              0.18       0.18 f
  U96/ZN (AOI22_X1)                        0.08       0.25 r
  U95/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[12]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[12]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[13]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[13]/Q (DFFR_X1)              0.18       0.18 f
  U94/ZN (AOI22_X1)                        0.08       0.25 r
  U93/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[13]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[13]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[14]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[14]/Q (DFFR_X1)              0.18       0.18 f
  U92/ZN (AOI22_X1)                        0.08       0.25 r
  U91/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[14]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[14]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[15]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[15]/Q (DFFR_X1)              0.18       0.18 f
  U90/ZN (AOI22_X1)                        0.08       0.25 r
  U89/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[15]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[15]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[16]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[16]/Q (DFFR_X1)              0.18       0.18 f
  U88/ZN (AOI22_X1)                        0.08       0.25 r
  U87/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[16]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[16]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[17]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[17]/Q (DFFR_X1)              0.18       0.18 f
  U86/ZN (AOI22_X1)                        0.08       0.25 r
  U85/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[17]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[17]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[18]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[18]/Q (DFFR_X1)              0.18       0.18 f
  U84/ZN (AOI22_X1)                        0.08       0.25 r
  U83/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[18]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[18]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[19]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[19]/Q (DFFR_X1)              0.18       0.18 f
  U82/ZN (AOI22_X1)                        0.08       0.25 r
  U81/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[19]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[19]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[20]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[20]/Q (DFFR_X1)              0.18       0.18 f
  U78/ZN (AOI22_X1)                        0.08       0.25 r
  U77/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[20]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[20]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[21]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[21]/Q (DFFR_X1)              0.18       0.18 f
  U76/ZN (AOI22_X1)                        0.08       0.25 r
  U75/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[21]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[21]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[22]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[22]/Q (DFFR_X1)              0.18       0.18 f
  U74/ZN (AOI22_X1)                        0.08       0.25 r
  U73/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[22]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[22]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[23]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[23]/Q (DFFR_X1)              0.18       0.18 f
  U72/ZN (AOI22_X1)                        0.08       0.25 r
  U71/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[23]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[23]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[24]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[24]/Q (DFFR_X1)              0.18       0.18 f
  U70/ZN (AOI22_X1)                        0.08       0.25 r
  U69/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[24]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[24]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[25]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[25]/Q (DFFR_X1)              0.18       0.18 f
  U68/ZN (AOI22_X1)                        0.08       0.25 r
  U67/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[25]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[25]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[26]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[26]/Q (DFFR_X1)              0.18       0.18 f
  U66/ZN (AOI22_X1)                        0.08       0.25 r
  U65/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[26]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[26]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[27]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[27]/Q (DFFR_X1)              0.18       0.18 f
  U64/ZN (AOI22_X1)                        0.08       0.25 r
  U63/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[27]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[27]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[28]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[28]/Q (DFFR_X1)              0.18       0.18 f
  U62/ZN (AOI22_X1)                        0.08       0.25 r
  U61/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[28]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[28]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[29]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[29]/Q (DFFR_X1)              0.18       0.18 f
  U60/ZN (AOI22_X1)                        0.08       0.25 r
  U59/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[29]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[29]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[30]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[30]/Q (DFFR_X1)              0.18       0.18 f
  U56/ZN (AOI22_X1)                        0.08       0.25 r
  U55/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[30]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[30]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[31]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[31]/Q (DFFR_X1)              0.18       0.18 f
  U54/ZN (AOI22_X1)                        0.08       0.25 r
  U53/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[31]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[31]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: isZero_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  isZero_q_reg/CK (DFFR_X1)                0.00       0.00 r
  isZero_q_reg/Q (DFFR_X1)                 0.18       0.18 f
  U38/ZN (AOI22_X1)                        0.08       0.25 r
  U37/ZN (INV_X1)                          0.03       0.28 f
  isZero_q_reg/D (DFFR_X1)                 0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  isZero_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: jr_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: jr_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  jr_q_reg/CK (DFFR_X1)                    0.00       0.00 r
  jr_q_reg/Q (DFFR_X1)                     0.18       0.18 f
  U36/ZN (AOI22_X1)                        0.08       0.25 r
  U35/ZN (INV_X1)                          0.03       0.28 f
  jr_q_reg/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jr_q_reg/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: jump_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: jump_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  jump_q_reg/CK (DFFR_X1)                  0.00       0.00 r
  jump_q_reg/Q (DFFR_X1)                   0.18       0.18 f
  U34/ZN (AOI22_X1)                        0.08       0.25 r
  U33/ZN (INV_X1)                          0.03       0.28 f
  jump_q_reg/D (DFFR_X1)                   0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jump_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  link_q_reg/CK (DFFR_X1)                  0.00       0.00 r
  link_q_reg/Q (DFFR_X1)                   0.18       0.18 f
  U32/ZN (AOI22_X1)                        0.08       0.25 r
  U31/ZN (INV_X1)                          0.03       0.28 f
  link_q_reg/D (DFFR_X1)                   0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRd_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  memRd_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  U30/ZN (AOI22_X1)                        0.08       0.25 r
  U29/ZN (INV_X1)                          0.03       0.28 f
  memRd_q_reg/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData_sel_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrData_sel_q_reg[0]/CK (DFFR_X1)      0.00       0.00 r
  memWrData_sel_q_reg[0]/Q (DFFR_X1)       0.18       0.18 f
  U28/ZN (AOI22_X1)                        0.08       0.25 r
  U27/ZN (INV_X1)                          0.03       0.28 f
  memWrData_sel_q_reg[0]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg[0]/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData_sel_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrData_sel_q_reg[1]/CK (DFFR_X1)      0.00       0.00 r
  memWrData_sel_q_reg[1]/Q (DFFR_X1)       0.18       0.18 f
  U26/ZN (AOI22_X1)                        0.08       0.25 r
  U25/ZN (INV_X1)                          0.03       0.28 f
  memWrData_sel_q_reg[1]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg[1]/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: memWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  memWr_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  U24/ZN (AOI22_X1)                        0.08       0.25 r
  U23/ZN (INV_X1)                          0.03       0.28 f
  memWr_q_reg/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: op0_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: op0_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  op0_q_reg/CK (DFFR_X1)                   0.00       0.00 r
  op0_q_reg/Q (DFFR_X1)                    0.18       0.18 f
  U20/ZN (AOI22_X1)                        0.08       0.25 r
  U19/ZN (INV_X1)                          0.03       0.28 f
  op0_q_reg/D (DFFR_X1)                    0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  op0_q_reg/CK (DFFR_X1)                   0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: rd_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg[0]/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg[0]/Q (DFFR_X1)                  0.18       0.18 f
  U18/ZN (AOI22_X1)                        0.08       0.25 r
  U17/ZN (INV_X1)                          0.03       0.28 f
  rd_q_reg[0]/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[0]/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: rd_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg[1]/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg[1]/Q (DFFR_X1)                  0.18       0.18 f
  U16/ZN (AOI22_X1)                        0.08       0.25 r
  U15/ZN (INV_X1)                          0.03       0.28 f
  rd_q_reg[1]/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[1]/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: rd_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg[2]/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg[2]/Q (DFFR_X1)                  0.18       0.18 f
  U14/ZN (AOI22_X1)                        0.08       0.25 r
  U13/ZN (INV_X1)                          0.03       0.28 f
  rd_q_reg[2]/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[2]/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: rd_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg[3]/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg[3]/Q (DFFR_X1)                  0.18       0.18 f
  U12/ZN (AOI22_X1)                        0.08       0.25 r
  U11/ZN (INV_X1)                          0.03       0.28 f
  rd_q_reg[3]/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[3]/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: rd_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg[4]/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg[4]/Q (DFFR_X1)                  0.18       0.18 f
  U10/ZN (AOI22_X1)                        0.08       0.25 r
  U9/ZN (INV_X1)                           0.03       0.28 f
  rd_q_reg[4]/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[4]/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[0]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[0]/Q (DFFR_X1)              0.18       0.18 f
  U497/ZN (AOI22_X1)                       0.08       0.25 r
  U496/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[0]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[0]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg[4]/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg[4]/Q (DFFR_X1)               0.18       0.18 f
  U251/ZN (AOI22_X1)                       0.08       0.25 r
  U250/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg[4]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg[4]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg[5]/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg[5]/Q (DFFR_X1)               0.18       0.18 f
  U249/ZN (AOI22_X1)                       0.08       0.25 r
  U248/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg[5]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg[5]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg[6]/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg[6]/Q (DFFR_X1)               0.18       0.18 f
  U247/ZN (AOI22_X1)                       0.08       0.25 r
  U246/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg[6]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg[6]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg[7]/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg[7]/Q (DFFR_X1)               0.18       0.18 f
  U245/ZN (AOI22_X1)                       0.08       0.25 r
  U244/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg[7]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg[7]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg[8]/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg[8]/Q (DFFR_X1)               0.18       0.18 f
  U243/ZN (AOI22_X1)                       0.08       0.25 r
  U242/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg[8]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg[8]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg[9]/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg[9]/Q (DFFR_X1)               0.18       0.18 f
  U241/ZN (AOI22_X1)                       0.08       0.25 r
  U240/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg[9]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg[9]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U231/ZN (AOI22_X1)                       0.08       0.25 r
  U230/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg[0]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg[0]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[1]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[1]/Q (DFFR_X1)              0.18       0.18 f
  U475/ZN (AOI22_X1)                       0.08       0.25 r
  U474/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[1]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[1]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[2]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[2]/Q (DFFR_X1)              0.18       0.18 f
  U453/ZN (AOI22_X1)                       0.08       0.25 r
  U452/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[2]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[2]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[3]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[3]/Q (DFFR_X1)              0.18       0.18 f
  U447/ZN (AOI22_X1)                       0.08       0.25 r
  U446/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[3]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[3]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[4]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[4]/Q (DFFR_X1)              0.18       0.18 f
  U445/ZN (AOI22_X1)                       0.08       0.25 r
  U444/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[4]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[4]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[5]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[5]/Q (DFFR_X1)              0.18       0.18 f
  U443/ZN (AOI22_X1)                       0.08       0.25 r
  U442/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[5]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[5]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[6]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[6]/Q (DFFR_X1)              0.18       0.18 f
  U441/ZN (AOI22_X1)                       0.08       0.25 r
  U440/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[6]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[6]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[7]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[7]/Q (DFFR_X1)              0.18       0.18 f
  U439/ZN (AOI22_X1)                       0.08       0.25 r
  U438/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[7]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[7]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[8]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[8]/Q (DFFR_X1)              0.18       0.18 f
  U437/ZN (AOI22_X1)                       0.08       0.25 r
  U436/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[8]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[8]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[9]/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg[9]/Q (DFFR_X1)              0.18       0.18 f
  U435/ZN (AOI22_X1)                       0.08       0.25 r
  U434/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[9]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[9]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[10]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[10]/Q (DFFR_X1)             0.18       0.18 f
  U495/ZN (AOI22_X1)                       0.08       0.25 r
  U494/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[10]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[10]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[11]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[11]/Q (DFFR_X1)             0.18       0.18 f
  U493/ZN (AOI22_X1)                       0.08       0.25 r
  U492/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[11]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[11]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[12]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[12]/Q (DFFR_X1)             0.18       0.18 f
  U491/ZN (AOI22_X1)                       0.08       0.25 r
  U490/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[12]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[12]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[13]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[13]/Q (DFFR_X1)             0.18       0.18 f
  U489/ZN (AOI22_X1)                       0.08       0.25 r
  U488/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[13]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[13]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[14]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[14]/Q (DFFR_X1)             0.18       0.18 f
  U487/ZN (AOI22_X1)                       0.08       0.25 r
  U486/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[14]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[14]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[15]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[15]/Q (DFFR_X1)             0.18       0.18 f
  U485/ZN (AOI22_X1)                       0.08       0.25 r
  U484/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[15]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[15]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[16]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[16]/Q (DFFR_X1)             0.18       0.18 f
  U483/ZN (AOI22_X1)                       0.08       0.25 r
  U482/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[16]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[16]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[17]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[17]/Q (DFFR_X1)             0.18       0.18 f
  U481/ZN (AOI22_X1)                       0.08       0.25 r
  U480/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[17]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[17]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[18]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[18]/Q (DFFR_X1)             0.18       0.18 f
  U479/ZN (AOI22_X1)                       0.08       0.25 r
  U478/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[18]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[18]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[19]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[19]/Q (DFFR_X1)             0.18       0.18 f
  U477/ZN (AOI22_X1)                       0.08       0.25 r
  U476/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[19]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[19]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[20]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[20]/Q (DFFR_X1)             0.18       0.18 f
  U473/ZN (AOI22_X1)                       0.08       0.25 r
  U472/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[20]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[20]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[21]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[21]/Q (DFFR_X1)             0.18       0.18 f
  U471/ZN (AOI22_X1)                       0.08       0.25 r
  U470/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[21]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[21]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[22]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[22]/Q (DFFR_X1)             0.18       0.18 f
  U469/ZN (AOI22_X1)                       0.08       0.25 r
  U468/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[22]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[22]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[23]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[23]/Q (DFFR_X1)             0.18       0.18 f
  U467/ZN (AOI22_X1)                       0.08       0.25 r
  U466/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[23]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[23]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[24]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[24]/Q (DFFR_X1)             0.18       0.18 f
  U465/ZN (AOI22_X1)                       0.08       0.25 r
  U464/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[24]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[24]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[25]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[25]/Q (DFFR_X1)             0.18       0.18 f
  U463/ZN (AOI22_X1)                       0.08       0.25 r
  U462/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[25]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[25]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[26]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[26]/Q (DFFR_X1)             0.18       0.18 f
  U461/ZN (AOI22_X1)                       0.08       0.25 r
  U460/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[26]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[26]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[27]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[27]/Q (DFFR_X1)             0.18       0.18 f
  U459/ZN (AOI22_X1)                       0.08       0.25 r
  U458/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[27]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[27]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[28]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[28]/Q (DFFR_X1)             0.18       0.18 f
  U457/ZN (AOI22_X1)                       0.08       0.25 r
  U456/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[28]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[28]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[29]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[29]/Q (DFFR_X1)             0.18       0.18 f
  U455/ZN (AOI22_X1)                       0.08       0.25 r
  U454/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[29]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[29]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[30]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[30]/Q (DFFR_X1)             0.18       0.18 f
  U451/ZN (AOI22_X1)                       0.08       0.25 r
  U450/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[30]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[30]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[31]/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg[31]/Q (DFFR_X1)             0.18       0.18 f
  U449/ZN (AOI22_X1)                       0.08       0.25 r
  U448/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg[31]/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[31]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: branch_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  branch_q_reg/CK (DFFR_X1)                0.00       0.00 r
  branch_q_reg/Q (DFFR_X1)                 0.18       0.18 f
  U433/ZN (AOI22_X1)                       0.08       0.25 r
  U432/ZN (INV_X1)                         0.03       0.28 f
  branch_q_reg/D (DFFR_X1)                 0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  branch_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[0]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[0]/Q (DFFR_X1)                0.18       0.18 f
  U431/ZN (AOI22_X1)                       0.08       0.25 r
  U430/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg[0]/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[0]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[1]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[1]/Q (DFFR_X1)                0.18       0.18 f
  U409/ZN (AOI22_X1)                       0.08       0.25 r
  U408/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg[1]/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[1]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[2]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[2]/Q (DFFR_X1)                0.18       0.18 f
  U387/ZN (AOI22_X1)                       0.08       0.25 r
  U386/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg[2]/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[2]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[3]/Q (DFFR_X1)                0.18       0.18 f
  U381/ZN (AOI22_X1)                       0.08       0.25 r
  U380/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg[3]/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[3]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[4]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[4]/Q (DFFR_X1)                0.18       0.18 f
  U379/ZN (AOI22_X1)                       0.08       0.25 r
  U378/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg[4]/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[4]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[5]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[5]/Q (DFFR_X1)                0.18       0.18 f
  U377/ZN (AOI22_X1)                       0.08       0.25 r
  U376/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg[5]/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[5]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[6]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[6]/Q (DFFR_X1)                0.18       0.18 f
  U375/ZN (AOI22_X1)                       0.08       0.25 r
  U374/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg[6]/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[6]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[7]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[7]/Q (DFFR_X1)                0.18       0.18 f
  U373/ZN (AOI22_X1)                       0.08       0.25 r
  U372/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg[7]/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[7]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


1
