##
## The FPGA_BBB_CCI_SRC shell environment variable must be defined before
## this file is included, pointing to the root of the BBB source tree.
## The BBB source tree holds RTL for MPF and the asynchronous clock
## crossing shim.
##

## MPF and async FIFO libraries
source $::env(FPGA_BBB_CCI_SRC)/BBB_cci_mpf/hw/par/qsf_cci_mpf_PAR_files.qsf
source $::env(FPGA_BBB_CCI_SRC)/BBB_ccip_async/hw/par/ccip_async_addenda.qsf
