

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Wed Aug 10 16:30:36 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+----------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
    +----------+----------+-----------+-----------+----------+----------+----------+
    |  11991005|  12406749| 59.955 ms | 62.034 ms |  11892738|  12308482| dataflow |
    +----------+----------+-----------+-----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+----------+----------+-----------+-----------+----------+----------+----------+
        |                   |                |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
        |      Instance     |     Module     |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
        +-------------------+----------------+----------+----------+-----------+-----------+----------+----------+----------+
        |myproject_U0       |myproject       |  11991005|  12406749| 59.955 ms | 62.034 ms |  11892738|  12308482| dataflow |
        |Loop_1_proc188_U0  |Loop_1_proc188  |      3075|      3075| 15.375 us | 15.375 us |      3075|      3075|   none   |
        |Loop_2_proc189_U0  |Loop_2_proc189  |         8|         8| 40.000 ns | 40.000 ns |         8|         8|   none   |
        +-------------------+----------------+----------+----------+-----------+-----------+----------+----------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        4|      -|      75|    193|    -|
|Instance         |       83|    197|   22114|  23176|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       87|    197|   22189|  23369|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       31|     89|      20|     43|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |Loop_1_proc188_U0               |Loop_1_proc188                |        0|      0|     38|    110|    0|
    |Loop_2_proc189_U0               |Loop_2_proc189                |        0|      0|     34|    106|    0|
    |myproject_U0                    |myproject                     |       77|    197|  21852|  22780|    0|
    |myproject_axi_AXILiteS_s_axi_U  |myproject_axi_AXILiteS_s_axi  |        6|      0|    190|    180|    0|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |Total                           |                              |       83|    197|  22114|  23176|    0|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |in_local_V_V_U   |        4|  70|   0|    -|  3072|   16|    49152|
    |out_local_V_V_U  |        0|   5|   0|    -|     5|   16|       80|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |Total            |        4|  75|   0|    0|  3077|   32|    49232|
    +-----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object |    C Type    |
+------------------------+-----+-----+--------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   15|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   15|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |    AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none | myproject_axi | return value |
+------------------------+-----+-----+--------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_local_V_V = alloca i16, align 2"   --->   Operation 7 'alloca' 'in_local_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_local_V_V = alloca i16, align 2" [firmware/myproject_axi.cpp:16]   --->   Operation 8 'alloca' 'out_local_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc188([3072 x i16]* %in_V, i16* %in_local_V_V)"   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc188([3072 x i16]* %in_V, i16* %in_local_V_V)"   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @myproject(i16* %in_local_V_V, i16* %out_local_V_V)" [firmware/myproject_axi.cpp:27]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @myproject(i16* %in_local_V_V, i16* %out_local_V_V)" [firmware/myproject_axi.cpp:27]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @Loop_2_proc189(i16* %out_local_V_V, [5 x i16]* %out_V)"   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject_axi.cpp:11]   --->   Operation 14 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3072 x i16]* %in_V), !map !179"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i16]* %out_V), !map !185"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @myproject_axi_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @in_local_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3072, i32 3072, i16* %in_local_V_V, i16* %in_local_V_V)"   --->   Operation 18 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @out_local_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 5, i16* %out_local_V_V, i16* %out_local_V_V)"   --->   Operation 20 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecMemCore([3072 x i16]* %in_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [firmware/myproject_axi.cpp:8]   --->   Operation 22 'specmemcore' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([3072 x i16]* %in_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject_axi.cpp:8]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecMemCore([5 x i16]* %out_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [firmware/myproject_axi.cpp:9]   --->   Operation 24 'specmemcore' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([5 x i16]* %out_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject_axi.cpp:9]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject_axi.cpp:10]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/2] (0.00ns)   --->   "call fastcc void @Loop_2_proc189(i16* %out_local_V_V, [5 x i16]* %out_V)"   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:34]   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ linebuffer_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_in_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ linebuffer_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_in_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ w5_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ linebuffer_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_in_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ w9_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ linebuffer_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_in_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ w12_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_48]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_50]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_51]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_52]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_53]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_54]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_56]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_57]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_58]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_59]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_60]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_62]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_63]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ w17_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sigmoid_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_local_V_V              (alloca              ) [ 0111111]
out_local_V_V             (alloca              ) [ 0011111]
call_ln0                  (call                ) [ 0000000]
call_ln27                 (call                ) [ 0000000]
specdataflowpipeline_ln11 (specdataflowpipeline) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
spectopmodule_ln0         (spectopmodule       ) [ 0000000]
empty                     (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_56                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_57                  (specmemcore         ) [ 0000000]
specinterface_ln8         (specinterface       ) [ 0000000]
empty_58                  (specmemcore         ) [ 0000000]
specinterface_ln9         (specinterface       ) [ 0000000]
specinterface_ln10        (specinterface       ) [ 0000000]
call_ln0                  (call                ) [ 0000000]
ret_ln34                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="linebuffer_V_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_V_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sX_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sY_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pY_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pX_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="linebuffer_V_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sX_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sY_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pY_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pX_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="w5_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w5_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_in_row_Array_V_1_0_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_in_row_Array_V_1_0_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer_in_row_Array_V_1_0_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer_in_row_Array_V_1_0_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer_in_row_Array_V_1_0_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer_in_row_Array_V_1_0_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer_in_row_Array_V_1_0_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer_in_row_Array_V_1_0_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer_in_row_Array_V_1_0_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer_in_row_Array_V_1_0_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="layer_in_row_Array_V_1_0_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer_in_row_Array_V_1_0_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer_in_row_Array_V_1_0_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer_in_row_Array_V_1_0_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="layer_in_row_Array_V_1_0_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer_in_row_Array_V_1_0_15">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer_in_row_Array_V_1_0_16">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="layer_in_row_Array_V_1_0_17">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="layer_in_row_Array_V_1_0_18">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="layer_in_row_Array_V_1_0_19">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="layer_in_row_Array_V_1_0_20">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="layer_in_row_Array_V_1_0_21">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="layer_in_row_Array_V_1_0_22">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="layer_in_row_Array_V_1_0_23">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="layer_in_row_Array_V_1_0_24">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_24"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="layer_in_row_Array_V_1_0_25">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_25"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="layer_in_row_Array_V_1_0_26">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_26"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="layer_in_row_Array_V_1_0_27">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_27"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="layer_in_row_Array_V_1_0_28">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_28"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="layer_in_row_Array_V_1_0_29">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_29"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="layer_in_row_Array_V_1_0_30">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_30"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="layer_in_row_Array_V_1_0_31">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_31"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="layer_in_V_5">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="sX">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="sY">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="pY">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="pX">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="linebuffer_V_3">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="layer_in_V_7">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="sX_2">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="sY_2">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="pY_2">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="pX_2">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="w9_V">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w9_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="linebuffer_V">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="layer_in_V">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="sX_5">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_5"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="sY_5">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_5"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="pY_5">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_5"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="pX_5">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_5"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="w12_V">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w12_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="layer_in_row_Array_V_0_0">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="layer_in_row_Array_V_0_1">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="layer_in_row_Array_V_0_2">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="layer_in_row_Array_V_0_3">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="layer_in_row_Array_V_0_4">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="layer_in_row_Array_V_0_5">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="layer_in_row_Array_V_0_6">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="layer_in_row_Array_V_0_7">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="layer_in_row_Array_V_0_8">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="layer_in_row_Array_V_0_9">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="layer_in_row_Array_V_0_10">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="layer_in_row_Array_V_0_11">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="layer_in_row_Array_V_0_12">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="layer_in_row_Array_V_0_13">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="layer_in_row_Array_V_0_14">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="layer_in_row_Array_V_0_15">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="layer_in_row_Array_V_0_16">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="layer_in_row_Array_V_0_17">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="layer_in_row_Array_V_0_18">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="layer_in_row_Array_V_0_19">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="layer_in_row_Array_V_0_20">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="layer_in_row_Array_V_0_21">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="layer_in_row_Array_V_0_22">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="layer_in_row_Array_V_0_23">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="layer_in_row_Array_V_0_24">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_24"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="layer_in_row_Array_V_0_25">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_25"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="layer_in_row_Array_V_0_26">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_26"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="layer_in_row_Array_V_0_27">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_27"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="layer_in_row_Array_V_0_28">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_28"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="layer_in_row_Array_V_0_29">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_29"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="layer_in_row_Array_V_0_30">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_30"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="layer_in_row_Array_V_0_31">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_31"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="layer_in_row_Array_V_0_32">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_32"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="layer_in_row_Array_V_0_33">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_33"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="layer_in_row_Array_V_0_34">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_34"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="layer_in_row_Array_V_0_35">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_35"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="layer_in_row_Array_V_0_36">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_36"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="layer_in_row_Array_V_0_37">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_37"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="layer_in_row_Array_V_0_38">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_38"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="layer_in_row_Array_V_0_39">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_39"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="layer_in_row_Array_V_0_40">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_40"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="layer_in_row_Array_V_0_41">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_41"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="layer_in_row_Array_V_0_42">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_42"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="layer_in_row_Array_V_0_43">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_43"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="layer_in_row_Array_V_0_44">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_44"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="layer_in_row_Array_V_0_45">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_45"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="layer_in_row_Array_V_0_46">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_46"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="layer_in_row_Array_V_0_47">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_47"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="layer_in_row_Array_V_0_48">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_48"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="layer_in_row_Array_V_0_49">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_49"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="layer_in_row_Array_V_0_50">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_50"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="layer_in_row_Array_V_0_51">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_51"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="layer_in_row_Array_V_0_52">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_52"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="layer_in_row_Array_V_0_53">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_53"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="layer_in_row_Array_V_0_54">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_54"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="layer_in_row_Array_V_0_55">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_55"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="layer_in_row_Array_V_0_56">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_56"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="layer_in_row_Array_V_0_57">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_57"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="layer_in_row_Array_V_0_58">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_58"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="layer_in_row_Array_V_0_59">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_59"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="layer_in_row_Array_V_0_60">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_60"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="layer_in_row_Array_V_0_61">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_61"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="layer_in_row_Array_V_0_62">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_62"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="layer_in_row_Array_V_0_63">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_63"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="262" class="1000" name="layer_in_V_6">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="264" class="1000" name="sX_1">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="266" class="1000" name="sY_1">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="268" class="1000" name="pY_1">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="270" class="1000" name="pX_1">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="272" class="1000" name="w17_V">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w17_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="274" class="1000" name="sigmoid_table1">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc188"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_2_proc189"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_axi_str"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="328" class="1004" name="in_local_V_V_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_V/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="out_local_V_V_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_V/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_myproject_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="2"/>
<pin id="339" dir="0" index="2" bw="16" slack="2"/>
<pin id="340" dir="0" index="3" bw="16" slack="0"/>
<pin id="341" dir="0" index="4" bw="16" slack="0"/>
<pin id="342" dir="0" index="5" bw="32" slack="0"/>
<pin id="343" dir="0" index="6" bw="32" slack="0"/>
<pin id="344" dir="0" index="7" bw="32" slack="0"/>
<pin id="345" dir="0" index="8" bw="32" slack="0"/>
<pin id="346" dir="0" index="9" bw="191" slack="0"/>
<pin id="347" dir="0" index="10" bw="16" slack="0"/>
<pin id="348" dir="0" index="11" bw="16" slack="0"/>
<pin id="349" dir="0" index="12" bw="32" slack="0"/>
<pin id="350" dir="0" index="13" bw="32" slack="0"/>
<pin id="351" dir="0" index="14" bw="32" slack="0"/>
<pin id="352" dir="0" index="15" bw="32" slack="0"/>
<pin id="353" dir="0" index="16" bw="191" slack="0"/>
<pin id="354" dir="0" index="17" bw="16" slack="0"/>
<pin id="355" dir="0" index="18" bw="16" slack="0"/>
<pin id="356" dir="0" index="19" bw="16" slack="0"/>
<pin id="357" dir="0" index="20" bw="16" slack="0"/>
<pin id="358" dir="0" index="21" bw="16" slack="0"/>
<pin id="359" dir="0" index="22" bw="16" slack="0"/>
<pin id="360" dir="0" index="23" bw="16" slack="0"/>
<pin id="361" dir="0" index="24" bw="16" slack="0"/>
<pin id="362" dir="0" index="25" bw="16" slack="0"/>
<pin id="363" dir="0" index="26" bw="16" slack="0"/>
<pin id="364" dir="0" index="27" bw="16" slack="0"/>
<pin id="365" dir="0" index="28" bw="16" slack="0"/>
<pin id="366" dir="0" index="29" bw="16" slack="0"/>
<pin id="367" dir="0" index="30" bw="16" slack="0"/>
<pin id="368" dir="0" index="31" bw="16" slack="0"/>
<pin id="369" dir="0" index="32" bw="16" slack="0"/>
<pin id="370" dir="0" index="33" bw="16" slack="0"/>
<pin id="371" dir="0" index="34" bw="16" slack="0"/>
<pin id="372" dir="0" index="35" bw="16" slack="0"/>
<pin id="373" dir="0" index="36" bw="16" slack="0"/>
<pin id="374" dir="0" index="37" bw="16" slack="0"/>
<pin id="375" dir="0" index="38" bw="16" slack="0"/>
<pin id="376" dir="0" index="39" bw="16" slack="0"/>
<pin id="377" dir="0" index="40" bw="16" slack="0"/>
<pin id="378" dir="0" index="41" bw="16" slack="0"/>
<pin id="379" dir="0" index="42" bw="16" slack="0"/>
<pin id="380" dir="0" index="43" bw="16" slack="0"/>
<pin id="381" dir="0" index="44" bw="16" slack="0"/>
<pin id="382" dir="0" index="45" bw="16" slack="0"/>
<pin id="383" dir="0" index="46" bw="16" slack="0"/>
<pin id="384" dir="0" index="47" bw="16" slack="0"/>
<pin id="385" dir="0" index="48" bw="16" slack="0"/>
<pin id="386" dir="0" index="49" bw="16" slack="0"/>
<pin id="387" dir="0" index="50" bw="32" slack="0"/>
<pin id="388" dir="0" index="51" bw="32" slack="0"/>
<pin id="389" dir="0" index="52" bw="32" slack="0"/>
<pin id="390" dir="0" index="53" bw="32" slack="0"/>
<pin id="391" dir="0" index="54" bw="16" slack="0"/>
<pin id="392" dir="0" index="55" bw="16" slack="0"/>
<pin id="393" dir="0" index="56" bw="32" slack="0"/>
<pin id="394" dir="0" index="57" bw="32" slack="0"/>
<pin id="395" dir="0" index="58" bw="32" slack="0"/>
<pin id="396" dir="0" index="59" bw="32" slack="0"/>
<pin id="397" dir="0" index="60" bw="383" slack="0"/>
<pin id="398" dir="0" index="61" bw="16" slack="0"/>
<pin id="399" dir="0" index="62" bw="16" slack="0"/>
<pin id="400" dir="0" index="63" bw="32" slack="0"/>
<pin id="401" dir="0" index="64" bw="32" slack="0"/>
<pin id="402" dir="0" index="65" bw="32" slack="0"/>
<pin id="403" dir="0" index="66" bw="32" slack="0"/>
<pin id="404" dir="0" index="67" bw="383" slack="0"/>
<pin id="405" dir="0" index="68" bw="16" slack="0"/>
<pin id="406" dir="0" index="69" bw="16" slack="0"/>
<pin id="407" dir="0" index="70" bw="16" slack="0"/>
<pin id="408" dir="0" index="71" bw="16" slack="0"/>
<pin id="409" dir="0" index="72" bw="16" slack="0"/>
<pin id="410" dir="0" index="73" bw="16" slack="0"/>
<pin id="411" dir="0" index="74" bw="16" slack="0"/>
<pin id="412" dir="0" index="75" bw="16" slack="0"/>
<pin id="413" dir="0" index="76" bw="16" slack="0"/>
<pin id="414" dir="0" index="77" bw="16" slack="0"/>
<pin id="415" dir="0" index="78" bw="16" slack="0"/>
<pin id="416" dir="0" index="79" bw="16" slack="0"/>
<pin id="417" dir="0" index="80" bw="16" slack="0"/>
<pin id="418" dir="0" index="81" bw="16" slack="0"/>
<pin id="419" dir="0" index="82" bw="16" slack="0"/>
<pin id="420" dir="0" index="83" bw="16" slack="0"/>
<pin id="421" dir="0" index="84" bw="16" slack="0"/>
<pin id="422" dir="0" index="85" bw="16" slack="0"/>
<pin id="423" dir="0" index="86" bw="16" slack="0"/>
<pin id="424" dir="0" index="87" bw="16" slack="0"/>
<pin id="425" dir="0" index="88" bw="16" slack="0"/>
<pin id="426" dir="0" index="89" bw="16" slack="0"/>
<pin id="427" dir="0" index="90" bw="16" slack="0"/>
<pin id="428" dir="0" index="91" bw="16" slack="0"/>
<pin id="429" dir="0" index="92" bw="16" slack="0"/>
<pin id="430" dir="0" index="93" bw="16" slack="0"/>
<pin id="431" dir="0" index="94" bw="16" slack="0"/>
<pin id="432" dir="0" index="95" bw="16" slack="0"/>
<pin id="433" dir="0" index="96" bw="16" slack="0"/>
<pin id="434" dir="0" index="97" bw="16" slack="0"/>
<pin id="435" dir="0" index="98" bw="16" slack="0"/>
<pin id="436" dir="0" index="99" bw="16" slack="0"/>
<pin id="437" dir="0" index="100" bw="16" slack="0"/>
<pin id="438" dir="0" index="101" bw="16" slack="0"/>
<pin id="439" dir="0" index="102" bw="16" slack="0"/>
<pin id="440" dir="0" index="103" bw="16" slack="0"/>
<pin id="441" dir="0" index="104" bw="16" slack="0"/>
<pin id="442" dir="0" index="105" bw="16" slack="0"/>
<pin id="443" dir="0" index="106" bw="16" slack="0"/>
<pin id="444" dir="0" index="107" bw="16" slack="0"/>
<pin id="445" dir="0" index="108" bw="16" slack="0"/>
<pin id="446" dir="0" index="109" bw="16" slack="0"/>
<pin id="447" dir="0" index="110" bw="16" slack="0"/>
<pin id="448" dir="0" index="111" bw="16" slack="0"/>
<pin id="449" dir="0" index="112" bw="16" slack="0"/>
<pin id="450" dir="0" index="113" bw="16" slack="0"/>
<pin id="451" dir="0" index="114" bw="16" slack="0"/>
<pin id="452" dir="0" index="115" bw="16" slack="0"/>
<pin id="453" dir="0" index="116" bw="16" slack="0"/>
<pin id="454" dir="0" index="117" bw="16" slack="0"/>
<pin id="455" dir="0" index="118" bw="16" slack="0"/>
<pin id="456" dir="0" index="119" bw="16" slack="0"/>
<pin id="457" dir="0" index="120" bw="16" slack="0"/>
<pin id="458" dir="0" index="121" bw="16" slack="0"/>
<pin id="459" dir="0" index="122" bw="16" slack="0"/>
<pin id="460" dir="0" index="123" bw="16" slack="0"/>
<pin id="461" dir="0" index="124" bw="16" slack="0"/>
<pin id="462" dir="0" index="125" bw="16" slack="0"/>
<pin id="463" dir="0" index="126" bw="16" slack="0"/>
<pin id="464" dir="0" index="127" bw="16" slack="0"/>
<pin id="465" dir="0" index="128" bw="16" slack="0"/>
<pin id="466" dir="0" index="129" bw="16" slack="0"/>
<pin id="467" dir="0" index="130" bw="16" slack="0"/>
<pin id="468" dir="0" index="131" bw="16" slack="0"/>
<pin id="469" dir="0" index="132" bw="16" slack="0"/>
<pin id="470" dir="0" index="133" bw="32" slack="0"/>
<pin id="471" dir="0" index="134" bw="32" slack="0"/>
<pin id="472" dir="0" index="135" bw="32" slack="0"/>
<pin id="473" dir="0" index="136" bw="32" slack="0"/>
<pin id="474" dir="0" index="137" bw="29" slack="0"/>
<pin id="475" dir="0" index="138" bw="10" slack="0"/>
<pin id="476" dir="1" index="139" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="grp_Loop_1_proc188_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="0" slack="0"/>
<pin id="616" dir="0" index="1" bw="16" slack="0"/>
<pin id="617" dir="0" index="2" bw="16" slack="0"/>
<pin id="618" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="grp_Loop_2_proc189_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="0" slack="0"/>
<pin id="623" dir="0" index="1" bw="16" slack="4"/>
<pin id="624" dir="0" index="2" bw="16" slack="0"/>
<pin id="625" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="628" class="1005" name="in_local_V_V_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="0"/>
<pin id="630" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="in_local_V_V "/>
</bind>
</comp>

<comp id="634" class="1005" name="out_local_V_V_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="2"/>
<pin id="636" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="out_local_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="331"><net_src comp="276" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="276" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="477"><net_src comp="280" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="478"><net_src comp="4" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="479"><net_src comp="6" pin="0"/><net_sink comp="336" pin=4"/></net>

<net id="480"><net_src comp="8" pin="0"/><net_sink comp="336" pin=5"/></net>

<net id="481"><net_src comp="10" pin="0"/><net_sink comp="336" pin=6"/></net>

<net id="482"><net_src comp="12" pin="0"/><net_sink comp="336" pin=7"/></net>

<net id="483"><net_src comp="14" pin="0"/><net_sink comp="336" pin=8"/></net>

<net id="484"><net_src comp="16" pin="0"/><net_sink comp="336" pin=9"/></net>

<net id="485"><net_src comp="18" pin="0"/><net_sink comp="336" pin=10"/></net>

<net id="486"><net_src comp="20" pin="0"/><net_sink comp="336" pin=11"/></net>

<net id="487"><net_src comp="22" pin="0"/><net_sink comp="336" pin=12"/></net>

<net id="488"><net_src comp="24" pin="0"/><net_sink comp="336" pin=13"/></net>

<net id="489"><net_src comp="26" pin="0"/><net_sink comp="336" pin=14"/></net>

<net id="490"><net_src comp="28" pin="0"/><net_sink comp="336" pin=15"/></net>

<net id="491"><net_src comp="30" pin="0"/><net_sink comp="336" pin=16"/></net>

<net id="492"><net_src comp="32" pin="0"/><net_sink comp="336" pin=17"/></net>

<net id="493"><net_src comp="34" pin="0"/><net_sink comp="336" pin=18"/></net>

<net id="494"><net_src comp="36" pin="0"/><net_sink comp="336" pin=19"/></net>

<net id="495"><net_src comp="38" pin="0"/><net_sink comp="336" pin=20"/></net>

<net id="496"><net_src comp="40" pin="0"/><net_sink comp="336" pin=21"/></net>

<net id="497"><net_src comp="42" pin="0"/><net_sink comp="336" pin=22"/></net>

<net id="498"><net_src comp="44" pin="0"/><net_sink comp="336" pin=23"/></net>

<net id="499"><net_src comp="46" pin="0"/><net_sink comp="336" pin=24"/></net>

<net id="500"><net_src comp="48" pin="0"/><net_sink comp="336" pin=25"/></net>

<net id="501"><net_src comp="50" pin="0"/><net_sink comp="336" pin=26"/></net>

<net id="502"><net_src comp="52" pin="0"/><net_sink comp="336" pin=27"/></net>

<net id="503"><net_src comp="54" pin="0"/><net_sink comp="336" pin=28"/></net>

<net id="504"><net_src comp="56" pin="0"/><net_sink comp="336" pin=29"/></net>

<net id="505"><net_src comp="58" pin="0"/><net_sink comp="336" pin=30"/></net>

<net id="506"><net_src comp="60" pin="0"/><net_sink comp="336" pin=31"/></net>

<net id="507"><net_src comp="62" pin="0"/><net_sink comp="336" pin=32"/></net>

<net id="508"><net_src comp="64" pin="0"/><net_sink comp="336" pin=33"/></net>

<net id="509"><net_src comp="66" pin="0"/><net_sink comp="336" pin=34"/></net>

<net id="510"><net_src comp="68" pin="0"/><net_sink comp="336" pin=35"/></net>

<net id="511"><net_src comp="70" pin="0"/><net_sink comp="336" pin=36"/></net>

<net id="512"><net_src comp="72" pin="0"/><net_sink comp="336" pin=37"/></net>

<net id="513"><net_src comp="74" pin="0"/><net_sink comp="336" pin=38"/></net>

<net id="514"><net_src comp="76" pin="0"/><net_sink comp="336" pin=39"/></net>

<net id="515"><net_src comp="78" pin="0"/><net_sink comp="336" pin=40"/></net>

<net id="516"><net_src comp="80" pin="0"/><net_sink comp="336" pin=41"/></net>

<net id="517"><net_src comp="82" pin="0"/><net_sink comp="336" pin=42"/></net>

<net id="518"><net_src comp="84" pin="0"/><net_sink comp="336" pin=43"/></net>

<net id="519"><net_src comp="86" pin="0"/><net_sink comp="336" pin=44"/></net>

<net id="520"><net_src comp="88" pin="0"/><net_sink comp="336" pin=45"/></net>

<net id="521"><net_src comp="90" pin="0"/><net_sink comp="336" pin=46"/></net>

<net id="522"><net_src comp="92" pin="0"/><net_sink comp="336" pin=47"/></net>

<net id="523"><net_src comp="94" pin="0"/><net_sink comp="336" pin=48"/></net>

<net id="524"><net_src comp="96" pin="0"/><net_sink comp="336" pin=49"/></net>

<net id="525"><net_src comp="98" pin="0"/><net_sink comp="336" pin=50"/></net>

<net id="526"><net_src comp="100" pin="0"/><net_sink comp="336" pin=51"/></net>

<net id="527"><net_src comp="102" pin="0"/><net_sink comp="336" pin=52"/></net>

<net id="528"><net_src comp="104" pin="0"/><net_sink comp="336" pin=53"/></net>

<net id="529"><net_src comp="106" pin="0"/><net_sink comp="336" pin=54"/></net>

<net id="530"><net_src comp="108" pin="0"/><net_sink comp="336" pin=55"/></net>

<net id="531"><net_src comp="110" pin="0"/><net_sink comp="336" pin=56"/></net>

<net id="532"><net_src comp="112" pin="0"/><net_sink comp="336" pin=57"/></net>

<net id="533"><net_src comp="114" pin="0"/><net_sink comp="336" pin=58"/></net>

<net id="534"><net_src comp="116" pin="0"/><net_sink comp="336" pin=59"/></net>

<net id="535"><net_src comp="118" pin="0"/><net_sink comp="336" pin=60"/></net>

<net id="536"><net_src comp="120" pin="0"/><net_sink comp="336" pin=61"/></net>

<net id="537"><net_src comp="122" pin="0"/><net_sink comp="336" pin=62"/></net>

<net id="538"><net_src comp="124" pin="0"/><net_sink comp="336" pin=63"/></net>

<net id="539"><net_src comp="126" pin="0"/><net_sink comp="336" pin=64"/></net>

<net id="540"><net_src comp="128" pin="0"/><net_sink comp="336" pin=65"/></net>

<net id="541"><net_src comp="130" pin="0"/><net_sink comp="336" pin=66"/></net>

<net id="542"><net_src comp="132" pin="0"/><net_sink comp="336" pin=67"/></net>

<net id="543"><net_src comp="134" pin="0"/><net_sink comp="336" pin=68"/></net>

<net id="544"><net_src comp="136" pin="0"/><net_sink comp="336" pin=69"/></net>

<net id="545"><net_src comp="138" pin="0"/><net_sink comp="336" pin=70"/></net>

<net id="546"><net_src comp="140" pin="0"/><net_sink comp="336" pin=71"/></net>

<net id="547"><net_src comp="142" pin="0"/><net_sink comp="336" pin=72"/></net>

<net id="548"><net_src comp="144" pin="0"/><net_sink comp="336" pin=73"/></net>

<net id="549"><net_src comp="146" pin="0"/><net_sink comp="336" pin=74"/></net>

<net id="550"><net_src comp="148" pin="0"/><net_sink comp="336" pin=75"/></net>

<net id="551"><net_src comp="150" pin="0"/><net_sink comp="336" pin=76"/></net>

<net id="552"><net_src comp="152" pin="0"/><net_sink comp="336" pin=77"/></net>

<net id="553"><net_src comp="154" pin="0"/><net_sink comp="336" pin=78"/></net>

<net id="554"><net_src comp="156" pin="0"/><net_sink comp="336" pin=79"/></net>

<net id="555"><net_src comp="158" pin="0"/><net_sink comp="336" pin=80"/></net>

<net id="556"><net_src comp="160" pin="0"/><net_sink comp="336" pin=81"/></net>

<net id="557"><net_src comp="162" pin="0"/><net_sink comp="336" pin=82"/></net>

<net id="558"><net_src comp="164" pin="0"/><net_sink comp="336" pin=83"/></net>

<net id="559"><net_src comp="166" pin="0"/><net_sink comp="336" pin=84"/></net>

<net id="560"><net_src comp="168" pin="0"/><net_sink comp="336" pin=85"/></net>

<net id="561"><net_src comp="170" pin="0"/><net_sink comp="336" pin=86"/></net>

<net id="562"><net_src comp="172" pin="0"/><net_sink comp="336" pin=87"/></net>

<net id="563"><net_src comp="174" pin="0"/><net_sink comp="336" pin=88"/></net>

<net id="564"><net_src comp="176" pin="0"/><net_sink comp="336" pin=89"/></net>

<net id="565"><net_src comp="178" pin="0"/><net_sink comp="336" pin=90"/></net>

<net id="566"><net_src comp="180" pin="0"/><net_sink comp="336" pin=91"/></net>

<net id="567"><net_src comp="182" pin="0"/><net_sink comp="336" pin=92"/></net>

<net id="568"><net_src comp="184" pin="0"/><net_sink comp="336" pin=93"/></net>

<net id="569"><net_src comp="186" pin="0"/><net_sink comp="336" pin=94"/></net>

<net id="570"><net_src comp="188" pin="0"/><net_sink comp="336" pin=95"/></net>

<net id="571"><net_src comp="190" pin="0"/><net_sink comp="336" pin=96"/></net>

<net id="572"><net_src comp="192" pin="0"/><net_sink comp="336" pin=97"/></net>

<net id="573"><net_src comp="194" pin="0"/><net_sink comp="336" pin=98"/></net>

<net id="574"><net_src comp="196" pin="0"/><net_sink comp="336" pin=99"/></net>

<net id="575"><net_src comp="198" pin="0"/><net_sink comp="336" pin=100"/></net>

<net id="576"><net_src comp="200" pin="0"/><net_sink comp="336" pin=101"/></net>

<net id="577"><net_src comp="202" pin="0"/><net_sink comp="336" pin=102"/></net>

<net id="578"><net_src comp="204" pin="0"/><net_sink comp="336" pin=103"/></net>

<net id="579"><net_src comp="206" pin="0"/><net_sink comp="336" pin=104"/></net>

<net id="580"><net_src comp="208" pin="0"/><net_sink comp="336" pin=105"/></net>

<net id="581"><net_src comp="210" pin="0"/><net_sink comp="336" pin=106"/></net>

<net id="582"><net_src comp="212" pin="0"/><net_sink comp="336" pin=107"/></net>

<net id="583"><net_src comp="214" pin="0"/><net_sink comp="336" pin=108"/></net>

<net id="584"><net_src comp="216" pin="0"/><net_sink comp="336" pin=109"/></net>

<net id="585"><net_src comp="218" pin="0"/><net_sink comp="336" pin=110"/></net>

<net id="586"><net_src comp="220" pin="0"/><net_sink comp="336" pin=111"/></net>

<net id="587"><net_src comp="222" pin="0"/><net_sink comp="336" pin=112"/></net>

<net id="588"><net_src comp="224" pin="0"/><net_sink comp="336" pin=113"/></net>

<net id="589"><net_src comp="226" pin="0"/><net_sink comp="336" pin=114"/></net>

<net id="590"><net_src comp="228" pin="0"/><net_sink comp="336" pin=115"/></net>

<net id="591"><net_src comp="230" pin="0"/><net_sink comp="336" pin=116"/></net>

<net id="592"><net_src comp="232" pin="0"/><net_sink comp="336" pin=117"/></net>

<net id="593"><net_src comp="234" pin="0"/><net_sink comp="336" pin=118"/></net>

<net id="594"><net_src comp="236" pin="0"/><net_sink comp="336" pin=119"/></net>

<net id="595"><net_src comp="238" pin="0"/><net_sink comp="336" pin=120"/></net>

<net id="596"><net_src comp="240" pin="0"/><net_sink comp="336" pin=121"/></net>

<net id="597"><net_src comp="242" pin="0"/><net_sink comp="336" pin=122"/></net>

<net id="598"><net_src comp="244" pin="0"/><net_sink comp="336" pin=123"/></net>

<net id="599"><net_src comp="246" pin="0"/><net_sink comp="336" pin=124"/></net>

<net id="600"><net_src comp="248" pin="0"/><net_sink comp="336" pin=125"/></net>

<net id="601"><net_src comp="250" pin="0"/><net_sink comp="336" pin=126"/></net>

<net id="602"><net_src comp="252" pin="0"/><net_sink comp="336" pin=127"/></net>

<net id="603"><net_src comp="254" pin="0"/><net_sink comp="336" pin=128"/></net>

<net id="604"><net_src comp="256" pin="0"/><net_sink comp="336" pin=129"/></net>

<net id="605"><net_src comp="258" pin="0"/><net_sink comp="336" pin=130"/></net>

<net id="606"><net_src comp="260" pin="0"/><net_sink comp="336" pin=131"/></net>

<net id="607"><net_src comp="262" pin="0"/><net_sink comp="336" pin=132"/></net>

<net id="608"><net_src comp="264" pin="0"/><net_sink comp="336" pin=133"/></net>

<net id="609"><net_src comp="266" pin="0"/><net_sink comp="336" pin=134"/></net>

<net id="610"><net_src comp="268" pin="0"/><net_sink comp="336" pin=135"/></net>

<net id="611"><net_src comp="270" pin="0"/><net_sink comp="336" pin=136"/></net>

<net id="612"><net_src comp="272" pin="0"/><net_sink comp="336" pin=137"/></net>

<net id="613"><net_src comp="274" pin="0"/><net_sink comp="336" pin=138"/></net>

<net id="619"><net_src comp="278" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="0" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="282" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="2" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="631"><net_src comp="328" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="637"><net_src comp="332" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="621" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {5 6 }
	Port: linebuffer_V_5 | {3 4 }
	Port: layer_in_V_9 | {3 4 }
	Port: sX_4 | {3 4 }
	Port: sY_4 | {3 4 }
	Port: pY_4 | {3 4 }
	Port: pX_4 | {3 4 }
	Port: linebuffer_V_4 | {3 4 }
	Port: layer_in_V_8 | {3 4 }
	Port: sX_3 | {3 4 }
	Port: sY_3 | {3 4 }
	Port: pY_3 | {3 4 }
	Port: pX_3 | {3 4 }
	Port: layer_in_V_5 | {3 4 }
	Port: sX | {3 4 }
	Port: sY | {3 4 }
	Port: pY | {3 4 }
	Port: pX | {3 4 }
	Port: linebuffer_V_3 | {3 4 }
	Port: layer_in_V_7 | {3 4 }
	Port: sX_2 | {3 4 }
	Port: sY_2 | {3 4 }
	Port: pY_2 | {3 4 }
	Port: pX_2 | {3 4 }
	Port: linebuffer_V | {3 4 }
	Port: layer_in_V | {3 4 }
	Port: sX_5 | {3 4 }
	Port: sY_5 | {3 4 }
	Port: pY_5 | {3 4 }
	Port: pX_5 | {3 4 }
	Port: layer_in_V_6 | {3 4 }
	Port: sX_1 | {3 4 }
	Port: sY_1 | {3 4 }
	Port: pY_1 | {3 4 }
	Port: pX_1 | {3 4 }
 - Input state : 
	Port: myproject_axi : in_V | {1 2 }
	Port: myproject_axi : linebuffer_V_5 | {3 4 }
	Port: myproject_axi : layer_in_V_9 | {3 4 }
	Port: myproject_axi : sX_4 | {3 4 }
	Port: myproject_axi : sY_4 | {3 4 }
	Port: myproject_axi : pY_4 | {3 4 }
	Port: myproject_axi : pX_4 | {3 4 }
	Port: myproject_axi : w2_V | {3 4 }
	Port: myproject_axi : linebuffer_V_4 | {3 4 }
	Port: myproject_axi : layer_in_V_8 | {3 4 }
	Port: myproject_axi : sX_3 | {3 4 }
	Port: myproject_axi : sY_3 | {3 4 }
	Port: myproject_axi : pY_3 | {3 4 }
	Port: myproject_axi : pX_3 | {3 4 }
	Port: myproject_axi : w5_V | {3 4 }
	Port: myproject_axi : layer_in_V_5 | {3 4 }
	Port: myproject_axi : sX | {3 4 }
	Port: myproject_axi : sY | {3 4 }
	Port: myproject_axi : pY | {3 4 }
	Port: myproject_axi : pX | {3 4 }
	Port: myproject_axi : linebuffer_V_3 | {3 4 }
	Port: myproject_axi : layer_in_V_7 | {3 4 }
	Port: myproject_axi : sX_2 | {3 4 }
	Port: myproject_axi : sY_2 | {3 4 }
	Port: myproject_axi : pY_2 | {3 4 }
	Port: myproject_axi : pX_2 | {3 4 }
	Port: myproject_axi : w9_V | {3 4 }
	Port: myproject_axi : linebuffer_V | {3 4 }
	Port: myproject_axi : layer_in_V | {3 4 }
	Port: myproject_axi : sX_5 | {3 4 }
	Port: myproject_axi : sY_5 | {3 4 }
	Port: myproject_axi : pY_5 | {3 4 }
	Port: myproject_axi : pX_5 | {3 4 }
	Port: myproject_axi : w12_V | {3 4 }
	Port: myproject_axi : layer_in_V_6 | {3 4 }
	Port: myproject_axi : sX_1 | {3 4 }
	Port: myproject_axi : sY_1 | {3 4 }
	Port: myproject_axi : pY_1 | {3 4 }
	Port: myproject_axi : pX_1 | {3 4 }
	Port: myproject_axi : w17_V | {3 4 }
	Port: myproject_axi : sigmoid_table1 | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_myproject_fu_336   |    11   |   197   | 1220.41 |  23941  |  18357  |    0    |
|   call   | grp_Loop_1_proc188_fu_614 |    0    |    0    |  1.769  |    53   |    34   |    0    |
|          | grp_Loop_2_proc189_fu_621 |    0    |    0    |  1.769  |    23   |    30   |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                           |    11   |   197   | 1223.95 |  24017  |  18421  |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------------------+--------+--------+--------+--------+
|                           |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------------+--------+--------+--------+--------+
|         layer_in_V        |    1   |    0   |    0   |    0   |
|        layer_in_V_5       |    1   |    0   |    0   |    0   |
|        layer_in_V_6       |    1   |    0   |    0   |    0   |
|        layer_in_V_7       |    1   |    0   |    0   |    0   |
|        layer_in_V_8       |    1   |    0   |    0   |    0   |
|        layer_in_V_9       |    0   |   32   |    7   |    0   |
|  layer_in_row_Array_V_0_0 |    0   |   64   |   32   |    -   |
|  layer_in_row_Array_V_0_1 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_10 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_11 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_12 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_13 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_14 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_15 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_16 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_17 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_18 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_19 |    0   |   64   |   32   |    -   |
|  layer_in_row_Array_V_0_2 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_20 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_21 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_22 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_23 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_24 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_25 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_26 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_27 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_28 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_29 |    0   |   64   |   32   |    -   |
|  layer_in_row_Array_V_0_3 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_30 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_31 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_32 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_33 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_34 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_35 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_36 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_37 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_38 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_39 |    0   |   64   |   32   |    -   |
|  layer_in_row_Array_V_0_4 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_40 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_41 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_42 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_43 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_44 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_45 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_46 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_47 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_48 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_49 |    0   |   64   |   32   |    -   |
|  layer_in_row_Array_V_0_5 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_50 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_51 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_52 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_53 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_54 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_55 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_56 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_57 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_58 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_59 |    0   |   64   |   32   |    -   |
|  layer_in_row_Array_V_0_6 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_60 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_61 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_62 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_0_63 |    0   |   64   |   32   |    -   |
|  layer_in_row_Array_V_0_7 |    0   |   64   |   32   |    -   |
|  layer_in_row_Array_V_0_8 |    0   |   64   |   32   |    -   |
|  layer_in_row_Array_V_0_9 |    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_1_0_0|    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_1_0_1|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_10|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_11|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_12|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_13|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_14|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_15|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_16|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_17|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_18|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_19|    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_1_0_2|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_20|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_21|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_22|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_23|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_24|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_25|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_26|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_27|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_28|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_29|    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_1_0_3|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_30|    0   |   64   |   32   |    -   |
|layer_in_row_Array_V_1_0_31|    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_1_0_4|    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_1_0_5|    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_1_0_6|    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_1_0_7|    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_1_0_8|    0   |   64   |   32   |    -   |
| layer_in_row_Array_V_1_0_9|    0   |   64   |   32   |    -   |
|        linebuffer_V       |    2   |    0   |    0   |    0   |
|       linebuffer_V_3      |    2   |    0   |    0   |    0   |
|       linebuffer_V_4      |    2   |    0   |    0   |    0   |
|       linebuffer_V_5      |    1   |    0   |    0   |    0   |
|       sigmoid_table1      |    1   |    0   |    0   |    -   |
|           w12_V           |   22   |    0   |    0   |    -   |
|           w17_V           |    8   |    0   |    0   |    -   |
|            w2_V           |    6   |    0   |    0   |    -   |
|            w5_V           |    6   |    0   |    0   |    -   |
|            w9_V           |   11   |    0   |    0   |    -   |
+---------------------------+--------+--------+--------+--------+
|           Total           |   66   |  6176  |  3079  |    0   |
+---------------------------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| in_local_V_V_reg_628|   16   |
|out_local_V_V_reg_634|   16   |
+---------------------+--------+
|        Total        |   32   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   11   |   197  |  1223  |  24017 |  18421 |    0   |
|   Memory  |   66   |    -   |    -   |  6176  |  3079  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   32   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   77   |   197  |  1223  |  30225 |  21500 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
