// Seed: 431265981
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri0 id_3 = 1;
  assign module_1.id_1 = 0;
  assign id_4 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wand id_7 = 1;
  assign id_4[1] = 1;
  id_8 :
  assert property (@(negedge id_7) 1)
  else $display;
  module_0 modCall_1 (
      id_8,
      id_6
  );
endmodule
