module conter(
	input ck,
	output reg clk = 1'b0
);

reg [19:0]data = 19'd0;

always@(posedge ck)
begin
	if(data == 1'd50000000)
	begin
		clk <= ~clk;
		data <= 20'd0;
	end
	else
	begin
		data <= data + 20'd1;
	end
end

endmodule
