HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:lockNET_SF
Implementation;Synthesis|| CG133 ||@W:Object rsa_read_out is declared but not assigned. Either assign a value or remove the declaration.||lockNET_SF.srr(44);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/44||RSA.v(88);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\RSA.v'/linenumber/88
Implementation;Synthesis|| CG360 ||@W:Removing wire NP_PRDATA, as there is no assignment to it.||lockNET_SF.srr(47);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/47||apb3_interface.v(37);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/37
Implementation;Synthesis|| CG360 ||@W:Removing wire SERVO_PRDATA, as there is no assignment to it.||lockNET_SF.srr(48);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/48||apb3_interface.v(38);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/38
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||lockNET_SF.srr(49);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/49||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||lockNET_SF.srr(130);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/130||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(159);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/159||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(160);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/160||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(161);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/161||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL156 ||@W:*Input NP_PRDATA[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||lockNET_SF.srr(225);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/225||apb3_interface.v(37);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/37
Implementation;Synthesis|| CL156 ||@W:*Input SERVO_PRDATA[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||lockNET_SF.srr(226);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/226||apb3_interface.v(38);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/38
Implementation;Synthesis|| CL157 ||@W:*Output NP_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(227);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/227||apb3_interface.v(28);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/28
Implementation;Synthesis|| CL157 ||@W:*Output SERVO_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(228);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/228||apb3_interface.v(29);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/29
Implementation;Synthesis|| CL157 ||@W:*Output FABINT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(229);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/229||apb3_interface.v(31);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/31
Implementation;Synthesis|| MT246 ||@W:Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||lockNET_SF.srr(592);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/592||locknet_sf_mss.v(657);liberoaction://cross_probe/hdl/file/'n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\locknet_sf_mss.v'/linenumber/657
Implementation;Synthesis|| MT246 ||@W:Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||lockNET_SF.srr(593);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/593||locknet_sf_mss.v(590);liberoaction://cross_probe/hdl/file/'n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\locknet_sf_mss.v'/linenumber/590
Implementation;Synthesis|| MT615 ||@N: Found clock FCLK with period 10.00ns ||lockNET_SF.srr(594);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/594||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock FAB_CLK with period 10.00ns ||lockNET_SF.srr(595);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/595||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||lockNET_SF.srr(612);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/612||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||lockNET_SF.srr(614);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/614||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||lockNET_SF.srr(631);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/631||null;null
Implementation;Compile;RootName:lockNET_SF
Implementation;Compile||(null)||Please refer to the log file for details about 275 Warning(s) , 1 Info(s)||lockNET_SF_compile_log.rpt;liberoaction://open_report/file/lockNET_SF_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:lockNET_SF
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||lockNET_SF_placeroute_log.rpt;liberoaction://open_report/file/lockNET_SF_placeroute_log.rpt||(null);(null)
