// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _calc_HH_
#define _calc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "GapJunctionIP_fsurcU.h"
#include "GapJunctionIP_fmusc4.h"
#include "GapJunctionIP_fextde.h"
#include "GapJunctionIP_muludo.h"

namespace ap_rtl {

struct calc : public sc_module {
    // Port declarations 61
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<27> > simConfig_rowsToSimulate_V_dout;
    sc_in< sc_logic > simConfig_rowsToSimulate_V_empty_n;
    sc_out< sc_logic > simConfig_rowsToSimulate_V_read;
    sc_in< sc_lv<27> > simConfig_BLOCK_NUMBERS_V_dout;
    sc_in< sc_logic > simConfig_BLOCK_NUMBERS_V_empty_n;
    sc_out< sc_logic > simConfig_BLOCK_NUMBERS_V_read;
    sc_out< sc_lv<27> > simConfig_rowsToSimulate_V_out_din;
    sc_in< sc_logic > simConfig_rowsToSimulate_V_out_full_n;
    sc_out< sc_logic > simConfig_rowsToSimulate_V_out_write;
    sc_out< sc_lv<27> > simConfig_BLOCK_NUMBERS_V_out_din;
    sc_in< sc_logic > simConfig_BLOCK_NUMBERS_V_out_full_n;
    sc_out< sc_logic > simConfig_BLOCK_NUMBERS_V_out_write;
    sc_in< sc_lv<32> > processedData_V_data_dout;
    sc_in< sc_logic > processedData_V_data_empty_n;
    sc_out< sc_logic > processedData_V_data_read;
    sc_in< sc_lv<32> > processedData_V_data_1_dout;
    sc_in< sc_logic > processedData_V_data_1_empty_n;
    sc_out< sc_logic > processedData_V_data_1_read;
    sc_in< sc_lv<32> > processedData_V_data_2_dout;
    sc_in< sc_logic > processedData_V_data_2_empty_n;
    sc_out< sc_logic > processedData_V_data_2_read;
    sc_in< sc_lv<32> > processedData_V_data_3_dout;
    sc_in< sc_logic > processedData_V_data_3_empty_n;
    sc_out< sc_logic > processedData_V_data_3_read;
    sc_in< sc_lv<32> > fixedData_V_data_dout;
    sc_in< sc_logic > fixedData_V_data_empty_n;
    sc_out< sc_logic > fixedData_V_data_read;
    sc_in< sc_lv<1> > fixedData_V_tlast_V_dout;
    sc_in< sc_logic > fixedData_V_tlast_V_empty_n;
    sc_out< sc_logic > fixedData_V_tlast_V_read;
    sc_out< sc_lv<32> > V_V_data_0_din;
    sc_in< sc_logic > V_V_data_0_full_n;
    sc_out< sc_logic > V_V_data_0_write;
    sc_out< sc_lv<32> > V_V_data_1_din;
    sc_in< sc_logic > V_V_data_1_full_n;
    sc_out< sc_logic > V_V_data_1_write;
    sc_out< sc_lv<32> > V_V_data_2_din;
    sc_in< sc_logic > V_V_data_2_full_n;
    sc_out< sc_logic > V_V_data_2_write;
    sc_out< sc_lv<32> > V_V_data_3_din;
    sc_in< sc_logic > V_V_data_3_full_n;
    sc_out< sc_logic > V_V_data_3_write;
    sc_out< sc_lv<32> > F_V_data_0_din;
    sc_in< sc_logic > F_V_data_0_full_n;
    sc_out< sc_logic > F_V_data_0_write;
    sc_out< sc_lv<32> > F_V_data_1_din;
    sc_in< sc_logic > F_V_data_1_full_n;
    sc_out< sc_logic > F_V_data_1_write;
    sc_out< sc_lv<32> > F_V_data_2_din;
    sc_in< sc_logic > F_V_data_2_full_n;
    sc_out< sc_logic > F_V_data_2_write;
    sc_out< sc_lv<32> > F_V_data_3_din;
    sc_in< sc_logic > F_V_data_3_full_n;
    sc_out< sc_logic > F_V_data_3_write;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    calc(sc_module_name name);
    SC_HAS_PROCESS(calc);

    ~calc();

    sc_trace_file* mVcdFile;

    GapJunctionIP_fsurcU<1,8,32,32,32>* GapJunctionIP_fsurcU_U119;
    GapJunctionIP_fsurcU<1,8,32,32,32>* GapJunctionIP_fsurcU_U120;
    GapJunctionIP_fmusc4<1,4,32,32,32>* GapJunctionIP_fmusc4_U121;
    GapJunctionIP_fmusc4<1,4,32,32,32>* GapJunctionIP_fmusc4_U122;
    GapJunctionIP_fmusc4<1,4,32,32,32>* GapJunctionIP_fmusc4_U123;
    GapJunctionIP_fmusc4<1,4,32,32,32>* GapJunctionIP_fmusc4_U124;
    GapJunctionIP_fmusc4<1,4,32,32,32>* GapJunctionIP_fmusc4_U125;
    GapJunctionIP_fmusc4<1,4,32,32,32>* GapJunctionIP_fmusc4_U126;
    GapJunctionIP_fextde<1,13,32,32,32>* GapJunctionIP_fextde_U127;
    GapJunctionIP_fextde<1,13,32,32,32>* GapJunctionIP_fextde_U128;
    GapJunctionIP_muludo<1,7,27,29,56>* GapJunctionIP_muludo_U129;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_logic > simConfig_rowsToSimulate_V_blk_n;
    sc_signal< sc_logic > simConfig_BLOCK_NUMBERS_V_blk_n;
    sc_signal< sc_logic > simConfig_rowsToSimulate_V_out_blk_n;
    sc_signal< sc_logic > simConfig_BLOCK_NUMBERS_V_out_blk_n;
    sc_signal< sc_logic > processedData_V_data_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_293;
    sc_signal< sc_logic > processedData_V_data_1_blk_n;
    sc_signal< sc_logic > processedData_V_data_2_blk_n;
    sc_signal< sc_logic > processedData_V_data_3_blk_n;
    sc_signal< sc_logic > fixedData_V_data_blk_n;
    sc_signal< sc_logic > fixedData_V_tlast_V_blk_n;
    sc_signal< sc_logic > V_V_data_0_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_293;
    sc_signal< sc_logic > V_V_data_1_blk_n;
    sc_signal< sc_logic > V_V_data_2_blk_n;
    sc_signal< sc_logic > V_V_data_3_blk_n;
    sc_signal< sc_logic > F_V_data_0_blk_n;
    sc_signal< sc_logic > F_V_data_1_blk_n;
    sc_signal< sc_logic > F_V_data_2_blk_n;
    sc_signal< sc_logic > F_V_data_3_blk_n;
    sc_signal< sc_lv<56> > indvar_flatten_reg_170;
    sc_signal< bool > ap_condition_165;
    sc_signal< sc_lv<56> > grp_fu_241_p2;
    sc_signal< sc_lv<56> > bound_reg_288;
    sc_signal< sc_lv<1> > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_247_p2;
    sc_signal< sc_logic > V_V_data_01_status;
    sc_signal< sc_logic > F_V_data_01_status;
    sc_signal< bool > ap_condition_188;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_293;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_293;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_293;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_293;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_293;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_293;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_293;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_293;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_293;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_293;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_293;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_293;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_293;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_293;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_293;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_293;
    sc_signal< sc_lv<56> > indvar_flatten_next_fu_252_p2;
    sc_signal< sc_lv<56> > indvar_flatten_next_reg_297;
    sc_signal< sc_lv<32> > tmp_data_0_2_reg_302;
    sc_signal< sc_logic > processedData_V_data0_status;
    sc_signal< sc_logic > fixedData_V_data0_status;
    sc_signal< bool > ap_condition_224;
    sc_signal< sc_lv<32> > tmp_data_1_2_reg_307;
    sc_signal< sc_lv<32> > tmp_data_2_2_reg_312;
    sc_signal< sc_lv<32> > tmp_data_3_2_reg_317;
    sc_signal< sc_lv<32> > tmp_data_reg_322;
    sc_signal< sc_lv<32> > grp_fu_181_p2;
    sc_signal< sc_lv<32> > tmp_data_0_3_reg_328;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_data_0_3_reg_328;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_data_0_3_reg_328;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_data_0_3_reg_328;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_data_0_3_reg_328;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_data_0_3_reg_328;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter10_tmp_data_0_3_reg_328;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter11_tmp_data_0_3_reg_328;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter12_tmp_data_0_3_reg_328;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter13_tmp_data_0_3_reg_328;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter14_tmp_data_0_3_reg_328;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter15_tmp_data_0_3_reg_328;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter16_tmp_data_0_3_reg_328;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter17_tmp_data_0_3_reg_328;
    sc_signal< sc_lv<32> > grp_fu_185_p2;
    sc_signal< sc_lv<32> > tmp_data_1_3_reg_336;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_data_1_3_reg_336;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_data_1_3_reg_336;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_data_1_3_reg_336;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_data_1_3_reg_336;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_data_1_3_reg_336;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter10_tmp_data_1_3_reg_336;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter11_tmp_data_1_3_reg_336;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter12_tmp_data_1_3_reg_336;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter13_tmp_data_1_3_reg_336;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter14_tmp_data_1_3_reg_336;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter15_tmp_data_1_3_reg_336;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter16_tmp_data_1_3_reg_336;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter17_tmp_data_1_3_reg_336;
    sc_signal< sc_lv<32> > tmp_data_2_3_reg_344;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_data_2_3_reg_344;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_data_2_3_reg_344;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_data_2_3_reg_344;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_data_2_3_reg_344;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter10_tmp_data_2_3_reg_344;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter11_tmp_data_2_3_reg_344;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter12_tmp_data_2_3_reg_344;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter13_tmp_data_2_3_reg_344;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter14_tmp_data_2_3_reg_344;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter15_tmp_data_2_3_reg_344;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter16_tmp_data_2_3_reg_344;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter17_tmp_data_2_3_reg_344;
    sc_signal< sc_lv<32> > tmp_data_3_3_reg_352;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_data_3_3_reg_352;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_data_3_3_reg_352;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_data_3_3_reg_352;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_data_3_3_reg_352;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter10_tmp_data_3_3_reg_352;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter11_tmp_data_3_3_reg_352;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter12_tmp_data_3_3_reg_352;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter13_tmp_data_3_3_reg_352;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter14_tmp_data_3_3_reg_352;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter15_tmp_data_3_3_reg_352;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter16_tmp_data_3_3_reg_352;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter17_tmp_data_3_3_reg_352;
    sc_signal< sc_lv<32> > grp_fu_189_p2;
    sc_signal< sc_lv<32> > tmp_60_i_i_i_reg_360;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > grp_fu_193_p2;
    sc_signal< sc_lv<32> > tmp_60_1_i_i_i_reg_365;
    sc_signal< sc_lv<32> > tmp_60_2_i_i_i_reg_370;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<32> > tmp_60_3_i_i_i_reg_375;
    sc_signal< sc_lv<32> > grp_fu_197_p2;
    sc_signal< sc_lv<32> > tmp_61_i_i_i_reg_380;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<32> > grp_fu_202_p2;
    sc_signal< sc_lv<32> > tmp_61_1_i_i_i_reg_385;
    sc_signal< sc_lv<32> > tmp_61_2_i_i_i_reg_390;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<32> > tmp_61_3_i_i_i_reg_395;
    sc_signal< sc_lv<32> > grp_fu_215_p2;
    sc_signal< sc_lv<32> > tmp_62_i_i_i_reg_400;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_lv<32> > grp_fu_220_p2;
    sc_signal< sc_lv<32> > tmp_62_1_i_i_i_reg_405;
    sc_signal< sc_lv<32> > tmp_62_2_i_i_i_reg_410;
    sc_signal< sc_lv<32> > tmp_62_3_i_i_i_reg_415;
    sc_signal< sc_lv<32> > grp_fu_207_p2;
    sc_signal< sc_lv<32> > tmp_data_0_reg_420;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_lv<32> > grp_fu_211_p2;
    sc_signal< sc_lv<32> > tmp_data_1_reg_425;
    sc_signal< sc_lv<32> > tmp_data_2_reg_430;
    sc_signal< sc_lv<32> > tmp_data_3_reg_435;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_lv<56> > indvar_flatten_phi_fu_174_p4;
    sc_signal< sc_logic > processedData_V_data0_update;
    sc_signal< sc_logic > fixedData_V_data0_update;
    sc_signal< sc_logic > V_V_data_01_update;
    sc_signal< sc_logic > F_V_data_01_update;
    sc_signal< sc_lv<32> > grp_fu_181_p1;
    sc_signal< sc_lv<32> > grp_fu_185_p1;
    sc_signal< sc_lv<32> > grp_fu_189_p0;
    sc_signal< sc_lv<32> > grp_fu_189_p1;
    sc_signal< sc_lv<32> > grp_fu_193_p0;
    sc_signal< sc_lv<32> > grp_fu_193_p1;
    sc_signal< sc_lv<32> > grp_fu_197_p0;
    sc_signal< sc_lv<32> > grp_fu_202_p0;
    sc_signal< sc_lv<32> > grp_fu_207_p0;
    sc_signal< sc_lv<32> > grp_fu_207_p1;
    sc_signal< sc_lv<32> > grp_fu_211_p0;
    sc_signal< sc_lv<32> > grp_fu_211_p1;
    sc_signal< sc_lv<32> > grp_fu_215_p1;
    sc_signal< sc_lv<32> > grp_fu_220_p1;
    sc_signal< sc_lv<29> > r_V_fu_225_p3;
    sc_signal< sc_lv<27> > grp_fu_241_p0;
    sc_signal< sc_lv<29> > grp_fu_241_p1;
    sc_signal< sc_logic > grp_fu_181_ce;
    sc_signal< sc_logic > grp_fu_185_ce;
    sc_signal< sc_logic > grp_fu_189_ce;
    sc_signal< sc_logic > grp_fu_193_ce;
    sc_signal< sc_logic > grp_fu_197_ce;
    sc_signal< sc_logic > grp_fu_202_ce;
    sc_signal< sc_logic > grp_fu_207_ce;
    sc_signal< sc_logic > grp_fu_211_ce;
    sc_signal< sc_logic > grp_fu_215_ce;
    sc_signal< sc_logic > grp_fu_220_ce;
    sc_signal< sc_logic > grp_fu_241_ce;
    sc_signal< sc_lv<1> > ap_CS_fsm_state45;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< sc_lv<56> > grp_fu_241_p00;
    sc_signal< sc_lv<56> > grp_fu_241_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_state45;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<56> ap_const_lv56_0;
    static const sc_lv<32> ap_const_lv32_BC23D70A;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<56> ap_const_lv56_1;
    static const sc_lv<32> ap_const_lv32_9;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F_V_data_01_status();
    void thread_F_V_data_01_update();
    void thread_F_V_data_0_blk_n();
    void thread_F_V_data_0_din();
    void thread_F_V_data_0_write();
    void thread_F_V_data_1_blk_n();
    void thread_F_V_data_1_din();
    void thread_F_V_data_1_write();
    void thread_F_V_data_2_blk_n();
    void thread_F_V_data_2_din();
    void thread_F_V_data_2_write();
    void thread_F_V_data_3_blk_n();
    void thread_F_V_data_3_din();
    void thread_F_V_data_3_write();
    void thread_V_V_data_01_status();
    void thread_V_V_data_01_update();
    void thread_V_V_data_0_blk_n();
    void thread_V_V_data_0_din();
    void thread_V_V_data_0_write();
    void thread_V_V_data_1_blk_n();
    void thread_V_V_data_1_din();
    void thread_V_V_data_1_write();
    void thread_V_V_data_2_blk_n();
    void thread_V_V_data_2_din();
    void thread_V_V_data_2_write();
    void thread_V_V_data_3_blk_n();
    void thread_V_V_data_3_din();
    void thread_V_V_data_3_write();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state7();
    void thread_ap_condition_165();
    void thread_ap_condition_188();
    void thread_ap_condition_224();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_exitcond_flatten_fu_247_p2();
    void thread_fixedData_V_data0_status();
    void thread_fixedData_V_data0_update();
    void thread_fixedData_V_data_blk_n();
    void thread_fixedData_V_data_read();
    void thread_fixedData_V_tlast_V_blk_n();
    void thread_fixedData_V_tlast_V_read();
    void thread_grp_fu_181_ce();
    void thread_grp_fu_181_p1();
    void thread_grp_fu_185_ce();
    void thread_grp_fu_185_p1();
    void thread_grp_fu_189_ce();
    void thread_grp_fu_189_p0();
    void thread_grp_fu_189_p1();
    void thread_grp_fu_193_ce();
    void thread_grp_fu_193_p0();
    void thread_grp_fu_193_p1();
    void thread_grp_fu_197_ce();
    void thread_grp_fu_197_p0();
    void thread_grp_fu_202_ce();
    void thread_grp_fu_202_p0();
    void thread_grp_fu_207_ce();
    void thread_grp_fu_207_p0();
    void thread_grp_fu_207_p1();
    void thread_grp_fu_211_ce();
    void thread_grp_fu_211_p0();
    void thread_grp_fu_211_p1();
    void thread_grp_fu_215_ce();
    void thread_grp_fu_215_p1();
    void thread_grp_fu_220_ce();
    void thread_grp_fu_220_p1();
    void thread_grp_fu_241_ce();
    void thread_grp_fu_241_p0();
    void thread_grp_fu_241_p00();
    void thread_grp_fu_241_p1();
    void thread_grp_fu_241_p10();
    void thread_indvar_flatten_next_fu_252_p2();
    void thread_indvar_flatten_phi_fu_174_p4();
    void thread_processedData_V_data0_status();
    void thread_processedData_V_data0_update();
    void thread_processedData_V_data_1_blk_n();
    void thread_processedData_V_data_1_read();
    void thread_processedData_V_data_2_blk_n();
    void thread_processedData_V_data_2_read();
    void thread_processedData_V_data_3_blk_n();
    void thread_processedData_V_data_3_read();
    void thread_processedData_V_data_blk_n();
    void thread_processedData_V_data_read();
    void thread_r_V_fu_225_p3();
    void thread_simConfig_BLOCK_NUMBERS_V_blk_n();
    void thread_simConfig_BLOCK_NUMBERS_V_out_blk_n();
    void thread_simConfig_BLOCK_NUMBERS_V_out_din();
    void thread_simConfig_BLOCK_NUMBERS_V_out_write();
    void thread_simConfig_BLOCK_NUMBERS_V_read();
    void thread_simConfig_rowsToSimulate_V_blk_n();
    void thread_simConfig_rowsToSimulate_V_out_blk_n();
    void thread_simConfig_rowsToSimulate_V_out_din();
    void thread_simConfig_rowsToSimulate_V_out_write();
    void thread_simConfig_rowsToSimulate_V_read();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
