\subsection{arch Architecture Reference}
\label{classpack__48__to__64_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=187pt]{da/dd6/classpack__48__to__64_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+198}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+199}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+200}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+201}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+202}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+203}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+308}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+309}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+310}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+311}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+312}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+313}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf word64\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf word64\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf word64\+\_\+2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf word64\+\_\+0\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf word64\+\_\+1\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf word64\+\_\+2\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data64\+\_\+out\+\_\+mux} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data64\+\_\+out\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+out\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data48\+\_\+in\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 32} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.



\subsubsection{Member Function Documentation}
\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+198@{P\+R\+O\+C\+E\+S\+S\+\_\+198}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+198@{P\+R\+O\+C\+E\+S\+S\+\_\+198}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+198reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+198(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpack__48__to__64_1_1arch_ac01e3c8f4dbd154e464aba9d1402ce84}


Definition at line {\bf 60} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+199@{P\+R\+O\+C\+E\+S\+S\+\_\+199}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+199@{P\+R\+O\+C\+E\+S\+S\+\_\+199}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+199clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+199(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpack__48__to__64_1_1arch_a81d19908a805f17614fafa01a1a9ed24}


Definition at line {\bf 76} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+200@{P\+R\+O\+C\+E\+S\+S\+\_\+200}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+200@{P\+R\+O\+C\+E\+S\+S\+\_\+200}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+200reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+200(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpack__48__to__64_1_1arch_a8689eb721ccd61494493c24f3769cb63}


Definition at line {\bf 96} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+201@{P\+R\+O\+C\+E\+S\+S\+\_\+201}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+201@{P\+R\+O\+C\+E\+S\+S\+\_\+201}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+201reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+201(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpack__48__to__64_1_1arch_a215e0a688fb3d7d9d83ed58d8757829e}


Definition at line {\bf 112} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+202@{P\+R\+O\+C\+E\+S\+S\+\_\+202}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+202@{P\+R\+O\+C\+E\+S\+S\+\_\+202}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+202reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+202(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpack__48__to__64_1_1arch_a4b608bcd91b707d6f1cd031d353d07bd}


Definition at line {\bf 128} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+203@{P\+R\+O\+C\+E\+S\+S\+\_\+203}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+203@{P\+R\+O\+C\+E\+S\+S\+\_\+203}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+203reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+203(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpack__48__to__64_1_1arch_a10058573ccaf95c5d88c646821704f05}


Definition at line {\bf 155} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+308@{P\+R\+O\+C\+E\+S\+S\+\_\+308}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+308@{P\+R\+O\+C\+E\+S\+S\+\_\+308}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+308reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+308(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpack__48__to__64_1_1arch_ad29b66a14f4962a7145e6220e1e91589}


Definition at line {\bf 54} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+309@{P\+R\+O\+C\+E\+S\+S\+\_\+309}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+309@{P\+R\+O\+C\+E\+S\+S\+\_\+309}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+309clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+309(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpack__48__to__64_1_1arch_a7b5c20d23c359ddeec649d0bd078e115}


Definition at line {\bf 70} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+310@{P\+R\+O\+C\+E\+S\+S\+\_\+310}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+310@{P\+R\+O\+C\+E\+S\+S\+\_\+310}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+310reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+310(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpack__48__to__64_1_1arch_a2dddd903d61573249f9f18d2d318c537}


Definition at line {\bf 90} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+311@{P\+R\+O\+C\+E\+S\+S\+\_\+311}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+311@{P\+R\+O\+C\+E\+S\+S\+\_\+311}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+311reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+311(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpack__48__to__64_1_1arch_af60a714f8fa32d75f82c6b4ca697a102}


Definition at line {\bf 106} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+312@{P\+R\+O\+C\+E\+S\+S\+\_\+312}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+312@{P\+R\+O\+C\+E\+S\+S\+\_\+312}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+312reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+312(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpack__48__to__64_1_1arch_a5509a094f8b5af9f1d964886b244c18b}


Definition at line {\bf 122} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+313@{P\+R\+O\+C\+E\+S\+S\+\_\+313}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+313@{P\+R\+O\+C\+E\+S\+S\+\_\+313}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+313reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+313(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpack__48__to__64_1_1arch_a0b3939dd7c8599b05b1dd24fc78d6c05}


Definition at line {\bf 149} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!data48\+\_\+in\+\_\+reg@{data48\+\_\+in\+\_\+reg}}
\index{data48\+\_\+in\+\_\+reg@{data48\+\_\+in\+\_\+reg}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{data48\+\_\+in\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data48\+\_\+in\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpack__48__to__64_1_1arch_aa712eb916c1fe822ec21c85715f6a1b0}


Definition at line {\bf 50} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!data64\+\_\+out\+\_\+mux@{data64\+\_\+out\+\_\+mux}}
\index{data64\+\_\+out\+\_\+mux@{data64\+\_\+out\+\_\+mux}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{data64\+\_\+out\+\_\+mux}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data64\+\_\+out\+\_\+mux} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpack__48__to__64_1_1arch_ac67e11a6901620a3856a0b2230a8cabc}


Definition at line {\bf 43} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!data64\+\_\+out\+\_\+reg@{data64\+\_\+out\+\_\+reg}}
\index{data64\+\_\+out\+\_\+reg@{data64\+\_\+out\+\_\+reg}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{data64\+\_\+out\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data64\+\_\+out\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpack__48__to__64_1_1arch_a71f8953c82833054d7d93451e5995d8b}


Definition at line {\bf 44} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!data\+\_\+out\+\_\+valid\+\_\+reg@{data\+\_\+out\+\_\+valid\+\_\+reg}}
\index{data\+\_\+out\+\_\+valid\+\_\+reg@{data\+\_\+out\+\_\+valid\+\_\+reg}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{data\+\_\+out\+\_\+valid\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpack__48__to__64_1_1arch_a6450f091e2f62e22b9b457e8bf7db00d}


Definition at line {\bf 45} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!word64\+\_\+0@{word64\+\_\+0}}
\index{word64\+\_\+0@{word64\+\_\+0}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{word64\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word64\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpack__48__to__64_1_1arch_a881df6182b5d3f269337a873c02d2ac1}


Definition at line {\bf 35} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!word64\+\_\+0\+\_\+valid@{word64\+\_\+0\+\_\+valid}}
\index{word64\+\_\+0\+\_\+valid@{word64\+\_\+0\+\_\+valid}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{word64\+\_\+0\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word64\+\_\+0\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpack__48__to__64_1_1arch_a0d7b2dbb996df4989d43a61be059c5d0}


Definition at line {\bf 39} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!word64\+\_\+1@{word64\+\_\+1}}
\index{word64\+\_\+1@{word64\+\_\+1}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{word64\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word64\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpack__48__to__64_1_1arch_acd9850d5e5e3398f21c52614716551e1}


Definition at line {\bf 36} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!word64\+\_\+1\+\_\+valid@{word64\+\_\+1\+\_\+valid}}
\index{word64\+\_\+1\+\_\+valid@{word64\+\_\+1\+\_\+valid}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{word64\+\_\+1\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word64\+\_\+1\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpack__48__to__64_1_1arch_a93c916d3b50e281f76df446a8a7e18d9}


Definition at line {\bf 40} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!word64\+\_\+2@{word64\+\_\+2}}
\index{word64\+\_\+2@{word64\+\_\+2}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{word64\+\_\+2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word64\+\_\+2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpack__48__to__64_1_1arch_a9d220bc976ea50c27804e2d305183c6b}


Definition at line {\bf 37} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!word64\+\_\+2\+\_\+valid@{word64\+\_\+2\+\_\+valid}}
\index{word64\+\_\+2\+\_\+valid@{word64\+\_\+2\+\_\+valid}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{word64\+\_\+2\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word64\+\_\+2\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpack__48__to__64_1_1arch_a8b1d1bcf530ed73414799ad726c96776}


Definition at line {\bf 41} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}!wr\+\_\+cnt@{wr\+\_\+cnt}}
\index{wr\+\_\+cnt@{wr\+\_\+cnt}!pack\+\_\+48\+\_\+to\+\_\+64\+::arch@{pack\+\_\+48\+\_\+to\+\_\+64\+::arch}}
\paragraph[{wr\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpack__48__to__64_1_1arch_ae210ddb2ea4c7747db001754329a24fc}


Definition at line {\bf 47} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/bit\+\_\+pack/synth/{\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}\end{DoxyCompactItemize}
