Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Wed Mar 22 11:11:01 2017
| Host             : SFB520WS02 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.774 |
| Dynamic (W)              | 1.662 |
| Device Static (W)        | 0.111 |
| Total Off-Chip Power (W) | 0.633 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 79.8  |
| Junction Temperature (C) | 30.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.068 |       54 |       --- |             --- |
| Slice Logic              |     0.035 |    42034 |       --- |             --- |
|   LUT as Logic           |     0.028 |    14951 |     63400 |           23.58 |
|   Register               |     0.002 |    17997 |    126800 |           14.19 |
|   LUT as Distributed RAM |     0.002 |      908 |     19000 |            4.78 |
|   CARRY4                 |     0.002 |      901 |     15850 |            5.68 |
|   F7/F8 Muxes            |    <0.001 |      197 |     63400 |            0.31 |
|   LUT as Shift Register  |    <0.001 |      791 |     19000 |            4.16 |
|   Others                 |    <0.001 |     2260 |       --- |             --- |
| Signals                  |     0.043 |    29146 |       --- |             --- |
| Block RAM                |     0.013 |       59 |       135 |           43.70 |
| MMCM                     |     0.219 |        2 |         6 |           33.33 |
| PLL                      |     0.000 |        1 |         6 |           16.67 |
| DSPs                     |     0.008 |       19 |       240 |            7.92 |
| I/O                      |     0.529 |       74 |       210 |           35.24 |
| PHASER                   |     0.110 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.111 |          |           |                 |
| Total                    |     1.141 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.210 |       0.190 |      0.020 |
| Vccaux    |       1.800 |     0.242 |       0.223 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.594 |       0.590 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                                                                               | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_1_0                                                                                                                               | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0                                                                                                                                                                                              |            10.0 |
| clk_out1_design_1_clk_wiz_1_0_1                                                                                                                             | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0                                                                                                                                                                                              |            10.0 |
| clk_out2_design_1_clk_wiz_1_0                                                                                                                               | design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0                                                                                                                                                                                              |             5.0 |
| clk_out2_design_1_clk_wiz_1_0_1                                                                                                                             | design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0                                                                                                                                                                                              |             5.0 |
| clk_out3_design_1_clk_wiz_1_0                                                                                                                               | design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0                                                                                                                                                                                              |            40.0 |
| clk_out3_design_1_clk_wiz_1_0_1                                                                                                                             | design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0                                                                                                                                                                                              |            40.0 |
| clk_out4_design_1_clk_wiz_1_0                                                                                                                               | design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0                                                                                                                                                                                              |            20.0 |
| clk_out4_design_1_clk_wiz_1_0_1                                                                                                                             | design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0                                                                                                                                                                                              |            20.0 |
| clk_pll_i                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                                              |            12.3 |
| clk_pll_i_1                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                                              |            12.3 |
| clkfbout_design_1_clk_wiz_1_0                                                                                                                               | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                                              |            10.0 |
| clkfbout_design_1_clk_wiz_1_0_1                                                                                                                             | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                                              |            10.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                                                                                           | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                             |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                                                                                         | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                                                                                                                                                                                                           |            60.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK                                                                                                                   | design_1_i/mdm_1/U0/I                                                                                                                                                                                                                                |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE                                                                                                                 | design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0                                                                                                                                                                                                               |            33.3 |
| freq_refclk                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| freq_refclk_1                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| iserdes_clkdiv                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_1                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_2                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_3                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.3 |
| mem_refclk                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |             3.1 |
| mem_refclk_1                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |             3.1 |
| oserdes_clk                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.1 |
| oserdes_clk_1                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_2                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clk_3                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clk_4                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.1 |
| oserdes_clk_5                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_6                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clk_7                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clkdiv                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_1                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_2                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_3                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_4                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_5                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_6                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_7                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            12.3 |
| pll_clk3_out                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                                           |            12.3 |
| pll_clk3_out_1                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                                           |            12.3 |
| pll_clkfbout                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| pll_clkfbout_1                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| sync_pulse                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                                             |            49.2 |
| sync_pulse_1                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                                             |            49.2 |
| sys_clk_pin                                                                                                                                                 | sys_clock                                                                                                                                                                                                                                            |            10.0 |
| sys_clock                                                                                                                                                   | sys_clock                                                                                                                                                                                                                                            |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                         | Power (W) |
+----------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                             |     1.030 |
|   dbg_hub                                                                                    |     0.002 |
|     inst                                                                                     |     0.002 |
|       CORE_XSDB.UUT_MASTER                                                                   |     0.002 |
|         U_ICON_INTERFACE                                                                     |     0.002 |
|           U_CMD1                                                                             |    <0.001 |
|           U_CMD2                                                                             |    <0.001 |
|           U_CMD3                                                                             |    <0.001 |
|           U_CMD4                                                                             |    <0.001 |
|           U_CMD5                                                                             |    <0.001 |
|           U_CMD6_RD                                                                          |    <0.001 |
|             U_RD_FIFO                                                                        |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst                                          |    <0.001 |
|                 inst_fifo_gen                                                                |    <0.001 |
|                   gconvfifo.rf                                                               |    <0.001 |
|                     grf.rf                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                             |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                           |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                           |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                           |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                         gr1.rfwft                                                            |    <0.001 |
|                         gras.rsts                                                            |    <0.001 |
|                         rpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                         gwas.wsts                                                            |    <0.001 |
|                         wpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                         gdm.dm                                                               |    <0.001 |
|                           RAM_reg_0_15_0_5                                                   |    <0.001 |
|                           RAM_reg_0_15_12_15                                                 |    <0.001 |
|                           RAM_reg_0_15_6_11                                                  |    <0.001 |
|                       rstblk                                                                 |    <0.001 |
|           U_CMD6_WR                                                                          |    <0.001 |
|             U_WR_FIFO                                                                        |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst                                          |    <0.001 |
|                 inst_fifo_gen                                                                |    <0.001 |
|                   gconvfifo.rf                                                               |    <0.001 |
|                     grf.rf                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                             |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                           |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                           |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                           |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                         gras.rsts                                                            |    <0.001 |
|                         rpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                         gwas.wsts                                                            |    <0.001 |
|                         wpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                         gdm.dm                                                               |    <0.001 |
|                           RAM_reg_0_15_0_5                                                   |    <0.001 |
|                           RAM_reg_0_15_12_15                                                 |    <0.001 |
|                           RAM_reg_0_15_6_11                                                  |    <0.001 |
|                       rstblk                                                                 |    <0.001 |
|           U_CMD7_CTL                                                                         |    <0.001 |
|           U_CMD7_STAT                                                                        |    <0.001 |
|           U_STATIC_STATUS                                                                    |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                            |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                       |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                |    <0.001 |
|           U_RD_ABORT_FLAG                                                                    |    <0.001 |
|           U_RD_REQ_FLAG                                                                      |    <0.001 |
|           U_TIMER                                                                            |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                        |    <0.001 |
|       CORE_XSDB.U_ICON                                                                       |    <0.001 |
|         U_CMD                                                                                |    <0.001 |
|         U_STAT                                                                               |    <0.001 |
|         U_SYNC                                                                               |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                                 |    <0.001 |
|   design_1_i                                                                                 |     0.998 |
|     PmodWIFI_0                                                                               |     0.007 |
|       inst                                                                                   |     0.007 |
|         axi_gpio_cs                                                                          |    <0.001 |
|           U0                                                                                 |    <0.001 |
|             AXI_LITE_IPIF_I                                                                  |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                             |    <0.001 |
|                 I_DECODER                                                                    |    <0.001 |
|             gpio_core_1                                                                      |    <0.001 |
|               Not_Dual.INPUT_DOUBLE_REGS3                                                    |    <0.001 |
|         axi_gpio_wf                                                                          |    <0.001 |
|           U0                                                                                 |    <0.001 |
|             AXI_LITE_IPIF_I                                                                  |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                             |    <0.001 |
|                 I_DECODER                                                                    |    <0.001 |
|             INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                               |    <0.001 |
|             gpio_core_1                                                                      |    <0.001 |
|               Not_Dual.INPUT_DOUBLE_REGS3                                                    |    <0.001 |
|         axi_quad_spi_0                                                                       |     0.003 |
|           U0                                                                                 |     0.003 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                               |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                             |    <0.001 |
|                 I_DECODER                                                                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I             |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I             |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I             |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I             |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I             |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                         |     0.003 |
|               CONTROL_REG_I                                                                  |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                        |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                   |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                   |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                  |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                         |    <0.001 |
|                 USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                               |    <0.001 |
|                   inst_fifo_gen                                                              |    <0.001 |
|                     gconvfifo.rf                                                             |    <0.001 |
|                       grf.rf                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                  |    <0.001 |
|                           gras.rsts                                                          |    <0.001 |
|                           rpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                           gwas.wsts                                                          |    <0.001 |
|                           wpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                      |    <0.001 |
|                             RAM_reg_0_15_0_5                                                 |    <0.001 |
|                             RAM_reg_0_15_6_7                                                 |    <0.001 |
|                         rstblk                                                               |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                               |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                         |    <0.001 |
|                 USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                               |    <0.001 |
|                   inst_fifo_gen                                                              |    <0.001 |
|                     gconvfifo.rf                                                             |    <0.001 |
|                       grf.rf                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                  |    <0.001 |
|                           gras.rsts                                                          |    <0.001 |
|                           rpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                           gwas.wsts                                                          |    <0.001 |
|                           wpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                      |    <0.001 |
|                             RAM_reg_0_15_0_5                                                 |    <0.001 |
|                             RAM_reg_0_15_6_7                                                 |    <0.001 |
|                         rstblk                                                               |    <0.001 |
|               INTERRUPT_CONTROL_I                                                            |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                    |    <0.001 |
|               SOFT_RESET_I                                                                   |    <0.001 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                   |    <0.001 |
|         axi_timer_0                                                                          |     0.003 |
|           U0                                                                                 |     0.003 |
|             AXI4_LITE_I                                                                      |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                             |    <0.001 |
|                 I_DECODER                                                                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|             TC_CORE_I                                                                        |     0.002 |
|               COUNTER_0_I                                                                    |    <0.001 |
|                 COUNTER_I                                                                    |    <0.001 |
|               GEN_SECOND_TIMER.COUNTER_1_I                                                   |     0.001 |
|                 COUNTER_I                                                                    |    <0.001 |
|               READ_MUX_I                                                                     |    <0.001 |
|               TIMER_CONTROL_I                                                                |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                           |    <0.001 |
|         pmod_bridge_0                                                                        |     0.000 |
|           inst                                                                               |     0.000 |
|     axi_uartlite_0                                                                           |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                 |    <0.001 |
|             I_DECODER                                                                        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|         UARTLITE_CORE_I                                                                      |    <0.001 |
|           BAUD_RATE_I                                                                        |    <0.001 |
|           UARTLITE_RX_I                                                                      |    <0.001 |
|             DELAY_16_I                                                                       |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                               |    <0.001 |
|             SRL_FIFO_I                                                                       |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                               |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                      |    <0.001 |
|                 DYNSHREG_F_I                                                                 |    <0.001 |
|           UARTLITE_TX_I                                                                      |    <0.001 |
|             MID_START_BIT_SRL16_I                                                            |    <0.001 |
|             SRL_FIFO_I                                                                       |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                               |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                      |    <0.001 |
|                 DYNSHREG_F_I                                                                 |    <0.001 |
|     clk_wiz_1                                                                                |     0.108 |
|       inst                                                                                   |     0.108 |
|     mdm_1                                                                                    |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         MDM_Core_I1                                                                          |    <0.001 |
|           JTAG_CONTROL_I                                                                     |    <0.001 |
|     microblaze_0                                                                             |     0.027 |
|       U0                                                                                     |     0.027 |
|         MicroBlaze_Core_I                                                                    |     0.027 |
|           Area.Core                                                                          |     0.027 |
|             Byte_Doublet_Handle_I                                                            |    <0.001 |
|               BYTE_0_1_I                                                                     |    <0.001 |
|                 Using_FPGA.Native                                                            |    <0.001 |
|               BYTE_2_3_I                                                                     |    <0.001 |
|                 Using_FPGA.Native                                                            |    <0.001 |
|               LOW_ADDR_OUT_LUT6                                                              |    <0.001 |
|                 Using_FPGA.Native                                                            |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I    |    <0.001 |
|                 GEN4_LOOP[0].BYTESTEER_LUT6                                                  |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 GEN4_LOOP[1].BYTESTEER_LUT6                                                  |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 GEN4_LOOP[2].BYTESTEER_LUT6                                                  |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 GEN4_LOOP[3].BYTESTEER_LUT6                                                  |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 GEN4_LOOP[4].BYTESTEER_LUT6                                                  |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 GEN4_LOOP[5].BYTESTEER_LUT6                                                  |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 GEN4_LOOP[6].BYTESTEER_LUT6                                                  |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 GEN4_LOOP[7].BYTESTEER_LUT6                                                  |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6 |    <0.001 |
|                 Using_FPGA.Native                                                            |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6 |    <0.001 |
|                 Using_FPGA.Native                                                            |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6 |    <0.001 |
|                 Using_FPGA.Native                                                            |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6 |    <0.001 |
|                 Using_FPGA.Native                                                            |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I             |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I            |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I             |    <0.001 |
|               byte_selects_i_INST                                                            |    <0.001 |
|                 Using_FPGA.Native                                                            |    <0.001 |
|               low_addr_i_INST                                                                |    <0.001 |
|                 Using_FPGA.Native                                                            |    <0.001 |
|             Data_Flow_I                                                                      |     0.023 |
|               ALU_I                                                                          |     0.002 |
|                 ALL_Bits[0].ALU_Bit_I1                                                       |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                       |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                      |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                        |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                       |     0.000 |
|                   Last_Bit.Pre_MUXCY_I                                                       |    <0.001 |
|                 ALL_Bits[10].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[11].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[12].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                 ALL_Bits[13].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[14].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[15].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[16].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                 ALL_Bits[17].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[18].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[19].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[1].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[20].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                 ALL_Bits[21].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[22].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[23].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[24].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                 ALL_Bits[25].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[26].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[27].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[28].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                 ALL_Bits[29].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[2].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[30].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[31].ALU_Bit_I1                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[3].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[4].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                 ALL_Bits[5].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[6].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[7].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 ALL_Bits[8].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                 ALL_Bits[9].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 No_Carry_Decoding.CarryIn_MUXCY                                              |    <0.001 |
|                 No_Carry_Decoding.alu_carry_select_LUT                                       |     0.000 |
|               MSR_Reg_I                                                                      |    <0.001 |
|                 MSR_Bits[25].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                   MSR_I                                                                      |    <0.001 |
|                 MSR_Bits[27].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                   MSR_I                                                                      |    <0.001 |
|                 MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                   MSR_I                                                                      |    <0.001 |
|                 MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                   MSR_I                                                                      |    <0.001 |
|                 MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                   MSR_I                                                                      |    <0.001 |
|               Operand_Select_I                                                               |     0.002 |
|                 OpSelect_Bits[0].Operand_Select_Bit_I                                        |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[10].Operand_Select_Bit_I                                       |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[11].Operand_Select_Bit_I                                       |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[12].Operand_Select_Bit_I                                       |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[13].Operand_Select_Bit_I                                       |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[14].Operand_Select_Bit_I                                       |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[15].Operand_Select_Bit_I                                       |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[16].Operand_Select_Bit_I                                       |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[17].Operand_Select_Bit_I                                       |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[18].Operand_Select_Bit_I                                       |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[19].Operand_Select_Bit_I                                       |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[1].Operand_Select_Bit_I                                        |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[20].Operand_Select_Bit_I                                       |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[21].Operand_Select_Bit_I                                       |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[22].Operand_Select_Bit_I                                       |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[23].Operand_Select_Bit_I                                       |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[24].Operand_Select_Bit_I                                       |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[25].Operand_Select_Bit_I                                       |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[26].Operand_Select_Bit_I                                       |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[27].Operand_Select_Bit_I                                       |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[28].Operand_Select_Bit_I                                       |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[29].Operand_Select_Bit_I                                       |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[2].Operand_Select_Bit_I                                        |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[30].Operand_Select_Bit_I                                       |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[31].Operand_Select_Bit_I                                       |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[3].Operand_Select_Bit_I                                        |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[4].Operand_Select_Bit_I                                        |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[5].Operand_Select_Bit_I                                        |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[6].Operand_Select_Bit_I                                        |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[7].Operand_Select_Bit_I                                        |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[8].Operand_Select_Bit_I                                        |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|                 OpSelect_Bits[9].Operand_Select_Bit_I                                        |    <0.001 |
|                   Only_PC.Op1_LUT6                                                           |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   Op1_DFF                                                                    |    <0.001 |
|                   Op1_Reg_DFF                                                                |    <0.001 |
|                   Op2_DFF                                                                    |    <0.001 |
|               PC_Module_I                                                                    |     0.002 |
|                 All_Bits.PC_GEN[0].PC_Bit_I                                                  |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[10].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[11].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |    <0.001 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[12].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[13].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[14].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[15].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |    <0.001 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[16].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[17].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[18].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[19].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |    <0.001 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[1].PC_Bit_I                                                  |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[20].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[21].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[22].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[23].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |    <0.001 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[24].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[25].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[26].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[27].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |    <0.001 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[28].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[29].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |    <0.001 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[2].PC_Bit_I                                                  |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[30].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   Reset_DFF.PC_IF_DFF                                                        |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                 All_Bits.PC_GEN[31].PC_Bit_I                                                 |    <0.001 |
|                   MUXCY_XOR_I                                                                |    <0.001 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   Reset_DFF.PC_IF_DFF                                                        |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                 All_Bits.PC_GEN[3].PC_Bit_I                                                  |    <0.001 |
|                   MUXCY_XOR_I                                                                |    <0.001 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[4].PC_Bit_I                                                  |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[5].PC_Bit_I                                                  |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[6].PC_Bit_I                                                  |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[7].PC_Bit_I                                                  |    <0.001 |
|                   MUXCY_XOR_I                                                                |    <0.001 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[8].PC_Bit_I                                                  |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 All_Bits.PC_GEN[9].PC_Bit_I                                                  |    <0.001 |
|                   MUXCY_XOR_I                                                                |     0.000 |
|                   NewPC_Mux                                                                  |    <0.001 |
|                   PC_EX_DFF                                                                  |    <0.001 |
|                   PC_OF_Buffer                                                               |    <0.001 |
|                   SUM_I                                                                      |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|               Register_File_I                                                                |     0.003 |
|                 Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                               |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                 Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                |    <0.001 |
|                   RegFile_X1                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|                   RegFile_X2                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                        |    <0.001 |
|               Result_Mux_I                                                                   |     0.002 |
|                 Result_Mux_Bits[0].Result_Mux_Bit_I                                          |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[10].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[11].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[12].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[13].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[14].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[15].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[16].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[17].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[18].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[19].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[1].Result_Mux_Bit_I                                          |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[20].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[21].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[22].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[23].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[24].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[25].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[26].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[27].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[28].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[29].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[2].Result_Mux_Bit_I                                          |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[30].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[31].Result_Mux_Bit_I                                         |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[3].Result_Mux_Bit_I                                          |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[4].Result_Mux_Bit_I                                          |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[5].Result_Mux_Bit_I                                          |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[6].Result_Mux_Bit_I                                          |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[7].Result_Mux_Bit_I                                          |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[8].Result_Mux_Bit_I                                          |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|                 Result_Mux_Bits[9].Result_Mux_Bit_I                                          |    <0.001 |
|                   Data_Shift_Mux                                                             |    <0.001 |
|                   EX_Result_DFF                                                              |    <0.001 |
|                   Mul_ALU_Mux                                                                |    <0.001 |
|               Shift_Logic_Module_I                                                           |    <0.001 |
|                 Shift_Logic_Bits[0].Shift_Logic_Bit_I                                        |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[10].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[11].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[12].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[13].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[14].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[15].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[16].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[17].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[18].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[19].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[1].Shift_Logic_Bit_I                                        |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[20].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[21].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[22].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[23].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[24].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[25].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[26].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[27].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[28].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[29].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[2].Shift_Logic_Bit_I                                        |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[30].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[31].Shift_Logic_Bit_I                                       |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[3].Shift_Logic_Bit_I                                        |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[4].Shift_Logic_Bit_I                                        |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[5].Shift_Logic_Bit_I                                        |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[6].Shift_Logic_Bit_I                                        |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[7].Shift_Logic_Bit_I                                        |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[8].Shift_Logic_Bit_I                                        |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|                 Shift_Logic_Bits[9].Shift_Logic_Bit_I                                        |    <0.001 |
|                   Logic_LUT                                                                  |    <0.001 |
|                   Shift_LUT                                                                  |    <0.001 |
|                   Shift_Logic_Mux                                                            |    <0.001 |
|               Using_Barrel_Shifter.barrel_shift_I                                            |    <0.001 |
|                 BS_Rev_Loop[0].I_BS_REV_A_LUT6                                               |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[0].I_BS_REV_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[0].I_BS_SHIFT16_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[10].I_BS_REV_A_LUT6                                              |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[10].I_BS_REV_LUT6                                                |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[10].I_BS_SHIFT16_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[11].I_BS_REV_A_LUT6                                              |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[11].I_BS_REV_LUT6                                                |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[11].I_BS_SHIFT16_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[12].I_BS_REV_A_LUT6                                              |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[12].I_BS_REV_LUT6                                                |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[12].I_BS_SHIFT16_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[13].I_BS_REV_A_LUT6                                              |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[13].I_BS_REV_LUT6                                                |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[13].I_BS_SHIFT16_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[14].I_BS_REV_A_LUT6                                              |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[14].I_BS_REV_LUT6                                                |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[14].I_BS_SHIFT16_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[15].I_BS_REV_A_LUT6                                              |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[15].I_BS_REV_LUT6                                                |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[15].I_BS_SHIFT16_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[1].I_BS_REV_A_LUT6                                               |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[1].I_BS_REV_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[1].I_BS_SHIFT16_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[2].I_BS_REV_A_LUT6                                               |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[2].I_BS_REV_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[2].I_BS_SHIFT16_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[3].I_BS_REV_A_LUT6                                               |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[3].I_BS_REV_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[3].I_BS_SHIFT16_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[4].I_BS_REV_A_LUT6                                               |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[4].I_BS_REV_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[4].I_BS_SHIFT16_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[5].I_BS_REV_A_LUT6                                               |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[5].I_BS_REV_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[5].I_BS_SHIFT16_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[6].I_BS_REV_A_LUT6                                               |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[6].I_BS_REV_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[6].I_BS_SHIFT16_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[7].I_BS_REV_A_LUT6                                               |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[7].I_BS_REV_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[7].I_BS_SHIFT16_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[8].I_BS_REV_A_LUT6                                               |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[8].I_BS_REV_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[8].I_BS_SHIFT16_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[9].I_BS_REV_A_LUT6                                               |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[9].I_BS_REV_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|                 BS_Rev_Loop[9].I_BS_SHIFT16_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                          |    <0.001 |
|               Using_Div_Unit.Div_unit_I1                                                     |    <0.001 |
|                 D_Handle[0].MUXCY_XOR_I                                                      |     0.000 |
|                 D_Handle[10].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[11].MUXCY_XOR_I                                                     |    <0.001 |
|                 D_Handle[12].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[13].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[14].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[15].MUXCY_XOR_I                                                     |    <0.001 |
|                 D_Handle[16].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[17].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[18].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[19].MUXCY_XOR_I                                                     |    <0.001 |
|                 D_Handle[1].MUXCY_XOR_I                                                      |     0.000 |
|                 D_Handle[20].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[21].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[22].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[23].MUXCY_XOR_I                                                     |    <0.001 |
|                 D_Handle[24].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[25].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[26].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[27].MUXCY_XOR_I                                                     |    <0.001 |
|                 D_Handle[28].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[29].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[2].MUXCY_XOR_I                                                      |     0.000 |
|                 D_Handle[30].MUXCY_XOR_I                                                     |     0.000 |
|                 D_Handle[31].MUXCY_XOR_I                                                     |    <0.001 |
|                 D_Handle[3].MUXCY_XOR_I                                                      |    <0.001 |
|                 D_Handle[4].MUXCY_XOR_I                                                      |     0.000 |
|                 D_Handle[5].MUXCY_XOR_I                                                      |     0.000 |
|                 D_Handle[6].MUXCY_XOR_I                                                      |     0.000 |
|                 D_Handle[7].MUXCY_XOR_I                                                      |    <0.001 |
|                 D_Handle[8].MUXCY_XOR_I                                                      |     0.000 |
|                 D_Handle[9].MUXCY_XOR_I                                                      |     0.000 |
|                 Diff_AddSub[0].MUXCY_XOR_I                                                   |    <0.001 |
|                 Diff_AddSub[10].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[11].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[12].MUXCY_XOR_I                                                  |    <0.001 |
|                 Diff_AddSub[13].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[14].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[15].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[16].MUXCY_XOR_I                                                  |    <0.001 |
|                 Diff_AddSub[17].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[18].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[19].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[1].MUXCY_XOR_I                                                   |     0.000 |
|                 Diff_AddSub[20].MUXCY_XOR_I                                                  |    <0.001 |
|                 Diff_AddSub[21].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[22].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[23].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[24].MUXCY_XOR_I                                                  |    <0.001 |
|                 Diff_AddSub[25].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[26].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[27].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[28].MUXCY_XOR_I                                                  |    <0.001 |
|                 Diff_AddSub[29].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[2].MUXCY_XOR_I                                                   |     0.000 |
|                 Diff_AddSub[30].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[31].MUXCY_XOR_I                                                  |     0.000 |
|                 Diff_AddSub[32].MUXCY_XOR_I                                                  |    <0.001 |
|                 Diff_AddSub[3].MUXCY_XOR_I                                                   |     0.000 |
|                 Diff_AddSub[4].MUXCY_XOR_I                                                   |    <0.001 |
|                 Diff_AddSub[5].MUXCY_XOR_I                                                   |     0.000 |
|                 Diff_AddSub[6].MUXCY_XOR_I                                                   |     0.000 |
|                 Diff_AddSub[7].MUXCY_XOR_I                                                   |     0.000 |
|                 Diff_AddSub[8].MUXCY_XOR_I                                                   |    <0.001 |
|                 Diff_AddSub[9].MUXCY_XOR_I                                                   |     0.000 |
|                 New_Q_Handle[0].MUXCY_XOR_I                                                  |    <0.001 |
|                 New_Q_Handle[0].New_Q_LUT4                                                   |    <0.001 |
|                 New_Q_Handle[10].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[10].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[11].MUXCY_XOR_I                                                 |    <0.001 |
|                 New_Q_Handle[11].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[12].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[12].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[13].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[13].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[14].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[14].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[15].MUXCY_XOR_I                                                 |    <0.001 |
|                 New_Q_Handle[15].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[16].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[16].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[17].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[17].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[18].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[18].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[19].MUXCY_XOR_I                                                 |    <0.001 |
|                 New_Q_Handle[19].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[1].MUXCY_XOR_I                                                  |     0.000 |
|                 New_Q_Handle[1].New_Q_LUT4                                                   |    <0.001 |
|                 New_Q_Handle[20].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[20].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[21].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[21].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[22].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[22].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[23].MUXCY_XOR_I                                                 |    <0.001 |
|                 New_Q_Handle[23].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[24].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[24].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[25].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[25].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[26].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[26].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[27].MUXCY_XOR_I                                                 |    <0.001 |
|                 New_Q_Handle[27].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[28].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[28].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[29].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[29].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[2].MUXCY_XOR_I                                                  |     0.000 |
|                 New_Q_Handle[2].New_Q_LUT4                                                   |    <0.001 |
|                 New_Q_Handle[30].MUXCY_XOR_I                                                 |     0.000 |
|                 New_Q_Handle[30].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[31].MUXCY_XOR_I                                                 |    <0.001 |
|                 New_Q_Handle[31].New_Q_LUT4                                                  |    <0.001 |
|                 New_Q_Handle[3].MUXCY_XOR_I                                                  |    <0.001 |
|                 New_Q_Handle[3].New_Q_LUT4                                                   |    <0.001 |
|                 New_Q_Handle[4].MUXCY_XOR_I                                                  |     0.000 |
|                 New_Q_Handle[4].New_Q_LUT4                                                   |    <0.001 |
|                 New_Q_Handle[5].MUXCY_XOR_I                                                  |     0.000 |
|                 New_Q_Handle[5].New_Q_LUT4                                                   |    <0.001 |
|                 New_Q_Handle[6].MUXCY_XOR_I                                                  |     0.000 |
|                 New_Q_Handle[6].New_Q_LUT4                                                   |    <0.001 |
|                 New_Q_Handle[7].MUXCY_XOR_I                                                  |    <0.001 |
|                 New_Q_Handle[7].New_Q_LUT4                                                   |    <0.001 |
|                 New_Q_Handle[8].MUXCY_XOR_I                                                  |     0.000 |
|                 New_Q_Handle[8].New_Q_LUT4                                                   |    <0.001 |
|                 New_Q_Handle[9].MUXCY_XOR_I                                                  |     0.000 |
|                 New_Q_Handle[9].New_Q_LUT4                                                   |    <0.001 |
|                 Start_Div_SRL16E_1                                                           |    <0.001 |
|                 Start_Div_SRL16E_2                                                           |    <0.001 |
|               Using_FPU.FPU_I                                                                |     0.009 |
|                 Use_FPU.FPU_ADDSUB_I                                                         |     0.004 |
|                 Use_FPU.FPU_DIV_I                                                            |    <0.001 |
|                 Use_FPU.FPU_MUL_I                                                            |     0.002 |
|                   Use_DSP48E1.dsp_module_lower                                               |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                 |    <0.001 |
|                   Use_DSP48E1.dsp_module_upper                                               |     0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                 |     0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].AddSub_MULT_AND            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT                  |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].MUXCY_XOR_I                |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].MUXCY_XOR_I                 |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].AddSub_MULT_AND             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].MUXCY_XOR_I                 |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].AddSub_MULT_AND             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].MUXCY_XOR_I                 |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].AddSub_MULT_AND             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].MUXCY_XOR_I                 |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].AddSub_MULT_AND             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].MUXCY_XOR_I                 |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].AddSub_MULT_AND             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].MUXCY_XOR_I                 |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].AddSub_MULT_AND             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].MUXCY_XOR_I                 |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].AddSub_MULT_AND             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].MUXCY_XOR_I                 |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].AddSub_MULT_AND             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT                   |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].MUXCY_XOR_I                 |     0.000 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[1].mem_fpu_norm_delay_Inst                     |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[2].mem_fpu_norm_delay_Inst                     |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst                     |    <0.001 |
|                 Use_FPU.Using_FPGA_3.first_mem_fpu_norm_delay_Inst                           |    <0.001 |
|                 Use_FPU.ex_Exp_Equal_2                                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                |     0.000 |
|                     MUXCY_I                                                                  |     0.000 |
|                   The_Compare[1].carry_and_I1                                                |     0.000 |
|                     MUXCY_I                                                                  |     0.000 |
|                   The_Compare[2].carry_and_I1                                                |    <0.001 |
|                     MUXCY_I                                                                  |    <0.001 |
|                 Use_FPU.ex_Exp_Mant_Equal_2                                                  |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                |     0.000 |
|                     MUXCY_I                                                                  |     0.000 |
|                   The_Compare[1].carry_and_I1                                                |     0.000 |
|                     MUXCY_I                                                                  |     0.000 |
|                   The_Compare[2].carry_and_I1                                                |    <0.001 |
|                     MUXCY_I                                                                  |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                |     0.000 |
|                     MUXCY_I                                                                  |     0.000 |
|                   The_Compare[4].carry_and_I1                                                |     0.000 |
|                     MUXCY_I                                                                  |     0.000 |
|                   The_Compare[5].carry_and_I1                                                |     0.000 |
|                     MUXCY_I                                                                  |     0.000 |
|                   The_Compare[6].carry_and_I1                                                |    <0.001 |
|                     MUXCY_I                                                                  |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                |     0.000 |
|                     MUXCY_I                                                                  |     0.000 |
|                 Use_FPU.ex_MantA_Zero_2                                                      |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                |    <0.001 |
|                     MUXCY_I                                                                  |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                |    <0.001 |
|                     MUXCY_I                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                |     0.000 |
|                     MUXCY_I                                                                  |     0.000 |
|                   The_Compare[3].carry_and_I1                                                |     0.000 |
|                     MUXCY_I                                                                  |     0.000 |
|                   The_Compare[4].carry_and_I1                                                |     0.000 |
|                     MUXCY_I                                                                  |     0.000 |
|                   The_Compare[5].carry_and_I1                                                |    <0.001 |
|                     MUXCY_I                                                                  |    <0.001 |
|                 Use_FPU.ex_MantB_Zero_2                                                      |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                |    <0.001 |
|                     MUXCY_I                                                                  |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                |    <0.001 |
|                     MUXCY_I                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                |     0.000 |
|                     MUXCY_I                                                                  |     0.000 |
|                   The_Compare[3].carry_and_I1                                                |     0.000 |
|                     MUXCY_I                                                                  |     0.000 |
|                   The_Compare[4].carry_and_I1                                                |     0.000 |
|                     MUXCY_I                                                                  |     0.000 |
|                   The_Compare[5].carry_and_I1                                                |    <0.001 |
|                     MUXCY_I                                                                  |    <0.001 |
|               Zero_Detect_I                                                                  |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                     |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                      |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                      |    <0.001 |
|                 Zero_Detecting[5].I_Part_Of_Zero_Detect                                      |     0.000 |
|               mul_unit_I                                                                     |     0.003 |
|                 Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                  |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                   |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                  |     0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                   |     0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                           |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                   |    <0.001 |
|             Decode_I                                                                         |    <0.001 |
|               PreFetch_Buffer_I                                                              |    <0.001 |
|                 Buffer_DFFs[1].FDS_I                                                         |    <0.001 |
|                 Buffer_DFFs[1].MUXCY_XOR_I                                                   |     0.000 |
|                 Buffer_DFFs[2].FDS_I                                                         |    <0.001 |
|                 Buffer_DFFs[2].MUXCY_XOR_I                                                   |     0.000 |
|                 Buffer_DFFs[3].FDS_I                                                         |    <0.001 |
|                 Buffer_DFFs[3].MUXCY_XOR_I                                                   |     0.000 |
|                 PreFetch_Buffers[0].SRL16E_I                                                 |    <0.001 |
|                 PreFetch_Buffers[10].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[11].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[12].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[13].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[14].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[15].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[16].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[17].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[18].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[19].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[1].SRL16E_I                                                 |    <0.001 |
|                 PreFetch_Buffers[20].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[21].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[22].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[23].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[24].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[25].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[26].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[27].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[28].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[29].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[2].SRL16E_I                                                 |    <0.001 |
|                 PreFetch_Buffers[30].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[31].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[32].SRL16E_I                                                |    <0.001 |
|                 PreFetch_Buffers[3].SRL16E_I                                                 |    <0.001 |
|                 PreFetch_Buffers[4].SRL16E_I                                                 |    <0.001 |
|                 PreFetch_Buffers[5].SRL16E_I                                                 |    <0.001 |
|                 PreFetch_Buffers[6].SRL16E_I                                                 |    <0.001 |
|                 PreFetch_Buffers[7].SRL16E_I                                                 |    <0.001 |
|                 PreFetch_Buffers[8].SRL16E_I                                                 |    <0.001 |
|                 PreFetch_Buffers[9].SRL16E_I                                                 |    <0.001 |
|                 of_valid_FDR_I                                                               |    <0.001 |
|               Using_FPGA.ALU_Carry_FDRE                                                      |    <0.001 |
|               Using_FPGA.ALU_Carry_MUXCY                                                     |    <0.001 |
|               Using_FPGA.ALU_OP0_FDRE                                                        |    <0.001 |
|               Using_FPGA.ALU_OP1_FDRE                                                        |    <0.001 |
|               Using_FPGA.Correct_Carry_MUXCY                                                 |    <0.001 |
|               Using_FPGA.Force1_FDRE                                                         |    <0.001 |
|               Using_FPGA.Force2_FDRE                                                         |    <0.001 |
|               Using_FPGA.Force_Val1_FDRE                                                     |    <0.001 |
|               Using_FPGA.Force_Val2_FDRSE                                                    |    <0.001 |
|               Using_FPGA.I_correct_Carry_Select                                              |     0.000 |
|               Using_FPGA.Intr_Carry_MUXCY                                                    |     0.000 |
|               Using_FPGA.MULT_AND_I                                                          |    <0.001 |
|               Using_FPGA.MUXCY_JUMP_CARRY                                                    |     0.000 |
|               Using_FPGA.MUXCY_JUMP_CARRY2                                                   |    <0.001 |
|               Using_FPGA.MUXCY_JUMP_CARRY3                                                   |    <0.001 |
|               Using_FPGA.New_Carry_MUXCY                                                     |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_1                                             |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_2                                             |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_3                                             |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_4                                             |    <0.001 |
|               Using_FPGA.Reg_Test_Equal_FDSE                                                 |    <0.001 |
|               Using_FPGA.Reg_Test_Equal_N_FDRE                                               |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT1                                                   |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT2                                                   |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT3                                                   |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT4                                                   |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT1                                                   |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT2                                                   |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT3                                                   |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT4                                                   |    <0.001 |
|               Using_FPGA.Use_Reg_Neg_DI_FDRE                                                 |    <0.001 |
|               Using_FPGA.Use_Reg_Neg_S_FDRE                                                  |    <0.001 |
|               Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1                             |    <0.001 |
|               Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1                              |    <0.001 |
|               Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2                              |     0.000 |
|               Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3                              |    <0.001 |
|               Using_FPGA.Using_Breakable_Pipe.Using_ExtraOpSel1.OpSel1_SPR_MUXCY_2           |     0.000 |
|               Using_FPGA.clean_iReady_MuxCY                                                  |    <0.001 |
|               Using_FPGA.force_di1_LUT3                                                      |    <0.001 |
|               Using_FPGA.force_di2_LUT4                                                      |    <0.001 |
|               Using_FPGA.force_jump1_LUT3                                                    |    <0.001 |
|               Using_FPGA.force_jump2_LUT4                                                    |    <0.001 |
|               Using_FPGA.iFetch_MuxCY_1                                                      |     0.000 |
|               Using_FPGA.iFetch_MuxCY_2                                                      |    <0.001 |
|               Using_FPGA.iFetch_MuxCY_3                                                      |    <0.001 |
|               Using_FPGA.of_PipeRun_MuxCY_1                                                  |    <0.001 |
|               Using_FPGA.of_PipeRun_Select_LUT5                                              |    <0.001 |
|               Using_FPGA.of_PipeRun_without_dready_LUT5                                      |    <0.001 |
|               write_Reg_I_LUT                                                                |    <0.001 |
|             Implement_Debug_Logic.Master_Core.Debug_Area                                     |     0.001 |
|               Area_Debug_Control.Dbg_Inhibit_EX_FDRSE                                        |    <0.001 |
|               Area_Debug_Control.Stop_CPU_FDRSE                                              |    <0.001 |
|               Area_Debug_Control.Stop_Instr_Fetch_FDRSE                                      |    <0.001 |
|               SRL16E_1                                                                       |    <0.001 |
|               SRL16E_2                                                                       |    <0.001 |
|               SRL16E_3                                                                       |    <0.001 |
|               SRL16E_4                                                                       |    <0.001 |
|               SRL16E_7                                                                       |    <0.001 |
|               SRL16E_8                                                                       |    <0.001 |
|               The_Cache_Addresses[1].SRL16E_Cache_I                                          |    <0.001 |
|               The_Cache_Addresses[2].SRL16E_Cache_I                                          |    <0.001 |
|               The_Cache_Addresses[3].SRL16E_Cache_I                                          |    <0.001 |
|               The_Cache_Addresses[4].SRL16E_Cache_I                                          |    <0.001 |
|               The_Cache_Addresses[5].SRL16E_Cache_I                                          |    <0.001 |
|               The_Cache_Addresses[6].SRL16E_Cache_I                                          |    <0.001 |
|               The_Cache_Addresses[7].SRL16E_Cache_I                                          |    <0.001 |
|               The_Cache_Addresses[8].SRL16E_Cache_I                                          |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                              |    <0.001 |
|                 Compare[0].MUXCY_I                                                           |    <0.001 |
|                 Compare[0].SRLC16E_I                                                         |    <0.001 |
|                 Compare[1].MUXCY_I                                                           |     0.000 |
|                 Compare[1].SRLC16E_I                                                         |    <0.001 |
|                 Compare[2].MUXCY_I                                                           |     0.000 |
|                 Compare[2].SRLC16E_I                                                         |    <0.001 |
|                 Compare[3].MUXCY_I                                                           |     0.000 |
|                 Compare[3].SRLC16E_I                                                         |    <0.001 |
|                 Compare[4].MUXCY_I                                                           |    <0.001 |
|                 Compare[4].SRLC16E_I                                                         |    <0.001 |
|                 Compare[5].MUXCY_I                                                           |     0.000 |
|                 Compare[5].SRLC16E_I                                                         |    <0.001 |
|                 Compare[6].MUXCY_I                                                           |     0.000 |
|                 Compare[6].SRLC16E_I                                                         |    <0.001 |
|                 Compare[7].MUXCY_I                                                           |     0.000 |
|                 Compare[7].SRLC16E_I                                                         |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                             |    <0.001 |
|               sync_dbg_brk_hit                                                               |    <0.001 |
|               sync_dbg_hit                                                                   |    <0.001 |
|                 sync_bits[0].sync_bit                                                        |    <0.001 |
|               sync_running_clock                                                             |    <0.001 |
|               sync_sample                                                                    |    <0.001 |
|                 sync_bits[0].sync_bit                                                        |    <0.001 |
|                 sync_bits[1].sync_bit                                                        |    <0.001 |
|                 sync_bits[2].sync_bit                                                        |    <0.001 |
|                 sync_bits[3].sync_bit                                                        |    <0.001 |
|                 sync_bits[4].sync_bit                                                        |    <0.001 |
|                 sync_bits[5].sync_bit                                                        |    <0.001 |
|                 sync_bits[6].sync_bit                                                        |    <0.001 |
|                 sync_bits[8].sync_bit                                                        |     0.000 |
|               sync_sleep                                                                     |    <0.001 |
|               sync_stop_CPU                                                                  |    <0.001 |
|               sync_trig_out_0                                                                |    <0.001 |
|             Using_Ext_Databus.DAXI_Interface_I1                                              |    <0.001 |
|             Using_I_AXI.IAXI_Interface_I1                                                    |    <0.001 |
|           Reset_DFF                                                                          |    <0.001 |
|           Using_Streaming.Streaming_AXI_I                                                    |    <0.001 |
|     microblaze_0_axi_intc                                                                    |     0.002 |
|       U0                                                                                     |     0.002 |
|         AXI_LITE_IPIF_I                                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                 |    <0.001 |
|             I_DECODER                                                                        |    <0.001 |
|         INTC_CORE_I                                                                          |     0.001 |
|           IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                         |    <0.001 |
|             ram_reg_0_15_0_0                                                                 |    <0.001 |
|             ram_reg_0_15_10_10                                                               |    <0.001 |
|             ram_reg_0_15_11_11                                                               |    <0.001 |
|             ram_reg_0_15_12_12                                                               |    <0.001 |
|             ram_reg_0_15_13_13                                                               |    <0.001 |
|             ram_reg_0_15_14_14                                                               |    <0.001 |
|             ram_reg_0_15_15_15                                                               |    <0.001 |
|             ram_reg_0_15_16_16                                                               |    <0.001 |
|             ram_reg_0_15_17_17                                                               |    <0.001 |
|             ram_reg_0_15_18_18                                                               |    <0.001 |
|             ram_reg_0_15_19_19                                                               |    <0.001 |
|             ram_reg_0_15_1_1                                                                 |    <0.001 |
|             ram_reg_0_15_20_20                                                               |    <0.001 |
|             ram_reg_0_15_21_21                                                               |    <0.001 |
|             ram_reg_0_15_22_22                                                               |    <0.001 |
|             ram_reg_0_15_23_23                                                               |    <0.001 |
|             ram_reg_0_15_24_24                                                               |    <0.001 |
|             ram_reg_0_15_25_25                                                               |    <0.001 |
|             ram_reg_0_15_26_26                                                               |    <0.001 |
|             ram_reg_0_15_27_27                                                               |    <0.001 |
|             ram_reg_0_15_28_28                                                               |    <0.001 |
|             ram_reg_0_15_29_29                                                               |    <0.001 |
|             ram_reg_0_15_2_2                                                                 |    <0.001 |
|             ram_reg_0_15_30_30                                                               |    <0.001 |
|             ram_reg_0_15_31_31                                                               |    <0.001 |
|             ram_reg_0_15_3_3                                                                 |    <0.001 |
|             ram_reg_0_15_4_4                                                                 |    <0.001 |
|             ram_reg_0_15_5_5                                                                 |    <0.001 |
|             ram_reg_0_15_6_6                                                                 |    <0.001 |
|             ram_reg_0_15_7_7                                                                 |    <0.001 |
|             ram_reg_0_15_8_8                                                                 |    <0.001 |
|             ram_reg_0_15_9_9                                                                 |    <0.001 |
|     microblaze_0_axi_periph                                                                  |     0.009 |
|       m00_couplers                                                                           |    <0.001 |
|         auto_ds                                                                              |    <0.001 |
|           inst                                                                               |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                             |    <0.001 |
|       m01_couplers                                                                           |    <0.001 |
|         auto_ds                                                                              |    <0.001 |
|           inst                                                                               |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                             |    <0.001 |
|       m02_couplers                                                                           |    <0.001 |
|         auto_ds                                                                              |    <0.001 |
|           inst                                                                               |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                             |    <0.001 |
|       m03_couplers                                                                           |    <0.001 |
|         auto_ds                                                                              |    <0.001 |
|           inst                                                                               |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                             |    <0.001 |
|       m04_couplers                                                                           |    <0.001 |
|         auto_ds                                                                              |    <0.001 |
|           inst                                                                               |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                             |    <0.001 |
|       m05_couplers                                                                           |    <0.001 |
|         auto_ds                                                                              |    <0.001 |
|           inst                                                                               |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                             |    <0.001 |
|       m06_couplers                                                                           |     0.006 |
|         auto_cc                                                                              |     0.006 |
|           inst                                                                               |     0.006 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                      |     0.006 |
|               inst_fifo_gen                                                                  |     0.006 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                      |     0.001 |
|                   grf.rf                                                                     |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                             |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                             |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                             |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                             |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                             |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                     |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                    |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                      |     0.001 |
|                   grf.rf                                                                     |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                             |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                             |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                             |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                             |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                             |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                     |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_36_41                                                   |    <0.001 |
|                         RAM_reg_0_15_42_47                                                   |    <0.001 |
|                         RAM_reg_0_15_48_53                                                   |    <0.001 |
|                         RAM_reg_0_15_54_59                                                   |    <0.001 |
|                         RAM_reg_0_15_60_65                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                    |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                     |     0.001 |
|                   grf.rf                                                                     |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                             |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                             |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                             |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                             |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                             |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                     |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                    |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                     |     0.002 |
|                   grf.rf                                                                     |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                             |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                             |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                             |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                             |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                             |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |     0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                     |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_36_41                                                   |    <0.001 |
|                         RAM_reg_0_15_42_47                                                   |    <0.001 |
|                         RAM_reg_0_15_48_53                                                   |    <0.001 |
|                         RAM_reg_0_15_54_59                                                   |    <0.001 |
|                         RAM_reg_0_15_60_65                                                   |    <0.001 |
|                         RAM_reg_0_15_66_71                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                    |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                     |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                             |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                             |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                             |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                             |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                             |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|         auto_pc                                                                              |     0.000 |
|       s00_couplers                                                                           |    <0.001 |
|         auto_us                                                                              |    <0.001 |
|           inst                                                                               |    <0.001 |
|             gen_upsizer.gen_lite_upsizer.lite_upsizer_inst                                   |    <0.001 |
|       s01_couplers                                                                           |    <0.001 |
|         auto_us                                                                              |    <0.001 |
|           inst                                                                               |    <0.001 |
|             gen_upsizer.gen_lite_upsizer.lite_upsizer_inst                                   |    <0.001 |
|       xbar                                                                                   |     0.002 |
|         inst                                                                                 |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                           |     0.002 |
|             addr_arbiter_inst                                                                |     0.001 |
|             gen_decerr.decerr_slave_inst                                                     |    <0.001 |
|             reg_slice_r                                                                      |    <0.001 |
|             splitter_ar                                                                      |    <0.001 |
|             splitter_aw                                                                      |    <0.001 |
|     microblaze_0_local_memory                                                                |    <0.001 |
|       dlmb_bram_if_cntlr                                                                     |    <0.001 |
|         U0                                                                                   |    <0.001 |
|       dlmb_v10                                                                               |     0.000 |
|         U0                                                                                   |     0.000 |
|       ilmb_bram_if_cntlr                                                                     |    <0.001 |
|         U0                                                                                   |    <0.001 |
|       ilmb_v10                                                                               |     0.000 |
|         U0                                                                                   |     0.000 |
|       lmb_bram                                                                               |    <0.001 |
|         U0                                                                                   |    <0.001 |
|           inst_blk_mem_gen                                                                   |    <0.001 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                            |    <0.001 |
|               valid.cstr                                                                     |    <0.001 |
|                 ramloop[0].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|                 ramloop[10].ram.r                                                            |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|                 ramloop[11].ram.r                                                            |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|                 ramloop[12].ram.r                                                            |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|                 ramloop[13].ram.r                                                            |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|                 ramloop[14].ram.r                                                            |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|                 ramloop[15].ram.r                                                            |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|                 ramloop[1].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|                 ramloop[2].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|                 ramloop[3].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|                 ramloop[4].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|                 ramloop[5].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|                 ramloop[6].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|                 ramloop[7].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|                 ramloop[8].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|                 ramloop[9].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                            |    <0.001 |
|     microblaze_0_xlconcat                                                                    |     0.000 |
|     mig_7series_0                                                                            |     0.793 |
|       u_design_1_mig_7series_0_0_mig                                                         |     0.793 |
|         temp_mon_enabled.u_tempmon                                                           |     0.006 |
|         u_ddr2_clk_ibuf                                                                      |     0.000 |
|         u_ddr2_infrastructure                                                                |     0.113 |
|         u_iodelay_ctrl                                                                       |    <0.001 |
|         u_memc_ui_top_axi                                                                    |     0.673 |
|           mem_intfc0                                                                         |     0.660 |
|             ddr_phy_top0                                                                     |     0.656 |
|               u_ddr_calib_top                                                                |     0.015 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                            |     0.004 |
|                 ddr_phy_tempmon_0                                                            |     0.003 |
|                 dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                |    <0.001 |
|                 mb_wrlvl_off.u_phy_wrlvl_off_delay                                           |    <0.001 |
|                 u_ddr_phy_init                                                               |     0.004 |
|                 u_ddr_phy_wrcal                                                              |     0.002 |
|               u_ddr_mc_phy_wrapper                                                           |     0.641 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                   |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                  |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                  |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                  |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                  |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                  |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                  |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                   |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                   |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                   |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                   |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                   |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                   |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                   |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                   |     0.012 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                   |     0.012 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs       |     0.028 |
|                   IBUFDS                                                                     |     0.017 |
|                   OBUFTDS                                                                    |     0.010 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs       |     0.028 |
|                   IBUFDS                                                                     |     0.017 |
|                   OBUFTDS                                                                    |     0.010 |
|                 u_ddr_mc_phy                                                                 |     0.212 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                          |     0.212 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                          |     0.051 |
|                       ddr_byte_group_io                                                      |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                          |    <0.001 |
|                         mem_reg_0_3_12_17                                                    |    <0.001 |
|                         mem_reg_0_3_24_29                                                    |    <0.001 |
|                         mem_reg_0_3_30_35                                                    |    <0.001 |
|                         mem_reg_0_3_36_41                                                    |    <0.001 |
|                         mem_reg_0_3_42_47                                                    |    <0.001 |
|                         mem_reg_0_3_48_53                                                    |    <0.001 |
|                         mem_reg_0_3_54_59                                                    |    <0.001 |
|                         mem_reg_0_3_60_65                                                    |    <0.001 |
|                         mem_reg_0_3_66_71                                                    |    <0.001 |
|                         mem_reg_0_3_6_11                                                     |    <0.001 |
|                         mem_reg_0_3_72_77                                                    |    <0.001 |
|                         mem_reg_0_3_78_79                                                    |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                      |    <0.001 |
|                         mem_reg_0_15_0_5                                                     |    <0.001 |
|                         mem_reg_0_15_12_17                                                   |    <0.001 |
|                         mem_reg_0_15_18_23                                                   |    <0.001 |
|                         mem_reg_0_15_24_29                                                   |    <0.001 |
|                         mem_reg_0_15_30_35                                                   |    <0.001 |
|                         mem_reg_0_15_36_41                                                   |    <0.001 |
|                         mem_reg_0_15_42_47                                                   |    <0.001 |
|                         mem_reg_0_15_48_53                                                   |    <0.001 |
|                         mem_reg_0_15_54_59                                                   |    <0.001 |
|                         mem_reg_0_15_60_65                                                   |    <0.001 |
|                         mem_reg_0_15_66_71                                                   |    <0.001 |
|                         mem_reg_0_15_6_11                                                    |    <0.001 |
|                         mem_reg_0_15_72_77                                                   |    <0.001 |
|                         mem_reg_0_15_78_79                                                   |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                          |     0.016 |
|                       ddr_byte_group_io                                                      |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                      |    <0.001 |
|                         mem_reg_0_15_0_5                                                     |    <0.001 |
|                         mem_reg_0_15_12_17                                                   |    <0.001 |
|                         mem_reg_0_15_18_23                                                   |    <0.001 |
|                         mem_reg_0_15_24_29                                                   |    <0.001 |
|                         mem_reg_0_15_30_35                                                   |    <0.001 |
|                         mem_reg_0_15_36_41                                                   |    <0.001 |
|                         mem_reg_0_15_42_47                                                   |    <0.001 |
|                         mem_reg_0_15_48_53                                                   |    <0.001 |
|                         mem_reg_0_15_54_59                                                   |    <0.001 |
|                         mem_reg_0_15_60_65                                                   |    <0.001 |
|                         mem_reg_0_15_66_71                                                   |    <0.001 |
|                         mem_reg_0_15_6_11                                                    |    <0.001 |
|                         mem_reg_0_15_72_77                                                   |    <0.001 |
|                         mem_reg_0_15_78_79                                                   |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                          |     0.051 |
|                       ddr_byte_group_io                                                      |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                          |    <0.001 |
|                         mem_reg_0_3_0_5                                                      |    <0.001 |
|                         mem_reg_0_3_12_17                                                    |    <0.001 |
|                         mem_reg_0_3_18_23                                                    |    <0.001 |
|                         mem_reg_0_3_30_35                                                    |    <0.001 |
|                         mem_reg_0_3_36_41                                                    |    <0.001 |
|                         mem_reg_0_3_42_47                                                    |    <0.001 |
|                         mem_reg_0_3_48_53                                                    |    <0.001 |
|                         mem_reg_0_3_54_59                                                    |    <0.001 |
|                         mem_reg_0_3_60_65                                                    |    <0.001 |
|                         mem_reg_0_3_66_71                                                    |    <0.001 |
|                         mem_reg_0_3_6_11                                                     |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                      |    <0.001 |
|                         mem_reg_0_15_0_5                                                     |    <0.001 |
|                         mem_reg_0_15_12_17                                                   |    <0.001 |
|                         mem_reg_0_15_18_23                                                   |    <0.001 |
|                         mem_reg_0_15_24_29                                                   |    <0.001 |
|                         mem_reg_0_15_30_35                                                   |    <0.001 |
|                         mem_reg_0_15_36_41                                                   |    <0.001 |
|                         mem_reg_0_15_42_47                                                   |    <0.001 |
|                         mem_reg_0_15_48_53                                                   |    <0.001 |
|                         mem_reg_0_15_54_59                                                   |    <0.001 |
|                         mem_reg_0_15_60_65                                                   |    <0.001 |
|                         mem_reg_0_15_66_71                                                   |    <0.001 |
|                         mem_reg_0_15_6_11                                                    |    <0.001 |
|                         mem_reg_0_15_72_77                                                   |    <0.001 |
|                         mem_reg_0_15_78_79                                                   |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                          |     0.050 |
|                       ddr_byte_group_io                                                      |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                              |     0.034 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                      |    <0.001 |
|                         mem_reg_0_15_12_17                                                   |    <0.001 |
|                         mem_reg_0_15_18_23                                                   |    <0.001 |
|                         mem_reg_0_15_24_29                                                   |    <0.001 |
|                         mem_reg_0_15_30_35                                                   |    <0.001 |
|                         mem_reg_0_15_36_41                                                   |    <0.001 |
|                         mem_reg_0_15_42_47                                                   |    <0.001 |
|                         mem_reg_0_15_48_53                                                   |    <0.001 |
|                         mem_reg_0_15_54_59                                                   |    <0.001 |
|                         mem_reg_0_15_60_65                                                   |    <0.001 |
|                         mem_reg_0_15_66_71                                                   |    <0.001 |
|                         mem_reg_0_15_6_11                                                    |    <0.001 |
|                         mem_reg_0_15_72_77                                                   |    <0.001 |
|             mc0                                                                              |     0.004 |
|               bank_mach0                                                                     |     0.002 |
|                 arb_mux0                                                                     |    <0.001 |
|                   arb_row_col0                                                               |    <0.001 |
|                     col_arb0                                                                 |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                  |    <0.001 |
|                     row_arb0                                                                 |    <0.001 |
|                   arb_select0                                                                |    <0.001 |
|                 bank_cntrl[0].bank0                                                          |    <0.001 |
|                   bank_compare0                                                              |    <0.001 |
|                   bank_queue0                                                                |    <0.001 |
|                   bank_state0                                                                |    <0.001 |
|                 bank_cntrl[1].bank0                                                          |    <0.001 |
|                   bank_compare0                                                              |    <0.001 |
|                   bank_queue0                                                                |    <0.001 |
|                   bank_state0                                                                |    <0.001 |
|                 bank_cntrl[2].bank0                                                          |    <0.001 |
|                   bank_compare0                                                              |    <0.001 |
|                   bank_queue0                                                                |    <0.001 |
|                   bank_state0                                                                |    <0.001 |
|                 bank_cntrl[3].bank0                                                          |    <0.001 |
|                   bank_compare0                                                              |    <0.001 |
|                   bank_queue0                                                                |    <0.001 |
|                   bank_state0                                                                |    <0.001 |
|                 bank_common0                                                                 |    <0.001 |
|               col_mach0                                                                      |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                |    <0.001 |
|               rank_mach0                                                                     |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                    |    <0.001 |
|                 rank_common0                                                                 |    <0.001 |
|           u_axi_mc                                                                           |     0.008 |
|             USE_UPSIZER.upsizer_d2                                                           |     0.004 |
|               USE_READ.read_addr_inst                                                        |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                         |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                        |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                   |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                   |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                               |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                               |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                               |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                      |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                        |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                        |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                        |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                        |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                            |     0.000 |
|               USE_READ.read_data_inst                                                        |    <0.001 |
|                 USE_FPGA_CTRL.cmd_ready_inst                                                 |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                            |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                         |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                  |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                  |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                                  |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                  |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                  |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                            |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                  |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                  |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                  |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                  |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                                      |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                                      |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                                      |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                                      |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                                      |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                                      |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                                      |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                  |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                  |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                  |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                  |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                  |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                  |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                         |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                         |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                     |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                   |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                              |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                          |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                        |    <0.001 |
|               USE_WRITE.write_addr_inst                                                      |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                         |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                        |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                   |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                   |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                               |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                               |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                               |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                      |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                        |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                        |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                        |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                        |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                            |     0.000 |
|               USE_WRITE.write_data_inst                                                      |     0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                  |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                  |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                  |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                  |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                  |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                            |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                  |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                  |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                  |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                  |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_word_inst                                            |    <0.001 |
|                 USE_FPGA_USE_WRAP.last_word_inst2                                            |     0.000 |
|                 USE_FPGA_USE_WRAP.last_word_inst3                                            |     0.000 |
|                 USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                         |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.last_word_inst_2                                     |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                  |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                  |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                     |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                         |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                    |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                     |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                    |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                   |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                         |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                          |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                         |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                        |     0.000 |
|               mi_register_slice_inst                                                         |    <0.001 |
|                 r_pipe                                                                       |    <0.001 |
|               si_register_slice_inst                                                         |    <0.001 |
|                 ar_pipe                                                                      |    <0.001 |
|                 aw_pipe                                                                      |    <0.001 |
|             axi_mc_ar_channel_0                                                              |    <0.001 |
|               ar_cmd_fsm_0                                                                   |    <0.001 |
|               axi_mc_cmd_translator_0                                                        |    <0.001 |
|                 axi_mc_incr_cmd_0                                                            |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                            |    <0.001 |
|             axi_mc_aw_channel_0                                                              |    <0.001 |
|               aw_cmd_fsm_0                                                                   |    <0.001 |
|               axi_mc_cmd_translator_0                                                        |    <0.001 |
|                 axi_mc_incr_cmd_0                                                            |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                            |    <0.001 |
|             axi_mc_b_channel_0                                                               |    <0.001 |
|               bid_fifo_0                                                                     |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                             |    <0.001 |
|             axi_mc_r_channel_0                                                               |    <0.001 |
|               rd_data_fifo_0                                                                 |    <0.001 |
|               transaction_fifo_0                                                             |    <0.001 |
|             axi_mc_w_channel_0                                                               |     0.002 |
|           u_ui_top                                                                           |     0.005 |
|             ui_cmd0                                                                          |    <0.001 |
|             ui_rd_data0                                                                      |     0.002 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                             |    <0.001 |
|             ui_wr_data0                                                                      |     0.003 |
|               pointer_ram.rams[0].RAM32M0                                                    |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                          |    <0.001 |
|     rst_clk_wiz_1_100M                                                                       |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         EXT_LPF                                                                              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|         SEQ                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                        |    <0.001 |
|     rst_mig_7series_0_81M                                                                    |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         EXT_LPF                                                                              |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                         |    <0.001 |
|         SEQ                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                        |    <0.001 |
|     stream_jpg_yy_nv_mn_v1_0_wed2_0                                                          |     0.052 |
|       inst                                                                                   |     0.052 |
|         image_data                                                                           |    <0.001 |
|           U0                                                                                 |    <0.001 |
|             inst_fifo_gen                                                                    |    <0.001 |
|               gconvfifo.rf                                                                   |    <0.001 |
|                 grf.rf                                                                       |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                   |    <0.001 |
|                     grss.rsts                                                                |    <0.001 |
|                       c1                                                                     |    <0.001 |
|                       c2                                                                     |    <0.001 |
|                     rpntr                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                   |    <0.001 |
|                     gwss.wsts                                                                |    <0.001 |
|                       c0                                                                     |    <0.001 |
|                       c1                                                                     |    <0.001 |
|                       gaf.c2                                                                 |    <0.001 |
|                     wpntr                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                      |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                 |    <0.001 |
|                       inst_blk_mem_gen                                                       |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                 |    <0.001 |
|                           valid.cstr                                                         |    <0.001 |
|                             ramloop[0].ram.r                                                 |    <0.001 |
|                               prim_noinit.ram                                                |    <0.001 |
|         img_proc_inst                                                                        |     0.051 |
|           edge_detector_inst                                                                 |     0.004 |
|             row_sums                                                                         |     0.003 |
|               U0                                                                             |     0.001 |
|                 inst_blk_mem_gen                                                             |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                       |     0.001 |
|                     valid.cstr                                                               |     0.001 |
|                       ramloop[0].ram.r                                                       |     0.001 |
|                         prim_noinit.ram                                                      |     0.001 |
|           jpeg_buffer                                                                        |     0.005 |
|             U0                                                                               |     0.005 |
|               inst_blk_mem_gen                                                               |     0.005 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                         |     0.005 |
|                   valid.cstr                                                                 |     0.005 |
|                     bindec_a.bindec_inst_a                                                   |    <0.001 |
|                     bindec_b.bindec_inst_b                                                   |    <0.001 |
|                     has_mux_b.B                                                              |    <0.001 |
|                     ramloop[0].ram.r                                                         |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[10].ram.r                                                        |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[11].ram.r                                                        |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[12].ram.r                                                        |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[13].ram.r                                                        |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[14].ram.r                                                        |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[15].ram.r                                                        |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[16].ram.r                                                        |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[17].ram.r                                                        |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[1].ram.r                                                         |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[2].ram.r                                                         |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[3].ram.r                                                         |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[4].ram.r                                                         |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[5].ram.r                                                         |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[6].ram.r                                                         |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[7].ram.r                                                         |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[8].ram.r                                                         |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|                     ramloop[9].ram.r                                                         |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|           jpeg_inst                                                                          |     0.035 |
|             jpeg_YCbCr2RGB_p                                                                 |     0.004 |
|             jpeg_check_FF_p                                                                  |    <0.001 |
|             jpeg_checkff_fifo_p                                                              |     0.001 |
|               BU2                                                                            |     0.001 |
|                 U0/gen_as.fgas                                                               |     0.001 |
|                   normgen.memblk/mem1nc.coreinst                                             |    <0.001 |
|             jpeg_dequantize_p                                                                |    <0.001 |
|               jpeg_dequant_multiplier_p                                                      |    <0.001 |
|                 BU2                                                                          |    <0.001 |
|               jpeg_qt_sr_0_0_p                                                               |    <0.001 |
|                 BU2                                                                          |    <0.001 |
|               jpeg_qt_sr_0_1_p                                                               |    <0.001 |
|                 BU2                                                                          |    <0.001 |
|               jpeg_qt_sr_1_0_p                                                               |    <0.001 |
|                 BU2                                                                          |    <0.001 |
|               jpeg_qt_sr_1_1_p                                                               |    <0.001 |
|                 BU2                                                                          |    <0.001 |
|             jpeg_dezigzag_p                                                                  |     0.003 |
|             jpeg_header_p                                                                    |     0.002 |
|             jpeg_huffman_p                                                                   |     0.002 |
|               ht_nr_of_symbols                                                               |    <0.001 |
|                 BU100                                                                        |    <0.001 |
|                 BU103                                                                        |    <0.001 |
|                 BU106                                                                        |    <0.001 |
|                 BU111                                                                        |    <0.001 |
|                 BU114                                                                        |    <0.001 |
|                 BU117                                                                        |    <0.001 |
|                 BU120                                                                        |    <0.001 |
|                 BU123                                                                        |    <0.001 |
|                 BU126                                                                        |    <0.001 |
|                 BU129                                                                        |    <0.001 |
|                 BU132                                                                        |    <0.001 |
|                 BU33                                                                         |    <0.001 |
|                 BU36                                                                         |    <0.001 |
|                 BU39                                                                         |    <0.001 |
|                 BU42                                                                         |    <0.001 |
|                 BU45                                                                         |    <0.001 |
|                 BU48                                                                         |    <0.001 |
|                 BU51                                                                         |    <0.001 |
|                 BU54                                                                         |    <0.001 |
|                 BU59                                                                         |    <0.001 |
|                 BU62                                                                         |    <0.001 |
|                 BU65                                                                         |    <0.001 |
|                 BU68                                                                         |    <0.001 |
|                 BU71                                                                         |    <0.001 |
|                 BU74                                                                         |    <0.001 |
|                 BU77                                                                         |    <0.001 |
|                 BU80                                                                         |    <0.001 |
|                 BU85                                                                         |    <0.001 |
|                 BU88                                                                         |    <0.001 |
|                 BU91                                                                         |    <0.001 |
|                 BU94                                                                         |    <0.001 |
|                 BU97                                                                         |    <0.001 |
|               ht_table                                                                       |     0.001 |
|                 BU2                                                                          |     0.001 |
|               jpeg_huffman_input_sr_p                                                        |    <0.001 |
|             jpeg_idct_p                                                                      |     0.019 |
|               jpeg_idct_core_12_p                                                            |     0.019 |
|             jpeg_input_fifo_p                                                                |     0.001 |
|               BU2                                                                            |     0.001 |
|                 U0/gen_as.fgas                                                               |     0.001 |
|                   normgen.memblk/mem1ncr.coreinst                                            |    <0.001 |
|             jpeg_upsampling_p                                                                |     0.002 |
|               Cb_buffer                                                                      |    <0.001 |
|                 BU2                                                                          |    <0.001 |
|               Cr_buffer                                                                      |    <0.001 |
|                 BU2                                                                          |    <0.001 |
|               Y_buffer                                                                       |    <0.001 |
|                 BU2                                                                          |    <0.001 |
|           vga_controller_inst                                                                |     0.005 |
|             vgadriver_inst                                                                   |    <0.001 |
|             video_mem                                                                        |     0.003 |
|               U0                                                                             |     0.002 |
|                 inst_blk_mem_gen                                                             |     0.002 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                       |     0.002 |
|                     valid.cstr                                                               |     0.002 |
|                       bindec_a.bindec_inst_a                                                 |    <0.001 |
|                       bindec_b.bindec_inst_b                                                 |    <0.001 |
|                       has_mux_b.B                                                            |    <0.001 |
|                       ramloop[0].ram.r                                                       |    <0.001 |
|                         prim_noinit.ram                                                      |    <0.001 |
|                       ramloop[10].ram.r                                                      |    <0.001 |
|                         prim_noinit.ram                                                      |    <0.001 |
|                       ramloop[1].ram.r                                                       |    <0.001 |
|                         prim_noinit.ram                                                      |    <0.001 |
|                       ramloop[2].ram.r                                                       |    <0.001 |
|                         prim_noinit.ram                                                      |    <0.001 |
|                       ramloop[3].ram.r                                                       |    <0.001 |
|                         prim_noinit.ram                                                      |    <0.001 |
|                       ramloop[4].ram.r                                                       |    <0.001 |
|                         prim_noinit.ram                                                      |    <0.001 |
|                       ramloop[5].ram.r                                                       |    <0.001 |
|                         prim_noinit.ram                                                      |    <0.001 |
|                       ramloop[6].ram.r                                                       |    <0.001 |
|                         prim_noinit.ram                                                      |    <0.001 |
|                       ramloop[7].ram.r                                                       |    <0.001 |
|                         prim_noinit.ram                                                      |    <0.001 |
|                       ramloop[8].ram.r                                                       |    <0.001 |
|                         prim_noinit.ram                                                      |    <0.001 |
|                       ramloop[9].ram.r                                                       |    <0.001 |
|                         prim_noinit.ram                                                      |    <0.001 |
|   pmod_out_pin10_iobuf                                                                       |    <0.001 |
|   pmod_out_pin1_iobuf                                                                        |    <0.001 |
|   pmod_out_pin2_iobuf                                                                        |    <0.001 |
|   pmod_out_pin3_iobuf                                                                        |     0.000 |
|   pmod_out_pin4_iobuf                                                                        |    <0.001 |
|   pmod_out_pin7_iobuf                                                                        |    <0.001 |
|   pmod_out_pin8_iobuf                                                                        |    <0.001 |
|   pmod_out_pin9_iobuf                                                                        |    <0.001 |
|   u_ila_0                                                                                    |     0.024 |
|     inst                                                                                     |     0.024 |
|       ila_core_inst                                                                          |     0.024 |
|         ila_trace_memory_inst                                                                |     0.003 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                           |     0.003 |
|             inst_blk_mem_gen                                                                 |     0.003 |
|               gnbram.gnativebmg.native_blk_mem_gen                                           |     0.003 |
|                 valid.cstr                                                                   |     0.003 |
|                   ramloop[0].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[1].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[2].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[3].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|         u_ila_cap_ctrl                                                                       |    <0.001 |
|           U_CDONE                                                                            |    <0.001 |
|           U_NS0                                                                              |    <0.001 |
|           U_NS1                                                                              |    <0.001 |
|           u_cap_addrgen                                                                      |    <0.001 |
|             U_CMPRESET                                                                       |    <0.001 |
|             u_cap_sample_counter                                                             |    <0.001 |
|               U_SCE                                                                          |    <0.001 |
|               U_SCMPCE                                                                       |    <0.001 |
|               U_SCRST                                                                        |    <0.001 |
|               u_scnt_cmp                                                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|             u_cap_window_counter                                                             |    <0.001 |
|               U_WCE                                                                          |    <0.001 |
|               U_WHCMPCE                                                                      |    <0.001 |
|               U_WLCMPCE                                                                      |    <0.001 |
|               u_wcnt_hcmp                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|               u_wcnt_lcmp                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|         u_ila_regs                                                                           |     0.014 |
|           MU_SRL[0].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                               |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                                        |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                               |    <0.001 |
|           U_XSDB_SLAVE                                                                       |     0.003 |
|           reg_15                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_16                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_17                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_18                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_19                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_1a                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_6                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_7                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_8                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_80                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_81                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_82                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_83                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_84                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_85                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_887                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_88d                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_890                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_9                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_srl_fff                                                                        |    <0.001 |
|           reg_stream_ffd                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_stream_ffe                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|         u_ila_reset_ctrl                                                                     |    <0.001 |
|           arm_detection_inst                                                                 |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                         |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                        |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                        |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                       |    <0.001 |
|           halt_detection_inst                                                                |    <0.001 |
|         u_trig                                                                               |     0.004 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           U_TM                                                                               |     0.004 |
|             N_DDR_MODE.G_NMU[0].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[30].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|         xsdb_memory_read_inst                                                                |    <0.001 |
+----------------------------------------------------------------------------------------------+-----------+


