/* SPDX-License-Identifier: GPL-2.0-only */
/* Copyright (C) 2026 Intel Corporation */

#ifndef IPU4P_FW_ISYS_H
#define IPU4P_FW_ISYS_H

#include <linux/bits.h>
#include <linux/build_bug.h>
#include <linux/irqreturn.h>
#include <linux/stddef.h>
#include <linux/types.h>

struct ipu6_bus_device;
struct ipu6_fw_isys_ops;
struct ipu6_isys;
struct ipu6_isys_video;
struct ipu6_isys_stream;
struct ipu6_isys_buffer_list;
struct isys_fw_msgs;

#define IPU4P_ISYS_MAX_STREAMS			8U
#define IPU4P_ISYS_CSI2_NPORTS			8U
#define IPU4P_MAX_IPINS				4U
#define IPU4P_MAX_OPINS				6U
#define IPU4P_NOF_SRAM_BLOCKS_MAX		8U
#define IPU4P_DEV_SEND_QUEUE_SIZE		8U
#define IPU4P_ISYS_SIZE_RECV_QUEUE		40U
#define IPU4P_ISYS_SIZE_SEND_QUEUE		40U
#define IPU4P_ISYS_SIZE_PROXY_RECV_QUEUE	5U
#define IPU4P_ISYS_SIZE_PROXY_SEND_QUEUE	5U
#define IPU4P_ISYS_NUM_RECV_QUEUE		1U
#define IPU4P_PIN_PLANES_MAX			4U
#define IPU4P_ISYS_OPEN_RETRY			2000
#define IPU4P_ISYS_CLOSE_RETRY			2000

#define IPU4P_BASE_PROXY_SEND_QUEUES		0U
#define IPU4P_BASE_DEV_SEND_QUEUES		1U
#define IPU4P_BASE_MSG_SEND_QUEUES		2U
#define IPU4P_BASE_PROXY_RECV_QUEUES		0U
#define IPU4P_BASE_MSG_RECV_QUEUES		1U
#define IPU4P_N_MAX_RECV_QUEUES			2U

#define IPU4P_ISYS_CROPPING_LOCATION_MAX	4U
#define IPU4P_ISYS_RESOLUTION_INFO_MAX		2U
#define IPU4P_ISYS_QUEUE_TYPE_MAX		3U

enum ipu4p_fw_isys_resp_type {
	IPU4P_FW_ISYS_RESP_TYPE_STREAM_OPEN_DONE = 0,
	IPU4P_FW_ISYS_RESP_TYPE_STREAM_START_ACK,
	IPU4P_FW_ISYS_RESP_TYPE_STREAM_START_AND_CAPTURE_ACK,
	IPU4P_FW_ISYS_RESP_TYPE_STREAM_CAPTURE_ACK,
	IPU4P_FW_ISYS_RESP_TYPE_STREAM_STOP_ACK,
	IPU4P_FW_ISYS_RESP_TYPE_STREAM_FLUSH_ACK,
	IPU4P_FW_ISYS_RESP_TYPE_STREAM_CLOSE_ACK,
	IPU4P_FW_ISYS_RESP_TYPE_PIN_DATA_READY,
	IPU4P_FW_ISYS_RESP_TYPE_PIN_DATA_WATERMARK,
	IPU4P_FW_ISYS_RESP_TYPE_FRAME_SOF,
	IPU4P_FW_ISYS_RESP_TYPE_FRAME_EOF,
	IPU4P_FW_ISYS_RESP_TYPE_STREAM_START_AND_CAPTURE_DONE,
	IPU4P_FW_ISYS_RESP_TYPE_STREAM_CAPTURE_DONE,
	IPU4P_FW_ISYS_RESP_TYPE_PIN_DATA_SKIPPED,
	IPU4P_FW_ISYS_RESP_TYPE_STREAM_CAPTURE_SKIPPED,
	IPU4P_FW_ISYS_RESP_TYPE_FRAME_SOF_DISCARDED,
	IPU4P_FW_ISYS_RESP_TYPE_FRAME_EOF_DISCARDED,
	IPU4P_FW_ISYS_RESP_TYPE_STATS_DATA_READY,
	N_IPU4P_FW_ISYS_RESP_TYPE
};

enum ipu4p_fw_isys_send_type {
	IPU4P_FW_ISYS_SEND_TYPE_STREAM_OPEN = 0,
	IPU4P_FW_ISYS_SEND_TYPE_STREAM_START,
	IPU4P_FW_ISYS_SEND_TYPE_STREAM_START_AND_CAPTURE,
	IPU4P_FW_ISYS_SEND_TYPE_STREAM_CAPTURE,
	IPU4P_FW_ISYS_SEND_TYPE_STREAM_STOP,
	IPU4P_FW_ISYS_SEND_TYPE_STREAM_FLUSH,
	IPU4P_FW_ISYS_SEND_TYPE_STREAM_CLOSE,
	N_IPU4P_FW_ISYS_SEND_TYPE
};

enum ipu4p_fw_isys_queue_type {
	IPU4P_FW_ISYS_QUEUE_TYPE_PROXY = 0,
	IPU4P_FW_ISYS_QUEUE_TYPE_DEV,
	IPU4P_FW_ISYS_QUEUE_TYPE_MSG,
	N_IPU4P_FW_ISYS_QUEUE_TYPE
};

enum ipu4p_fw_isys_stream_source {
	IPU4P_FW_ISYS_STREAM_SRC_PORT_0 = 0,
	IPU4P_FW_ISYS_STREAM_SRC_PORT_1,
	IPU4P_FW_ISYS_STREAM_SRC_PORT_2,
	IPU4P_FW_ISYS_STREAM_SRC_PORT_3,
	IPU4P_FW_ISYS_STREAM_SRC_PORT_4,
	IPU4P_FW_ISYS_STREAM_SRC_PORT_5,
	IPU4P_FW_ISYS_STREAM_SRC_PORT_6,
	IPU4P_FW_ISYS_STREAM_SRC_PORT_7,
	IPU4P_FW_ISYS_STREAM_SRC_PORT_8,
	IPU4P_FW_ISYS_STREAM_SRC_PORT_9,
	IPU4P_FW_ISYS_STREAM_SRC_PORT_10,
	IPU4P_FW_ISYS_STREAM_SRC_PORT_11,
	IPU4P_FW_ISYS_STREAM_SRC_PORT_12,
	IPU4P_FW_ISYS_STREAM_SRC_PORT_13,
	IPU4P_FW_ISYS_STREAM_SRC_PORT_14,
	IPU4P_FW_ISYS_STREAM_SRC_PORT_15,
	IPU4P_FW_ISYS_STREAM_SRC_MIPIGEN_0,
	IPU4P_FW_ISYS_STREAM_SRC_MIPIGEN_1,
	IPU4P_FW_ISYS_STREAM_SRC_MIPIGEN_2,
	IPU4P_FW_ISYS_STREAM_SRC_MIPIGEN_3,
	IPU4P_FW_ISYS_STREAM_SRC_MIPIGEN_4,
	IPU4P_FW_ISYS_STREAM_SRC_MIPIGEN_5,
	IPU4P_FW_ISYS_STREAM_SRC_MIPIGEN_6,
	IPU4P_FW_ISYS_STREAM_SRC_MIPIGEN_7,
	IPU4P_FW_ISYS_STREAM_SRC_MIPIGEN_8,
	IPU4P_FW_ISYS_STREAM_SRC_MIPIGEN_9,
	N_IPU4P_FW_ISYS_STREAM_SRC
};

enum ipu4p_fw_isys_mipi_vc {
	IPU4P_FW_ISYS_MIPI_VC_0 = 0,
	IPU4P_FW_ISYS_MIPI_VC_1,
	IPU4P_FW_ISYS_MIPI_VC_2,
	IPU4P_FW_ISYS_MIPI_VC_3,
	N_IPU4P_FW_ISYS_MIPI_VC
};

enum ipu4p_fw_isys_frame_format_type {
	IPU4P_FW_ISYS_FRAME_FORMAT_NV11 = 0,
	IPU4P_FW_ISYS_FRAME_FORMAT_NV12,
	IPU4P_FW_ISYS_FRAME_FORMAT_NV12_16,
	IPU4P_FW_ISYS_FRAME_FORMAT_NV12_TILEY,
	IPU4P_FW_ISYS_FRAME_FORMAT_NV16,
	IPU4P_FW_ISYS_FRAME_FORMAT_NV21,
	IPU4P_FW_ISYS_FRAME_FORMAT_NV61,
	IPU4P_FW_ISYS_FRAME_FORMAT_YV12,
	IPU4P_FW_ISYS_FRAME_FORMAT_YV16,
	IPU4P_FW_ISYS_FRAME_FORMAT_YUV420,
	IPU4P_FW_ISYS_FRAME_FORMAT_YUV420_10,
	IPU4P_FW_ISYS_FRAME_FORMAT_YUV420_12,
	IPU4P_FW_ISYS_FRAME_FORMAT_YUV420_14,
	IPU4P_FW_ISYS_FRAME_FORMAT_YUV420_16,
	IPU4P_FW_ISYS_FRAME_FORMAT_YUV422,
	IPU4P_FW_ISYS_FRAME_FORMAT_YUV422_16,
	IPU4P_FW_ISYS_FRAME_FORMAT_UYVY,
	IPU4P_FW_ISYS_FRAME_FORMAT_YUYV,
	IPU4P_FW_ISYS_FRAME_FORMAT_YUV444,
	IPU4P_FW_ISYS_FRAME_FORMAT_YUV_LINE,
	IPU4P_FW_ISYS_FRAME_FORMAT_RAW8,
	IPU4P_FW_ISYS_FRAME_FORMAT_RAW10,
	IPU4P_FW_ISYS_FRAME_FORMAT_RAW12,
	IPU4P_FW_ISYS_FRAME_FORMAT_RAW14,
	IPU4P_FW_ISYS_FRAME_FORMAT_RAW16,
	IPU4P_FW_ISYS_FRAME_FORMAT_RGB565,
	IPU4P_FW_ISYS_FRAME_FORMAT_PLANAR_RGB888,
	IPU4P_FW_ISYS_FRAME_FORMAT_RGBA888,
	IPU4P_FW_ISYS_FRAME_FORMAT_QPLANE6,
	IPU4P_FW_ISYS_FRAME_FORMAT_BINARY_8,
	N_IPU4P_FW_ISYS_FRAME_FORMAT
};

enum ipu4p_fw_isys_mipi_data_type {
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_FRAME_START_CODE = 0x00,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_FRAME_END_CODE = 0x01,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_LINE_START_CODE = 0x02,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_LINE_END_CODE = 0x03,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_EMBEDDED = 0x12,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_YUV420_8 = 0x18,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_YUV420_10 = 0x19,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_YUV422_8 = 0x1e,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_YUV422_10 = 0x1f,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_RGB_565 = 0x22,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_RGB_888 = 0x24,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_RAW_6 = 0x28,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_RAW_7 = 0x29,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_RAW_8 = 0x2a,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_RAW_10 = 0x2b,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_RAW_12 = 0x2c,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_RAW_14 = 0x2d,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_RAW_16 = 0x2e,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_USER_DEF1 = 0x30,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_USER_DEF2 = 0x31,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_USER_DEF3 = 0x32,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_USER_DEF4 = 0x33,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_USER_DEF5 = 0x34,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_USER_DEF6 = 0x35,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_USER_DEF7 = 0x36,
	IPU4P_FW_ISYS_MIPI_DATA_TYPE_USER_DEF8 = 0x37,
	N_IPU4P_FW_ISYS_MIPI_DATA_TYPE = 0x40
};

enum ipu4p_fw_isys_pin_type {
	IPU4P_FW_ISYS_PIN_TYPE_MIPI = 0,
	IPU4P_FW_ISYS_PIN_TYPE_RAW_NS,
	IPU4P_FW_ISYS_PIN_TYPE_RAW_S,
	IPU4P_FW_ISYS_PIN_TYPE_RAW_SOC,
	IPU4P_FW_ISYS_PIN_TYPE_METADATA_0,
	IPU4P_FW_ISYS_PIN_TYPE_METADATA_1,
	IPU4P_FW_ISYS_PIN_TYPE_AWB_STATS,
	IPU4P_FW_ISYS_PIN_TYPE_AF_STATS,
	IPU4P_FW_ISYS_PIN_TYPE_HIST_STATS,
	IPU4P_FW_ISYS_PIN_TYPE_PAF_FF,
	N_IPU4P_FW_ISYS_PIN_TYPE
};

enum ipu4p_fw_isys_isl_use {
	IPU4P_FW_ISYS_USE_NO_ISL_NO_ISA = 0,
	IPU4P_FW_ISYS_USE_SINGLE_DUAL_ISL,
	IPU4P_FW_ISYS_USE_SINGLE_ISA,
	N_IPU4P_FW_ISYS_USE
};

enum ipu4p_fw_isys_mipi_store_mode {
	IPU4P_FW_ISYS_MIPI_STORE_MODE_NORMAL = 0,
	IPU4P_FW_ISYS_MIPI_STORE_MODE_DISCARD_LONG_HEADER,
	N_IPU4P_FW_ISYS_MIPI_STORE_MODE
};

enum ipu4p_fw_isys_link_id {
	IPU4P_FW_ISYS_LINK_OFFLINE = 0,
	IPU4P_FW_ISYS_LINK_MAIN_OUTPUT = 1,
	IPU4P_FW_ISYS_LINK_PDAF_OUTPUT = 2,
	N_IPU4P_FW_ISYS_LINK_ID
};

enum ipu4p_fw_isys_error {
	IPU4P_FW_ISYS_ERROR_NONE = 0,
	IPU4P_FW_ISYS_ERROR_FW_INTERNAL_CONSISTENCY,
	IPU4P_FW_ISYS_ERROR_HW_CONSISTENCY,
	IPU4P_FW_ISYS_ERROR_DRIVER_INVALID_COMMAND_SEQUENCE,
	IPU4P_FW_ISYS_ERROR_DRIVER_INVALID_DEVICE_CONFIGURATION,
	IPU4P_FW_ISYS_ERROR_DRIVER_INVALID_STREAM_CONFIGURATION,
	IPU4P_FW_ISYS_ERROR_DRIVER_INVALID_FRAME_CONFIGURATION,
	IPU4P_FW_ISYS_ERROR_INSUFFICIENT_RESOURCES,
	IPU4P_FW_ISYS_ERROR_HW_REPORTED_STR2MMIO,
	IPU4P_FW_ISYS_ERROR_HW_REPORTED_SIG2CIO,
	IPU4P_FW_ISYS_ERROR_SENSOR_FW_SYNC,
	IPU4P_FW_ISYS_ERROR_STREAM_IN_SUSPENSION,
	IPU4P_FW_ISYS_ERROR_RESPONSE_QUEUE_FULL,
	N_IPU4P_FW_ISYS_ERROR
};

enum ipu4p_fw_proxy_error {
	IPU4P_FW_PROXY_ERROR_NONE = 0,
	IPU4P_FW_PROXY_ERROR_INVALID_WRITE_REGION,
	IPU4P_FW_PROXY_ERROR_INVALID_WRITE_OFFSET,
	N_IPU4P_FW_PROXY_ERROR
};

/* ISA configuration bitfields */
#define IPU4P_ISA_CFG_BLC_EN_SHIFT			0
#define IPU4P_ISA_CFG_BLC_EN_MASK			BIT(0)
#define IPU4P_ISA_CFG_LSC_EN_SHIFT			1
#define IPU4P_ISA_CFG_LSC_EN_MASK			BIT(1)
#define IPU4P_ISA_CFG_DPC_EN_SHIFT			2
#define IPU4P_ISA_CFG_DPC_EN_MASK			BIT(2)
#define IPU4P_ISA_CFG_DOWNSCALER_EN_SHIFT		3
#define IPU4P_ISA_CFG_DOWNSCALER_EN_MASK		BIT(3)
#define IPU4P_ISA_CFG_AWB_EN_SHIFT			4
#define IPU4P_ISA_CFG_AWB_EN_MASK			BIT(4)
#define IPU4P_ISA_CFG_AF_EN_SHIFT			5
#define IPU4P_ISA_CFG_AF_EN_MASK			BIT(5)
#define IPU4P_ISA_CFG_AE_EN_SHIFT			6
#define IPU4P_ISA_CFG_AE_EN_MASK			BIT(6)
#define IPU4P_ISA_CFG_PAF_TYPE_SHIFT			7
#define IPU4P_ISA_CFG_PAF_TYPE_MASK			GENMASK(14, 7)
#define IPU4P_ISA_CFG_SEND_IRQ_STATS_READY_SHIFT	15
#define IPU4P_ISA_CFG_SEND_IRQ_STATS_READY_MASK		BIT(15)
#define IPU4P_ISA_CFG_SEND_RESP_STATS_READY_SHIFT	16
#define IPU4P_ISA_CFG_SEND_RESP_STATS_READY_MASK	BIT(16)

struct ipu4p_fw_isys_resolution {
	u32 width;
	u32 height;
};

struct ipu4p_fw_isys_isa_cfg {
	struct ipu4p_fw_isys_resolution
		isa_res[IPU4P_ISYS_RESOLUTION_INFO_MAX];
	u32 cfg_fields;
};

struct ipu4p_fw_isys_cropping {
	s32 top_offset;
	s32 left_offset;
	s32 bottom_offset;
	s32 right_offset;
};

struct ipu4p_fw_isys_input_pin_info {
	struct ipu4p_fw_isys_resolution input_res;
	u8 dt;
	u8 mipi_store_mode;
	u8 bits_per_pix;
	u8 mapped_dt;
};

/**
 * struct ipu4p_fw_isys_output_pin_info - IPU4P output pin configuration
 *
 * Unlike the IPU6 ABI, IPU4P ends this structure at reserve_compression;
 * snoopable and sensor_type are not part of the IPU4P firmware wire format.
 *
 * @link_id: PPG link; zero selects offline capture
 */
struct ipu4p_fw_isys_output_pin_info {
	struct ipu4p_fw_isys_resolution output_res;
	u32 stride;
	u32 watermark_in_lines;
	u32 payload_buf_size;
	u8 send_irq;
	u8 input_pin_id;
	u8 pt;
	u8 ft;
	u8 link_id;
	u8 reserve_compression;
};

struct ipu4p_fw_isys_stream_cfg {
	struct ipu4p_fw_isys_isa_cfg isa_cfg;
	struct ipu4p_fw_isys_cropping crop[IPU4P_ISYS_CROPPING_LOCATION_MAX];
	struct ipu4p_fw_isys_input_pin_info input_pins[IPU4P_MAX_IPINS];
	struct ipu4p_fw_isys_output_pin_info output_pins[IPU4P_MAX_OPINS];
	u32 compfmt;
	u8 nof_input_pins;
	u8 nof_output_pins;
	u8 send_irq_sof_discarded;
	u8 send_irq_eof_discarded;
	u8 send_resp_sof_discarded;
	u8 send_resp_eof_discarded;
	u8 src;
	u8 vc;
	u8 isl_use;
};

struct ipu4p_fw_isys_output_pin_payload {
	u64 out_buf_id;
	u32 addr;
	u32 compress;
};

struct ipu4p_fw_isys_param_pin {
	u64 param_buf_id;
	u32 addr;
};

struct ipu4p_fw_isys_frame_buff_set {
	struct ipu4p_fw_isys_output_pin_payload
		output_pins[IPU4P_MAX_OPINS];
	struct ipu4p_fw_isys_param_pin process_group_light;
	u8 send_irq_sof;
	u8 send_irq_eof;
	u8 send_irq_capture_ack;
	u8 send_irq_capture_done;
	u8 send_resp_sof;
	u8 send_resp_eof;
	u8 frame_counter;
};

struct ipu4p_fw_isys_error_info {
	u32 error;
	u32 error_details;
};

struct ipu4p_fw_isys_resp_info {
	u64 buf_id;
	struct ipu4p_fw_isys_output_pin_payload pin;
	struct ipu4p_fw_isys_param_pin process_group_light;
	struct ipu4p_fw_isys_error_info error_info;
	u32 timestamp[2];
	u8 stream_handle;
	u8 type;
	u8 pin_id;
	u8 acc_id;
	u8 frame_counter;
	u8 written_direct;
};

struct ipu4p_fw_isys_proxy_error_info {
	u32 error;
	u32 error_details;
};

struct ipu4p_fw_isys_proxy_resp_info {
	u32 request_id;
	struct ipu4p_fw_isys_proxy_error_info error_info;
};

struct ipu4p_fw_isys_send_token {
	u64 buf_handle;
	u32 payload;
	u16 send_type;
	u16 stream_id;
};

struct ipu4p_fw_isys_recv_token {
	struct ipu4p_fw_isys_resp_info resp_info;
};

struct ipu4p_fw_isys_proxy_send_token {
	u32 request_id;
	u32 region_index;
	u32 offset;
	u32 value;
};

struct ipu4p_fw_isys_proxy_recv_token {
	struct ipu4p_fw_isys_proxy_resp_info proxy_resp_info;
};

struct ipu4p_fw_isys_buffer_partition {
	u32 num_gda_pages[IPU4P_ISYS_MAX_STREAMS];
};

struct ipu4p_fw_isys_fw_config {
	struct ipu4p_fw_isys_buffer_partition buffer_partition;
	u32 num_send_queues[IPU4P_ISYS_QUEUE_TYPE_MAX];
	u32 num_recv_queues[IPU4P_ISYS_QUEUE_TYPE_MAX];
};

/*
 * These structures are copied directly to and from the IPU4P firmware queues.
 * Keep their natural-alignment layout unchanged; the firmware ABI depends on
 * the exact sizes and offsets below.
 */
static_assert(sizeof(struct ipu4p_fw_isys_output_pin_info) == 28);
static_assert(offsetof(struct ipu4p_fw_isys_output_pin_info, link_id) == 24);
static_assert(offsetof(struct ipu4p_fw_isys_output_pin_info,
		       reserve_compression) == 25);
static_assert(sizeof(struct ipu4p_fw_isys_stream_cfg) == 316);
static_assert(offsetof(struct ipu4p_fw_isys_stream_cfg, output_pins) == 132);
static_assert(offsetof(struct ipu4p_fw_isys_stream_cfg, compfmt) == 300);
static_assert(offsetof(struct ipu4p_fw_isys_stream_cfg, src) == 310);
static_assert(sizeof(struct ipu4p_fw_isys_frame_buff_set) == 120);
static_assert(sizeof(struct ipu4p_fw_isys_resp_info) == 64);

extern const struct ipu6_fw_isys_ops ipu4p_fw_isys_ops;

#endif /* IPU4P_FW_ISYS_H */
