{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650216800157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650216800157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 23:03:20 2022 " "Processing started: Sun Apr 17 23:03:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650216800157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216800157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MulticycleProcessor -c MulticycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MulticycleProcessor -c MulticycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216800157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650216800374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650216800374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-trial " "Found design unit 1: register_file-trial" {  } { { "Register_file.vhd" "" { Text "D:/309_project/Register_file.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650216806656 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Register_file.vhd" "" { Text "D:/309_project/Register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650216806656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216806656 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RAM.vhd " "Can't analyze file -- file RAM.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1650216806659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend10-basic " "Found design unit 1: sign_extend10-basic" {  } { { "signextend10.vhd" "" { Text "D:/309_project/signextend10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650216806659 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend10 " "Found entity 1: sign_extend10" {  } { { "signextend10.vhd" "" { Text "D:/309_project/signextend10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650216806659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216806659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend7-basic " "Found design unit 1: sign_extend7-basic" {  } { { "signextend7.vhd" "" { Text "D:/309_project/signextend7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650216806659 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend7 " "Found entity 1: sign_extend7" {  } { { "signextend7.vhd" "" { Text "D:/309_project/signextend7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650216806659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216806659 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"case\" control_path.vhd(247) " "VHDL syntax error at control_path.vhd(247) near text \"process\";  expecting \"case\"" {  } { { "control_path.vhd" "" { Text "D:/309_project/control_path.vhd" 247 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216806659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.vhd 0 0 " "Found 0 design units, including 0 entities, in source file control_path.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216806659 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \";\", or \")\" aluvhd.vhd(15) " "VHDL syntax error at aluvhd.vhd(15) near text \",\";  expecting \";\", or \")\"" {  } { { "aluvhd.vhd" "" { Text "D:/309_project/aluvhd.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216806664 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator aluvhd.vhd(34) " "VHDL syntax error at aluvhd.vhd(34) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "aluvhd.vhd" "" { Text "D:/309_project/aluvhd.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216806664 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator aluvhd.vhd(36) " "VHDL syntax error at aluvhd.vhd(36) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "aluvhd.vhd" "" { Text "D:/309_project/aluvhd.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216806664 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator aluvhd.vhd(38) " "VHDL syntax error at aluvhd.vhd(38) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "aluvhd.vhd" "" { Text "D:/309_project/aluvhd.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216806664 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" aluvhd.vhd(44) " "VHDL syntax error at aluvhd.vhd(44) near text \"when\";  expecting \";\"" {  } { { "aluvhd.vhd" "" { Text "D:/309_project/aluvhd.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216806664 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \"if\" aluvhd.vhd(48) " "VHDL syntax error at aluvhd.vhd(48) near text \"architecture\";  expecting \"if\"" {  } { { "aluvhd.vhd" "" { Text "D:/309_project/aluvhd.vhd" 48 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216806664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluvhd.vhd 0 0 " "Found 0 design units, including 0 entities, in source file aluvhd.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216806664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 7 3 " "Found 7 design units, including 3 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add " "Found design unit 1: add" {  } { { "adder.vhd" "" { Text "D:/309_project/adder.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650216806664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-basic " "Found design unit 2: full_adder-basic" {  } { { "adder.vhd" "" { Text "D:/309_project/adder.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650216806664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 carry_generate-basic " "Found design unit 3: carry_generate-basic" {  } { { "adder.vhd" "" { Text "D:/309_project/adder.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650216806664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder-look_ahead " "Found design unit 4: adder-look_ahead" {  } { { "adder.vhd" "" { Text "D:/309_project/adder.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650216806664 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "adder.vhd" "" { Text "D:/309_project/adder.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650216806664 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_generate " "Found entity 2: carry_generate" {  } { { "adder.vhd" "" { Text "D:/309_project/adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650216806664 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder " "Found entity 3: adder" {  } { { "adder.vhd" "" { Text "D:/309_project/adder.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650216806664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216806664 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650216806722 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 17 23:03:26 2022 " "Processing ended: Sun Apr 17 23:03:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650216806722 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650216806722 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650216806722 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650216806722 ""}
