
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2020.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2021 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xvphy.h"

/*
* The configuration table for devices
*/

XVphy_Config XVphy_ConfigTable[XPAR_XVPHY_NUM_INSTANCES] =
{
	{
		XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_DEVICE_ID,
		XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_BASEADDR,
		(XVphy_GtType)XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_TRANSCEIVER,
		XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_TX_NO_OF_CHANNELS,
		XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_RX_NO_OF_CHANNELS,
		(XVphy_ProtocolType)XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_TX_PROTOCOL,
		(XVphy_ProtocolType)XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_RX_PROTOCOL,
		(XVphy_PllRefClkSelType)XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_TX_REFCLK_SEL,
		(XVphy_PllRefClkSelType)XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_RX_REFCLK_SEL,
		(XVphy_SysClkDataSelType)XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_TX_PLL_SELECTION,
		(XVphy_SysClkDataSelType)XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_RX_PLL_SELECTION,
		XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_NIDRU,
		(XVphy_PllRefClkSelType)XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_NIDRU_REFCLK_SEL,
		(XVidC_PixelsPerClock)XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_INPUT_PIXELS_PER_CLOCK,
		XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_TX_BUFFER_BYPASS,
		XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_HDMI_FAST_SWITCH,
		XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_TRANSCEIVER_WIDTH,
		XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_ERR_IRQ_EN,
		XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_AXI_LITE_FREQ_HZ,
		XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_DRPCLK_FREQ,
		XPAR_DP_RX_HIER_0_VID_PHY_CONTROLLER_0_USE_GT_CH4_HDMI
	}
};

