<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>EMULATORS: C:/WorkspacesII/EMULATORS/src/C64/Memory.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="GameMakerLogo.png"/></td>
  <td id="projectalign">
   <div id="projectname">EMULATORS
   </div>
   <div id="projectbrief">Framework to create CPU Emulators</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('_c64_2_memory_8cpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">Memory.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="_c64_2_memory_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="preprocessor">#include &lt;<a class="code" href="_c64_2_memory_8hpp.html">C64/Memory.hpp</a>&gt;</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="preprocessor">#include &lt;<a class="code" href="_color_memory_8hpp.html">C64/ColorMemory.hpp</a>&gt;</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="preprocessor">#include &lt;<a class="code" href="_v_i_c_i_i_registers_8hpp.html">C64/VICIIRegisters.hpp</a>&gt;</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="preprocessor">#include &lt;<a class="code" href="_c_i_a1_registers_8hpp.html">C64/CIA1Registers.hpp</a>&gt;</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="preprocessor">#include &lt;<a class="code" href="_c_i_a2_registers_8hpp.html">C64/CIA2Registers.hpp</a>&gt;</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span> </div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">// ---</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno"><a class="line" href="class_c64_1_1_memory.html#ae0a16640952c2b50d169e932bbbddc3c">    8</a></span><a class="code hl_function" href="class_c64_1_1_memory.html#ae0a16640952c2b50d169e932bbbddc3c">C64::Memory::Memory</a> ()</div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span>    : <a class="code hl_namespace" href="namespace_m_c_h_emul.html">MCHEmul</a>::<a class="code hl_class" href="class_c64_1_1_memory.html">Memory</a> (<a class="code hl_namespace" href="namespace_c64.html">C64</a>::<a class="code hl_class" href="class_c64_1_1_memory.html">Memory</a>::standardMemoryContent ())</div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span>{</div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span>    <span class="comment">// In the content...</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#ac1aaad333ce6410b4a5d0d42ac9728e8">lastError</a> () != MCHEmul::_NOERROR)</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    <span class="keywordtype">bool</span> ok = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    ok &amp;= <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#a223ed1aacea29bf69f3c1780b83bb30e">subset</a> (<a class="code hl_variable" href="class_c64_1_1_memory.html#ab4b99d8819a957c2ae60b85ba2f6a7dd">_BASICROM_SUBSET</a>) -&gt; <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#aaf28a195f180da4795746ab51c135070">loadInto</a> (<span class="stringliteral">&quot;./basic.901226-01.bin&quot;</span>);</div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#a223ed1aacea29bf69f3c1780b83bb30e">subset</a> (<a class="code hl_variable" href="class_c64_1_1_memory.html#ab4b99d8819a957c2ae60b85ba2f6a7dd">_BASICROM_SUBSET</a>) -&gt; fixDefaultValues (); <span class="comment">// Fix the values for further initializations...</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    ok &amp;= <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#a223ed1aacea29bf69f3c1780b83bb30e">subset</a> (<a class="code hl_variable" href="class_c64_1_1_memory.html#a8dc72c506f5a5000a02af10bf114f9da">_CHARROM_SUBSET</a>) -&gt; <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#aaf28a195f180da4795746ab51c135070">loadInto</a> (<span class="stringliteral">&quot;./characters.901225-01.bin&quot;</span>);</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#a223ed1aacea29bf69f3c1780b83bb30e">subset</a> (<a class="code hl_variable" href="class_c64_1_1_memory.html#a8dc72c506f5a5000a02af10bf114f9da">_CHARROM_SUBSET</a>) -&gt; fixDefaultValues ();</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    ok &amp;= <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#a223ed1aacea29bf69f3c1780b83bb30e">subset</a> (<a class="code hl_variable" href="class_c64_1_1_memory.html#ae862eee30b842875bb1f2e0bdb91d6ad">_BANK0CHARROM_SUBSET</a>) -&gt; <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#aaf28a195f180da4795746ab51c135070">loadInto</a> (<span class="stringliteral">&quot;./characters.901225-01.bin&quot;</span>);</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#a223ed1aacea29bf69f3c1780b83bb30e">subset</a> (<a class="code hl_variable" href="class_c64_1_1_memory.html#ae862eee30b842875bb1f2e0bdb91d6ad">_BANK0CHARROM_SUBSET</a>) -&gt; fixDefaultValues ();</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    ok &amp;= <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#a223ed1aacea29bf69f3c1780b83bb30e">subset</a> (<a class="code hl_variable" href="class_c64_1_1_memory.html#ada8dbf6c7b1e4e61a11b522b940fcb7c">_BANK2CHARROM_SUBSET</a>) -&gt; <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#aaf28a195f180da4795746ab51c135070">loadInto</a> (<span class="stringliteral">&quot;./characters.901225-01.bin&quot;</span>);</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#a223ed1aacea29bf69f3c1780b83bb30e">subset</a> (<a class="code hl_variable" href="class_c64_1_1_memory.html#ada8dbf6c7b1e4e61a11b522b940fcb7c">_BANK2CHARROM_SUBSET</a>) -&gt; fixDefaultValues ();</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    ok &amp;= <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#a223ed1aacea29bf69f3c1780b83bb30e">subset</a> (<a class="code hl_variable" href="class_c64_1_1_memory.html#aff2f9569faa5d6c2141dfacdaf7160bf">_KERNELROM_SUBSET</a>) -&gt; <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#aaf28a195f180da4795746ab51c135070">loadInto</a> (<span class="stringliteral">&quot;./kernal.901227-03.bin&quot;</span>);</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#a223ed1aacea29bf69f3c1780b83bb30e">subset</a> (<a class="code hl_variable" href="class_c64_1_1_memory.html#aff2f9569faa5d6c2141dfacdaf7160bf">_KERNELROM_SUBSET</a>) -&gt; fixDefaultValues ();</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    <span class="keywordflow">if</span> (!ok)</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>        <a class="code hl_variable" href="class_m_c_h_emul_1_1_memory.html#a7a32021b9a9a1b8e6ffb48a11a3bfea0">_lastError</a> = MCHEmul::_INIT_ERROR;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>}</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">// ---</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="class_c64_1_1_memory.html#acd0820d055243e0e32a17bbb0c06c77a">   32</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="class_c64_1_1_memory.html#acd0820d055243e0e32a17bbb0c06c77a">C64::Memory::initialize</a> ()</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>{</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <span class="keywordtype">bool</span> result = <a class="code hl_function" href="class_m_c_h_emul_1_1_memory.html#ae86228095efa537b295ee8059aba7946">MCHEmul::Memory::initialize</a> ();</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    <span class="keywordflow">if</span> (!result)</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>        <span class="keywordflow">return</span> (<span class="keyword">false</span>);</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    <span class="comment">// The active view has to be initially the CPU vire...</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    setCPUView ();</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    <span class="comment">// Very basic values as the memory starts...</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    <span class="comment">// The address 0 controls Chip I/O Data Direction Register: D6510</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    subset (_PAGEZERO_SUBSET)   -&gt; set (<a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0x00 }, <span class="keyword">false</span>), <a class="code hl_class" href="class_m_c_h_emul_1_1_u_byte.html">MCHEmul::UByte</a> (0x2f));</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    <span class="comment">// Not all Subsets are active for reading activities...</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    <span class="comment">// The address 1 keeps that info, about how the 6510 reads the different zones of the memory...</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    subset (_PAGEZERO_SUBSET)   -&gt; set (<a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x01, 0x00 }, <span class="keyword">false</span>), <a class="code hl_class" href="class_m_c_h_emul_1_1_u_byte.html">MCHEmul::UByte</a> (0x07));</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="keywordflow">return</span> (<span class="keyword">true</span>);</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>}</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">// ---</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><a class="code hl_class" href="class_m_c_h_emul_1_1_memory_1_1_content.html">MCHEmul::Memory::Content</a> C64::Memory::standardMemoryContent ()</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>{</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    <span class="comment">// Phisical storages</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage.html">MCHEmul::PhisicalStorage</a>* RAM = </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>        <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage.html">MCHEmul::PhisicalStorage</a> (_RAM, <a class="code hl_enumvalue" href="class_m_c_h_emul_1_1_phisical_storage.html#af465c5cb3419553700d9c2afd5c77aaea91c66a4044c50802f76fd9070c09ba2a">MCHEmul::PhisicalStorage::Type::_RAM</a>, 0x10000);             <span class="comment">// 64k</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage.html">MCHEmul::PhisicalStorage</a>* BASICROM = </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>        <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage.html">MCHEmul::PhisicalStorage</a> (_BASICROM, <a class="code hl_enumvalue" href="class_m_c_h_emul_1_1_phisical_storage.html#af465c5cb3419553700d9c2afd5c77aaeac31ea1a52ec4200b85d92919d2cf30f0">MCHEmul::PhisicalStorage::Type::_ROM</a>, 0x2000);         <span class="comment">// 8k</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage.html">MCHEmul::PhisicalStorage</a>* CHARROM = </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>        <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage.html">MCHEmul::PhisicalStorage</a> (_CHARROM, <a class="code hl_enumvalue" href="class_m_c_h_emul_1_1_phisical_storage.html#af465c5cb3419553700d9c2afd5c77aaeac31ea1a52ec4200b85d92919d2cf30f0">MCHEmul::PhisicalStorage::Type::_ROM</a>, 0x1000);          <span class="comment">// 4k</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage.html">MCHEmul::PhisicalStorage</a>* KERNELROM = </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>        <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage.html">MCHEmul::PhisicalStorage</a> (_KERNELROM, <a class="code hl_enumvalue" href="class_m_c_h_emul_1_1_phisical_storage.html#af465c5cb3419553700d9c2afd5c77aaeac31ea1a52ec4200b85d92919d2cf30f0">MCHEmul::PhisicalStorage::Type::_ROM</a>, 0x2000);        <span class="comment">// 8k</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <span class="comment">// The map of phisical storages, used later...</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <a class="code hl_typedef" href="namespace_m_c_h_emul.html#a2452068c0e21c3108aef52522fe68f44">MCHEmul::PhisicalStorages</a> storages (</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>        {</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>            { _RAM, RAM },</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>            { _BASICROM, BASICROM },</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>            { _CHARROM, CHARROM },</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>            { _KERNELROM, KERNELROM }</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>        });</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="comment">// Subsets</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <span class="comment">// ...Over the RAM and ROM as the CPU sees it</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <span class="comment">// Page 0</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* PageZero = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>        (_PAGEZERO_SUBSET, RAM, 0x0000, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0x00 }, <span class="keyword">false</span>), 0x0100);</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="comment">// Stack</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_stack.html">MCHEmul::Stack</a>*  Stack = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_stack.html">MCHEmul::Stack</a> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>        (_STACK_SUBSET, RAM, 0x0100, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x01, 0x01 }, <span class="keyword">false</span>), 0x0100);</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <span class="comment">// Pure RAM. A piece used by BASIC (40k)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* RAM0 = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>        (_RAM0_SUBSET, RAM, 0x0200, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0x02 }, <span class="keyword">false</span>), 0x9e00);                  <span class="comment">// 40k pure (a bit used by BASIC)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <span class="comment">// Where the basic is can be either ROM o RAM (depends on bits in position 1 of the page 0) </span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* BasicROM = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>        (_BASICROM_SUBSET, BASICROM, 0x0000, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0xa0 }, <span class="keyword">false</span>), 0x2000); </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* BasicRAM = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>        (_BASICRAM_SUBSET, RAM, 0x0a000, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0xa0 }, <span class="keyword">false</span>), 0x2000);             <span class="comment">// 8k (over BasicROM)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    <span class="comment">//  Pure RAM (4k)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* RAM1 = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>        (_RAM1_SUBSET, RAM, 0x0c000, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0xc0 }, <span class="keyword">false</span>), 0x1000);                 <span class="comment">// 4k</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <span class="comment">// Where the CharROM is defined we have also the access to the chips (VIC, SID,...)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* CharROM = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>        (_CHARROM_SUBSET, CHARROM, 0x0000, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0xd0 }, <span class="keyword">false</span>), 0x1000);</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* VICIIRegisters = <span class="keyword">new</span> <a class="code hl_class" href="class_c64_1_1_v_i_c_i_i_registers.html">C64::VICIIRegisters</a> (_VICREGS_SUBSET, RAM);</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* SIDRegisters = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>        (_SIDREGS_SUBSET, RAM, 0xd400, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0xd4 }, <span class="keyword">false</span>), 0x0400);</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* ColorRAM = <span class="keyword">new</span> <a class="code hl_class" href="class_c64_1_1_color_r_a_m_memory.html">C64::ColorRAMMemory</a> (_COLOR_SUBSET, RAM);</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* CIA1 = <span class="keyword">new</span> <a class="code hl_class" href="class_c64_1_1_c_i_a1_registers.html">C64::CIA1Registers</a> (_CIA1_SUBSET, RAM);</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* CIA2 = <span class="keyword">new</span> <a class="code hl_class" href="class_c64_1_1_c_i_a2_registers.html">C64::CIA2Registers</a> (_CIA2_SUBSET, RAM);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* IO1 = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>        (_IO1_SUBSET, RAM, 0xde00, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0xde }, <span class="keyword">false</span>), 0x0100); </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* IO2 = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>        (_IO2_SUBSET, RAM, 0xdf00, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0xdf }, <span class="keyword">false</span>), 0x0100); </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="comment">// Where the kernel is defined can be eiher RAM or ROM (</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* KernelROM = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>        (_KERNELROM_SUBSET, KERNELROM, 0x0000, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0xe0 }, <span class="keyword">false</span>), 0x2000);</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* KernelRAM = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>        (_KERNELRAM_SUBSET, RAM, 0xe000, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0xe0 }, <span class="keyword">false</span>), 0x2000);             <span class="comment">// 8k (over KernelROM)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <span class="comment">// A map with the subsets swwn from the CPU perspective</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <a class="code hl_typedef" href="namespace_m_c_h_emul.html#a2b42ea266478de0cb53dc723141a2556">MCHEmul::PhisicalStorageSubsets</a> cpusubsets (</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>        {</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>            { _PAGEZERO_SUBSET,     PageZero }, </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>            { _STACK_SUBSET,        Stack }, </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>            { _RAM0_SUBSET,         RAM0 }, </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>            { _BASICROM_SUBSET,     BasicROM }, </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>            { _BASICRAM_SUBSET,     BasicRAM }, </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>            { _RAM1_SUBSET,         RAM1 }, </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>            { _CHARROM_SUBSET,      CharROM }, </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>            { _VICREGS_SUBSET,      VICIIRegisters }, </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>            { _SIDREGS_SUBSET,      SIDRegisters }, </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>            { _COLOR_SUBSET,        ColorRAM }, </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>            { _CIA1_SUBSET,         CIA1 }, </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>            { _CIA2_SUBSET,         CIA2 }, </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>            { _IO1_SUBSET,          IO1}, </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>            { _IO2_SUBSET,          IO2}, </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>            { _KERNELROM_SUBSET,    KernelROM }, </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>            { _KERNELRAM_SUBSET,    KernelRAM }</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>        });</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="comment">// And same like the VICII chips sees it...</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="comment">// Bank 0</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* Bank0RAM0 = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>        (_BANK0RAM0_SUBSET, RAM, 0x0000, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0x00 }, <span class="keyword">false</span>), 0x1000);</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* Bank0CharROM = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>        (_BANK0CHARROM_SUBSET, CHARROM, 0x0000, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0x10 }, <span class="keyword">false</span>), 0x1000);</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* Bank0RAM1 = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>        (_BANK0RAM1_SUBSET, RAM, 0x2000, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0x20 }, <span class="keyword">false</span>), 0x2000);</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <span class="comment">// Bank 1</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* Bank1RAM = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>        (_BANK1RAM_SUBSET, RAM, 0x4000, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0x40 }, <span class="keyword">false</span>), 0x4000);</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <span class="comment">// Bank 2</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* Bank2RAM0 = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>        (_BANK2RAM0_SUBSET, RAM, 0x8000, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0x80 }, <span class="keyword">false</span>), 0x1000);</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* Bank2CharROM = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>        (_BANK2CHARROM_SUBSET, CHARROM, 0x0000, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0x90 }, <span class="keyword">false</span>), 0x1000);</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* Bank2RAM1 = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>        (_BANK2RAM1_SUBSET, RAM, 0xa000, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0xa0 }, <span class="keyword">false</span>), 0x2000);</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <span class="comment">// Bank 3</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a>* Bank3RAM = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>        (_BANK3RAM_SUBSET, RAM, 0xc000, <a class="code hl_class" href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a> ({ 0x00, 0xc0 }, <span class="keyword">false</span>), 0x4000);</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="comment">// The map with the subsets from the VICII perspective</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <a class="code hl_typedef" href="namespace_m_c_h_emul.html#a2b42ea266478de0cb53dc723141a2556">MCHEmul::PhisicalStorageSubsets</a> vicIIsubsets (</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>        {</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>            { _BANK0RAM0_SUBSET,    Bank0RAM0 },</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>            { _BANK0CHARROM_SUBSET, Bank0CharROM},</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>            { _BANK0RAM1_SUBSET,    Bank0RAM1 },</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>            { _BANK1RAM_SUBSET,     Bank1RAM },</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>            { _BANK2RAM0_SUBSET,    Bank2RAM0 },</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>            { _BANK2CHARROM_SUBSET, Bank2CharROM},</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>            { _BANK2RAM1_SUBSET,    Bank2RAM1 },</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>            { _BANK3RAM_SUBSET,     Bank3RAM }</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>        });</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <span class="comment">// A map with all the subsets possible...</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <a class="code hl_typedef" href="namespace_m_c_h_emul.html#a2b42ea266478de0cb53dc723141a2556">MCHEmul::PhisicalStorageSubsets</a> allsubsets (</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>        {</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>            { _PAGEZERO_SUBSET,     PageZero }, </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>            { _STACK_SUBSET,        Stack }, </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>            { _RAM0_SUBSET,         RAM0 }, </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>            { _BASICROM_SUBSET,     BasicROM }, </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>            { _BASICRAM_SUBSET,     BasicRAM }, </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>            { _RAM1_SUBSET,         RAM1 }, </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>            { _CHARROM_SUBSET,      CharROM }, </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>            { _VICREGS_SUBSET,      VICIIRegisters }, </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>            { _SIDREGS_SUBSET,      SIDRegisters }, </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>            { _COLOR_SUBSET,        ColorRAM }, </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>            { _CIA1_SUBSET,         CIA1 }, </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>            { _CIA2_SUBSET,         CIA2 }, </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>            { _IO1_SUBSET,          IO1}, </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>            { _IO2_SUBSET,          IO2}, </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>            { _KERNELROM_SUBSET,    KernelROM }, </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>            { _KERNELRAM_SUBSET,    KernelRAM },</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>            { _BANK0RAM0_SUBSET,    Bank0RAM0 },</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>            { _BANK0CHARROM_SUBSET, Bank0CharROM},</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>            { _BANK0RAM1_SUBSET,    Bank0RAM1 },</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>            { _BANK1RAM_SUBSET,     Bank1RAM },</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>            { _BANK2RAM0_SUBSET,    Bank2RAM0 },</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>            { _BANK2CHARROM_SUBSET, Bank2CharROM},</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>            { _BANK2RAM1_SUBSET,    Bank2RAM1 },</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>            { _BANK3RAM_SUBSET,     Bank3RAM }</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>        });</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    <span class="comment">// Then the views...</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    <span class="comment">// From the CPU side...</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_memory_view.html">MCHEmul::MemoryView</a>* CPUView = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_memory_view.html">MCHEmul::MemoryView</a> (_CPU_VIEW, cpusubsets);</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    <span class="comment">// ...and from the VICII</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_memory_view.html">MCHEmul::MemoryView</a>* VICIIView = <span class="keyword">new</span> <a class="code hl_class" href="class_m_c_h_emul_1_1_memory_view.html">MCHEmul::MemoryView</a> (_VICII_VIEW, vicIIsubsets);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <span class="comment">// ...and finally the memory that is the result...</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <a class="code hl_class" href="class_m_c_h_emul_1_1_memory_1_1_content.html">MCHEmul::Memory::Content</a> result;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    result.<a class="code hl_variable" href="class_m_c_h_emul_1_1_memory_1_1_content.html#a8c166ae546533d9c9b502c853da3d8c0">_phisicalStorages</a> = storages;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    result.<a class="code hl_variable" href="class_m_c_h_emul_1_1_memory_1_1_content.html#a5fa3b5264947bd2d5e39d3bb3a1cfd9a">_subsets</a> = allsubsets;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    result.<a class="code hl_variable" href="class_m_c_h_emul_1_1_memory_1_1_content.html#a3db9c170aad2dfef51863bbd68bad038">_views</a> = <a class="code hl_typedef" href="namespace_m_c_h_emul.html#a6a4da83f99658225156fa7d4fbac88cc">MCHEmul::MemoryViews</a> (</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>        {</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>            { _CPU_VIEW, CPUView },</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>            { _VICII_VIEW, VICIIView }</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>        });</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>    <span class="keywordflow">return</span> (result);</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>}</div>
<div class="ttc" id="a_c64_2_memory_8hpp_html"><div class="ttname"><a href="_c64_2_memory_8hpp.html">Memory.hpp</a></div></div>
<div class="ttc" id="a_c_i_a1_registers_8hpp_html"><div class="ttname"><a href="_c_i_a1_registers_8hpp.html">CIA1Registers.hpp</a></div></div>
<div class="ttc" id="a_c_i_a2_registers_8hpp_html"><div class="ttname"><a href="_c_i_a2_registers_8hpp.html">CIA2Registers.hpp</a></div></div>
<div class="ttc" id="a_color_memory_8hpp_html"><div class="ttname"><a href="_color_memory_8hpp.html">ColorMemory.hpp</a></div></div>
<div class="ttc" id="a_v_i_c_i_i_registers_8hpp_html"><div class="ttname"><a href="_v_i_c_i_i_registers_8hpp.html">VICIIRegisters.hpp</a></div></div>
<div class="ttc" id="aclass_c64_1_1_c_i_a1_registers_html"><div class="ttname"><a href="class_c64_1_1_c_i_a1_registers.html">C64::CIA1Registers</a></div><div class="ttdef"><b>Definition:</b> <a href="_c_i_a1_registers_8hpp_source.html#l00027">CIA1Registers.hpp:28</a></div></div>
<div class="ttc" id="aclass_c64_1_1_c_i_a2_registers_html"><div class="ttname"><a href="class_c64_1_1_c_i_a2_registers.html">C64::CIA2Registers</a></div><div class="ttdef"><b>Definition:</b> <a href="_c_i_a2_registers_8hpp_source.html#l00027">CIA2Registers.hpp:28</a></div></div>
<div class="ttc" id="aclass_c64_1_1_color_r_a_m_memory_html"><div class="ttname"><a href="class_c64_1_1_color_r_a_m_memory.html">C64::ColorRAMMemory</a></div><div class="ttdef"><b>Definition:</b> <a href="_color_memory_8hpp_source.html#l00022">ColorMemory.hpp:23</a></div></div>
<div class="ttc" id="aclass_c64_1_1_memory_html"><div class="ttname"><a href="class_c64_1_1_memory.html">C64::Memory</a></div><div class="ttdef"><b>Definition:</b> <a href="_c64_2_memory_8hpp_source.html#l00022">Memory.hpp:23</a></div></div>
<div class="ttc" id="aclass_c64_1_1_memory_html_a8dc72c506f5a5000a02af10bf114f9da"><div class="ttname"><a href="class_c64_1_1_memory.html#a8dc72c506f5a5000a02af10bf114f9da">C64::Memory::_CHARROM_SUBSET</a></div><div class="ttdeci">static const int _CHARROM_SUBSET</div><div class="ttdef"><b>Definition:</b> <a href="_c64_2_memory_8hpp_source.html#l00039">Memory.hpp:39</a></div></div>
<div class="ttc" id="aclass_c64_1_1_memory_html_ab4b99d8819a957c2ae60b85ba2f6a7dd"><div class="ttname"><a href="class_c64_1_1_memory.html#ab4b99d8819a957c2ae60b85ba2f6a7dd">C64::Memory::_BASICROM_SUBSET</a></div><div class="ttdeci">static const int _BASICROM_SUBSET</div><div class="ttdef"><b>Definition:</b> <a href="_c64_2_memory_8hpp_source.html#l00036">Memory.hpp:36</a></div></div>
<div class="ttc" id="aclass_c64_1_1_memory_html_acd0820d055243e0e32a17bbb0c06c77a"><div class="ttname"><a href="class_c64_1_1_memory.html#acd0820d055243e0e32a17bbb0c06c77a">C64::Memory::initialize</a></div><div class="ttdeci">virtual bool initialize() override</div><div class="ttdef"><b>Definition:</b> <a href="_c64_2_memory_8cpp_source.html#l00032">Memory.cpp:32</a></div></div>
<div class="ttc" id="aclass_c64_1_1_memory_html_ada8dbf6c7b1e4e61a11b522b940fcb7c"><div class="ttname"><a href="class_c64_1_1_memory.html#ada8dbf6c7b1e4e61a11b522b940fcb7c">C64::Memory::_BANK2CHARROM_SUBSET</a></div><div class="ttdeci">static const int _BANK2CHARROM_SUBSET</div><div class="ttdef"><b>Definition:</b> <a href="_c64_2_memory_8hpp_source.html#l00055">Memory.hpp:55</a></div></div>
<div class="ttc" id="aclass_c64_1_1_memory_html_ae0a16640952c2b50d169e932bbbddc3c"><div class="ttname"><a href="class_c64_1_1_memory.html#ae0a16640952c2b50d169e932bbbddc3c">C64::Memory::Memory</a></div><div class="ttdeci">Memory()</div><div class="ttdef"><b>Definition:</b> <a href="_c64_2_memory_8cpp_source.html#l00008">Memory.cpp:8</a></div></div>
<div class="ttc" id="aclass_c64_1_1_memory_html_ae862eee30b842875bb1f2e0bdb91d6ad"><div class="ttname"><a href="class_c64_1_1_memory.html#ae862eee30b842875bb1f2e0bdb91d6ad">C64::Memory::_BANK0CHARROM_SUBSET</a></div><div class="ttdeci">static const int _BANK0CHARROM_SUBSET</div><div class="ttdef"><b>Definition:</b> <a href="_c64_2_memory_8hpp_source.html#l00051">Memory.hpp:51</a></div></div>
<div class="ttc" id="aclass_c64_1_1_memory_html_aff2f9569faa5d6c2141dfacdaf7160bf"><div class="ttname"><a href="class_c64_1_1_memory.html#aff2f9569faa5d6c2141dfacdaf7160bf">C64::Memory::_KERNELROM_SUBSET</a></div><div class="ttdeci">static const int _KERNELROM_SUBSET</div><div class="ttdef"><b>Definition:</b> <a href="_c64_2_memory_8hpp_source.html#l00047">Memory.hpp:47</a></div></div>
<div class="ttc" id="aclass_c64_1_1_v_i_c_i_i_registers_html"><div class="ttname"><a href="class_c64_1_1_v_i_c_i_i_registers.html">C64::VICIIRegisters</a></div><div class="ttdef"><b>Definition:</b> <a href="_v_i_c_i_i_registers_8hpp_source.html#l00025">VICIIRegisters.hpp:26</a></div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_address_html"><div class="ttname"><a href="class_m_c_h_emul_1_1_address.html">MCHEmul::Address</a></div><div class="ttdef"><b>Definition:</b> <a href="_address_8hpp_source.html#l00027">Address.hpp:28</a></div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_memory_1_1_content_html"><div class="ttname"><a href="class_m_c_h_emul_1_1_memory_1_1_content.html">MCHEmul::Memory::Content</a></div><div class="ttdef"><b>Definition:</b> <a href="_c_o_r_e_2_memory_8hpp_source.html#l00297">Memory.hpp:298</a></div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_memory_1_1_content_html_a3db9c170aad2dfef51863bbd68bad038"><div class="ttname"><a href="class_m_c_h_emul_1_1_memory_1_1_content.html#a3db9c170aad2dfef51863bbd68bad038">MCHEmul::Memory::Content::_views</a></div><div class="ttdeci">MemoryViews _views</div><div class="ttdef"><b>Definition:</b> <a href="_c_o_r_e_2_memory_8hpp_source.html#l00354">Memory.hpp:354</a></div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_memory_1_1_content_html_a5fa3b5264947bd2d5e39d3bb3a1cfd9a"><div class="ttname"><a href="class_m_c_h_emul_1_1_memory_1_1_content.html#a5fa3b5264947bd2d5e39d3bb3a1cfd9a">MCHEmul::Memory::Content::_subsets</a></div><div class="ttdeci">PhisicalStorageSubsets _subsets</div><div class="ttdef"><b>Definition:</b> <a href="_c_o_r_e_2_memory_8hpp_source.html#l00353">Memory.hpp:353</a></div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_memory_1_1_content_html_a8c166ae546533d9c9b502c853da3d8c0"><div class="ttname"><a href="class_m_c_h_emul_1_1_memory_1_1_content.html#a8c166ae546533d9c9b502c853da3d8c0">MCHEmul::Memory::Content::_phisicalStorages</a></div><div class="ttdeci">PhisicalStorages _phisicalStorages</div><div class="ttdef"><b>Definition:</b> <a href="_c_o_r_e_2_memory_8hpp_source.html#l00352">Memory.hpp:352</a></div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_memory_html_a223ed1aacea29bf69f3c1780b83bb30e"><div class="ttname"><a href="class_m_c_h_emul_1_1_memory.html#a223ed1aacea29bf69f3c1780b83bb30e">MCHEmul::Memory::subset</a></div><div class="ttdeci">const PhisicalStorageSubset * subset(int id) const</div><div class="ttdef"><b>Definition:</b> <a href="_c_o_r_e_2_memory_8hpp_source.html#l00384">Memory.hpp:384</a></div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_memory_html_a7a32021b9a9a1b8e6ffb48a11a3bfea0"><div class="ttname"><a href="class_m_c_h_emul_1_1_memory.html#a7a32021b9a9a1b8e6ffb48a11a3bfea0">MCHEmul::Memory::_lastError</a></div><div class="ttdeci">unsigned int _lastError</div><div class="ttdef"><b>Definition:</b> <a href="_c_o_r_e_2_memory_8hpp_source.html#l00461">Memory.hpp:461</a></div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_memory_html_aaf28a195f180da4795746ab51c135070"><div class="ttname"><a href="class_m_c_h_emul_1_1_memory.html#aaf28a195f180da4795746ab51c135070">MCHEmul::Memory::loadInto</a></div><div class="ttdeci">bool loadInto(const std::string &amp;fN, const Address &amp;a)</div><div class="ttdef"><b>Definition:</b> <a href="_c_o_r_e_2_memory_8hpp_source.html#l00439">Memory.hpp:439</a></div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_memory_html_ac1aaad333ce6410b4a5d0d42ac9728e8"><div class="ttname"><a href="class_m_c_h_emul_1_1_memory.html#ac1aaad333ce6410b4a5d0d42ac9728e8">MCHEmul::Memory::lastError</a></div><div class="ttdeci">unsigned int lastError() const</div><div class="ttdef"><b>Definition:</b> <a href="_c_o_r_e_2_memory_8hpp_source.html#l00443">Memory.hpp:443</a></div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_memory_html_ae86228095efa537b295ee8059aba7946"><div class="ttname"><a href="class_m_c_h_emul_1_1_memory.html#ae86228095efa537b295ee8059aba7946">MCHEmul::Memory::initialize</a></div><div class="ttdeci">virtual bool initialize()</div><div class="ttdef"><b>Definition:</b> <a href="_c_o_r_e_2_memory_8hpp_source.html#l00436">Memory.hpp:436</a></div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_memory_view_html"><div class="ttname"><a href="class_m_c_h_emul_1_1_memory_view.html">MCHEmul::MemoryView</a></div><div class="ttdef"><b>Definition:</b> <a href="_c_o_r_e_2_memory_8hpp_source.html#l00222">Memory.hpp:223</a></div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_phisical_storage_html"><div class="ttname"><a href="class_m_c_h_emul_1_1_phisical_storage.html">MCHEmul::PhisicalStorage</a></div><div class="ttdef"><b>Definition:</b> <a href="_c_o_r_e_2_memory_8hpp_source.html#l00034">Memory.hpp:35</a></div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_phisical_storage_html_af465c5cb3419553700d9c2afd5c77aaea91c66a4044c50802f76fd9070c09ba2a"><div class="ttname"><a href="class_m_c_h_emul_1_1_phisical_storage.html#af465c5cb3419553700d9c2afd5c77aaea91c66a4044c50802f76fd9070c09ba2a">MCHEmul::PhisicalStorage::Type::_RAM</a></div><div class="ttdeci">@ _RAM</div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_phisical_storage_html_af465c5cb3419553700d9c2afd5c77aaeac31ea1a52ec4200b85d92919d2cf30f0"><div class="ttname"><a href="class_m_c_h_emul_1_1_phisical_storage.html#af465c5cb3419553700d9c2afd5c77aaeac31ea1a52ec4200b85d92919d2cf30f0">MCHEmul::PhisicalStorage::Type::_ROM</a></div><div class="ttdeci">@ _ROM</div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_phisical_storage_subset_html"><div class="ttname"><a href="class_m_c_h_emul_1_1_phisical_storage_subset.html">MCHEmul::PhisicalStorageSubset</a></div><div class="ttdef"><b>Definition:</b> <a href="_c_o_r_e_2_memory_8hpp_source.html#l00100">Memory.hpp:101</a></div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_stack_html"><div class="ttname"><a href="class_m_c_h_emul_1_1_stack.html">MCHEmul::Stack</a></div><div class="ttdef"><b>Definition:</b> <a href="_stack_8hpp_source.html#l00021">Stack.hpp:22</a></div></div>
<div class="ttc" id="aclass_m_c_h_emul_1_1_u_byte_html"><div class="ttname"><a href="class_m_c_h_emul_1_1_u_byte.html">MCHEmul::UByte</a></div><div class="ttdef"><b>Definition:</b> <a href="_u_byte_8hpp_source.html#l00024">UByte.hpp:25</a></div></div>
<div class="ttc" id="anamespace_c64_html"><div class="ttname"><a href="namespace_c64.html">C64</a></div><div class="ttdef"><b>Definition:</b> <a href="_c64_8hpp_source.html#l00021">C64.hpp:22</a></div></div>
<div class="ttc" id="anamespace_m_c_h_emul_html"><div class="ttname"><a href="namespace_m_c_h_emul.html">MCHEmul</a></div><div class="ttdef"><b>Definition:</b> <a href="_compiler_8hpp_source.html#l00021">Compiler.hpp:22</a></div></div>
<div class="ttc" id="anamespace_m_c_h_emul_html_a2452068c0e21c3108aef52522fe68f44"><div class="ttname"><a href="namespace_m_c_h_emul.html#a2452068c0e21c3108aef52522fe68f44">MCHEmul::PhisicalStorages</a></div><div class="ttdeci">std::map&lt; int, PhisicalStorage * &gt; PhisicalStorages</div><div class="ttdef"><b>Definition:</b> <a href="_c_o_r_e_2_memory_8hpp_source.html#l00096">Memory.hpp:96</a></div></div>
<div class="ttc" id="anamespace_m_c_h_emul_html_a2b42ea266478de0cb53dc723141a2556"><div class="ttname"><a href="namespace_m_c_h_emul.html#a2b42ea266478de0cb53dc723141a2556">MCHEmul::PhisicalStorageSubsets</a></div><div class="ttdeci">std::map&lt; int, PhisicalStorageSubset * &gt; PhisicalStorageSubsets</div><div class="ttdef"><b>Definition:</b> <a href="_c_o_r_e_2_memory_8hpp_source.html#l00217">Memory.hpp:217</a></div></div>
<div class="ttc" id="anamespace_m_c_h_emul_html_a6a4da83f99658225156fa7d4fbac88cc"><div class="ttname"><a href="namespace_m_c_h_emul.html#a6a4da83f99658225156fa7d4fbac88cc">MCHEmul::MemoryViews</a></div><div class="ttdeci">std::map&lt; int, MemoryView * &gt; MemoryViews</div><div class="ttdef"><b>Definition:</b> <a href="_c_o_r_e_2_memory_8hpp_source.html#l00284">Memory.hpp:284</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_d4057336e43d2d7f911b2d63d508ab93.html">C64</a></li><li class="navelem"><a class="el" href="_c64_2_memory_8cpp.html">Memory.cpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
