[1] JEDEC Solid State Technology Association and others, “JEDEC Standard: DDR4 SDRAM,” JESD79-4, Sep, 2012.
[2] D. U. Lee et al., “25.2 A 1.2V 8Gb 8-channel 128GB/s High-Bandwidth
Memory (HBM) Stacked DRAM with Effective Microbump I/O Test
Methods Using 29nm Process and TSV,” in ISSCC’14, pp. 432–433.
[3] J. Jeddeloh and B. Keeth, “Hybrid Memory Cube New DRAM Architecture Increases Density and Performance,” in VLSIT’12, pp. 87–88.
[4] S. Pugsley et al., “NDC: Analyzing the Impact of 3D-Stacked Memory+Logic Devices on MapReduce Workloads,” in ISPASS’14, pp. 190–
200.
[5] L. Nai et al., “GraphPIM: Enabling Instruction-Level PIM Offloading
in Graph Computing Frameworks,” in HPCA’17, pp. 457–468.
[6] D. Zhang et al., “TOP-PIM: Throughput-Oriented Programmable Processing in Memory,” in HPDC’14, pp. 85–98.
[7] G. Kim et al., “Memory-Centric System Interconnect Design with
Hybrid Memory Cubes,” in PACT’13, pp. 145–156.
[8] K. Hsieh et al., “Transparent Offloading and Mapping (TOM): Enabling
Programmer-Transparent Near-data Processing in GPU Systems,” in
ISCA’16, pp. 204–216.
[9] J. Schmidt et al., “Exploring Time and Energy for Complex Accesses
to a Hybrid Memory Cube,” in MEMSYS’16, pp. 142–150.
[10] K. Z. Ibrahim et al., “Characterizing the Performance of Hybrid
Memory Cube Using ApexMAP Application Probes,” in MEMSYS’16,
pp. 429–436.
[11] M. Gokhale et al., “Hybrid Memory Cube Performance Characterization
on Data-Centric Workloads,” in IA3’15, pp. 7:1–7:8.
[12] Y. Zhu et al., “Integrated Thermal Analysis for Processing In DieStacking Memory,” in MEMSYS’16, pp. 402–414.
[13] Y. Eckert et al., “Thermal Feasibility of Die-Stacked Processing in
Memory,” in WoNDP’14.
[14] J. Macri, “AMD’s Next Generation GPU and High Bandwidth Memory
Architecture: FURY,” in HCS’15, pp. 1–26.
[15] HMC Consortium, “Hybrid Memory Cube Specification 1.1,” Retrieved
from hybridmemorycube.org, [Online; accessed 6/1/17].
[16] PicoComputing, “AC-510 HPC Module,” http://picocomputing.com/ac510-superprocessor-module/, [Online; accessed 6/1/17].
[17] HMC Consortium, “Hybrid Memory Cube Specification 2.0,” Retrieved
from hybridmemorycube.org, [Online; accessed 6/1/17].
[18] HMC Consortium, “Hybrid Memory Cube Specification 1.0,” Retrieved
from hybridmemorycube.org, [Online; accessed 6/1/17].
[19] T. Pawlowski, “Hybrid Memory Cube (HMC),” in HCS’11, pp. 1–24.
[20] PicoComputing, “SC6-Mini,” http://picocomputing.com/products/
picocube/picomini/, [Online; accessed 6/1/17].
[21] PicoComputing, “EX700 Backplane,” http://picocomputing.com/
products/backplanes/ex-700/, [Online; accessed 6/1/17].
[22] FLIR, “FLIR One Thermal Camera,” http://www.flir.com/flirone/iosandroid/, [Online; accessed 6/1/17].
[23] E. Bogatin et al., Roadmaps of Packaging Technology. Integrated
Circuit Engineering, 1997.
[24] PicoComputing, “Pico Framework Documentation,” http:
//picocomputing.zendesk.com/hc/, [Online; accessed 6/1/17].
[25] PicoComputing, “HMC Controller IP,” [Online; accessed 6/1/17].
[26] Rosenfeld, Paul, “Performance Exploration of the Hybrid Memory
Cube,” Ph.D. dissertation, University of Maryland, College Park, 2014.
[27] D. Lee et al., “Simultaneous Multi-Layer Access: Improving 3DStacked Memory Bandwidth at Low Cost,” TACO, vol. 12, no. 4, pp.
63:1–63:29, 2016.
[28] J.-S. Kim et al., “A 1.2 V 12.8 GB/s 2 Gb Mobile Wide-I/O DRAM
With 4 x 128 I/Os Using TSV Based Stacking,” Journal of Solid-State
Circuits, vol. 47, no. 1, pp. 107–116, 2012.
[29] P. Rosenfeld et al., “Peering Over the Memory Wall: Design Space and
Performance Analysis of the Hybrid Memory Cube,” Technical Report
UMD-SCA-2012-10-01, University of Maryland, Tech. Rep.

