
bno08x_sh2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007aec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  08007c7c  08007c7c  00008c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d38  08007d38  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007d38  08007d38  00008d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d40  08007d40  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d40  08007d40  00008d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d44  08007d44  00008d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08007d48  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009068  2**0
                  CONTENTS
 10 .bss          00001180  20000068  20000068  00009068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200011e8  200011e8  00009068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013fa2  00000000  00000000  00009098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000029f0  00000000  00000000  0001d03a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001400  00000000  00000000  0001fa30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f80  00000000  00000000  00020e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000224c9  00000000  00000000  00021db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014f54  00000000  00000000  00044279  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1923  00000000  00000000  000591cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012aaf0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005c8c  00000000  00000000  0012ab34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  001307c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007c64 	.word	0x08007c64

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08007c64 	.word	0x08007c64

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <sh2_hal_init>:

i2c_hal_t sh2_hal;
i2c_hal_t dfu_hal;

sh2_Hal_t *sh2_hal_init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
    // Get instance of i2c hal suitable for SH2 on BNO08x
    return shtp_i2c_hal_init(&sh2_hal, false, ADDR_SH2_0);
 80005a0:	224a      	movs	r2, #74	@ 0x4a
 80005a2:	2100      	movs	r1, #0
 80005a4:	4802      	ldr	r0, [pc, #8]	@ (80005b0 <sh2_hal_init+0x14>)
 80005a6:	f000 fc6b 	bl	8000e80 <shtp_i2c_hal_init>
 80005aa:	4603      	mov	r3, r0
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	20000084 	.word	0x20000084

080005b4 <enableInts>:

// ------------------------------------------------------------------------
// Private methods

static void enableInts(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
    // Enable INTN interrupt
    HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80005b8:	2009      	movs	r0, #9
 80005ba:	f003 f99e 	bl	80038fa <HAL_NVIC_EnableIRQ>

    // Enable I2C interrupts
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80005be:	201f      	movs	r0, #31
 80005c0:	f003 f99b 	bl	80038fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80005c4:	2020      	movs	r0, #32
 80005c6:	f003 f998 	bl	80038fa <HAL_NVIC_EnableIRQ>
}
 80005ca:	bf00      	nop
 80005cc:	bd80      	pop	{r7, pc}

080005ce <disableInts>:

static void disableInts(void)
{
 80005ce:	b580      	push	{r7, lr}
 80005d0:	af00      	add	r7, sp, #0
    // Disable I2C interrupts
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 80005d2:	2020      	movs	r0, #32
 80005d4:	f003 f99f 	bl	8003916 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 80005d8:	201f      	movs	r0, #31
 80005da:	f003 f99c 	bl	8003916 <HAL_NVIC_DisableIRQ>

    // Disable INTN interrupt line
    HAL_NVIC_DisableIRQ(EXTI3_IRQn);
 80005de:	2009      	movs	r0, #9
 80005e0:	f003 f999 	bl	8003916 <HAL_NVIC_DisableIRQ>
}
 80005e4:	bf00      	nop
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <enableI2cInts>:

static void enableI2cInts(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
    // Enable I2C interrupts
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80005ec:	201f      	movs	r0, #31
 80005ee:	f003 f984 	bl	80038fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80005f2:	2020      	movs	r0, #32
 80005f4:	f003 f981 	bl	80038fa <HAL_NVIC_EnableIRQ>
}
 80005f8:	bf00      	nop
 80005fa:	bd80      	pop	{r7, pc}

080005fc <disableI2cInts>:

static void disableI2cInts(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
    // Disable I2C interrupts
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8000600:	2020      	movs	r0, #32
 8000602:	f003 f988 	bl	8003916 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8000606:	201f      	movs	r0, #31
 8000608:	f003 f985 	bl	8003916 <HAL_NVIC_DisableIRQ>
}
 800060c:	bf00      	nop
 800060e:	bd80      	pop	{r7, pc}

08000610 <hal_init_gpio>:

static void hal_init_gpio(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b088      	sub	sp, #32
 8000614:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000616:	2300      	movs	r3, #0
 8000618:	60bb      	str	r3, [r7, #8]
 800061a:	4b49      	ldr	r3, [pc, #292]	@ (8000740 <hal_init_gpio+0x130>)
 800061c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061e:	4a48      	ldr	r2, [pc, #288]	@ (8000740 <hal_init_gpio+0x130>)
 8000620:	f043 0301 	orr.w	r3, r3, #1
 8000624:	6313      	str	r3, [r2, #48]	@ 0x30
 8000626:	4b46      	ldr	r3, [pc, #280]	@ (8000740 <hal_init_gpio+0x130>)
 8000628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062a:	f003 0301 	and.w	r3, r3, #1
 800062e:	60bb      	str	r3, [r7, #8]
 8000630:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000632:	2300      	movs	r3, #0
 8000634:	607b      	str	r3, [r7, #4]
 8000636:	4b42      	ldr	r3, [pc, #264]	@ (8000740 <hal_init_gpio+0x130>)
 8000638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063a:	4a41      	ldr	r2, [pc, #260]	@ (8000740 <hal_init_gpio+0x130>)
 800063c:	f043 0302 	orr.w	r3, r3, #2
 8000640:	6313      	str	r3, [r2, #48]	@ 0x30
 8000642:	4b3f      	ldr	r3, [pc, #252]	@ (8000740 <hal_init_gpio+0x130>)
 8000644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000646:	f003 0302 	and.w	r3, r3, #2
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	687b      	ldr	r3, [r7, #4]

    /* Configure PS0_WAKEN */
    HAL_GPIO_WritePin(PS0_WAKEN_PORT, PS0_WAKEN_PIN, GPIO_PIN_RESET);
 800064e:	2200      	movs	r2, #0
 8000650:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000654:	483b      	ldr	r0, [pc, #236]	@ (8000744 <hal_init_gpio+0x134>)
 8000656:	f003 fc41 	bl	8003edc <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = PS0_WAKEN_PIN;
 800065a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800065e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000660:	2301      	movs	r3, #1
 8000662:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000664:	2300      	movs	r3, #0
 8000666:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000668:	2300      	movs	r3, #0
 800066a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PS0_WAKEN_PORT, &GPIO_InitStruct);
 800066c:	f107 030c 	add.w	r3, r7, #12
 8000670:	4619      	mov	r1, r3
 8000672:	4834      	ldr	r0, [pc, #208]	@ (8000744 <hal_init_gpio+0x134>)
 8000674:	f003 f99a 	bl	80039ac <HAL_GPIO_Init>

    /* Configure PS1 */
    HAL_GPIO_WritePin(PS1_PORT, PS1_PIN, GPIO_PIN_SET);
 8000678:	2201      	movs	r2, #1
 800067a:	2101      	movs	r1, #1
 800067c:	4831      	ldr	r0, [pc, #196]	@ (8000744 <hal_init_gpio+0x134>)
 800067e:	f003 fc2d 	bl	8003edc <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = PS1_PIN;
 8000682:	2301      	movs	r3, #1
 8000684:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000686:	2301      	movs	r3, #1
 8000688:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068a:	2300      	movs	r3, #0
 800068c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068e:	2300      	movs	r3, #0
 8000690:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PS1_PORT, &GPIO_InitStruct);
 8000692:	f107 030c 	add.w	r3, r7, #12
 8000696:	4619      	mov	r1, r3
 8000698:	482a      	ldr	r0, [pc, #168]	@ (8000744 <hal_init_gpio+0x134>)
 800069a:	f003 f987 	bl	80039ac <HAL_GPIO_Init>

    /* Configure RSTN*/
    HAL_GPIO_WritePin(RSTN_PORT, RSTN_PIN, GPIO_PIN_RESET);
 800069e:	2200      	movs	r2, #0
 80006a0:	2120      	movs	r1, #32
 80006a2:	4828      	ldr	r0, [pc, #160]	@ (8000744 <hal_init_gpio+0x134>)
 80006a4:	f003 fc1a 	bl	8003edc <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = RSTN_PIN;
 80006a8:	2320      	movs	r3, #32
 80006aa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ac:	2301      	movs	r3, #1
 80006ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b0:	2300      	movs	r3, #0
 80006b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b4:	2300      	movs	r3, #0
 80006b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(RSTN_PORT, &GPIO_InitStruct);
 80006b8:	f107 030c 	add.w	r3, r7, #12
 80006bc:	4619      	mov	r1, r3
 80006be:	4821      	ldr	r0, [pc, #132]	@ (8000744 <hal_init_gpio+0x134>)
 80006c0:	f003 f974 	bl	80039ac <HAL_GPIO_Init>

    /* Configure BOOTN */
    HAL_GPIO_WritePin(BOOTN_PORT, BOOTN_PIN, GPIO_PIN_SET);
 80006c4:	2201      	movs	r2, #1
 80006c6:	2120      	movs	r1, #32
 80006c8:	481e      	ldr	r0, [pc, #120]	@ (8000744 <hal_init_gpio+0x134>)
 80006ca:	f003 fc07 	bl	8003edc <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = BOOTN_PIN;
 80006ce:	2320      	movs	r3, #32
 80006d0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d2:	2301      	movs	r3, #1
 80006d4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d6:	2300      	movs	r3, #0
 80006d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006da:	2300      	movs	r3, #0
 80006dc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BOOTN_PORT, &GPIO_InitStruct);
 80006de:	f107 030c 	add.w	r3, r7, #12
 80006e2:	4619      	mov	r1, r3
 80006e4:	4817      	ldr	r0, [pc, #92]	@ (8000744 <hal_init_gpio+0x134>)
 80006e6:	f003 f961 	bl	80039ac <HAL_GPIO_Init>

    /*Configure GPIO pin : INTN */
    GPIO_InitStruct.Pin = INTN_PIN;
 80006ea:	2308      	movs	r3, #8
 80006ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006ee:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006f4:	2301      	movs	r3, #1
 80006f6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(INTN_PORT, &GPIO_InitStruct);
 80006f8:	f107 030c 	add.w	r3, r7, #12
 80006fc:	4619      	mov	r1, r3
 80006fe:	4811      	ldr	r0, [pc, #68]	@ (8000744 <hal_init_gpio+0x134>)
 8000700:	f003 f954 	bl	80039ac <HAL_GPIO_Init>

    /*Configure GPIO pin : CLKSEL0_PIN */
    /* Set CLKSEL0 to 0 : FSP200 should use crystal for timing. */
    HAL_GPIO_WritePin(CLKSEL0_PORT, CLKSEL0_PIN, GPIO_PIN_RESET);
 8000704:	2200      	movs	r2, #0
 8000706:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800070a:	480e      	ldr	r0, [pc, #56]	@ (8000744 <hal_init_gpio+0x134>)
 800070c:	f003 fbe6 	bl	8003edc <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = CLKSEL0_PIN;
 8000710:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000714:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000716:	2301      	movs	r3, #1
 8000718:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071a:	2300      	movs	r3, #0
 800071c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800071e:	2303      	movs	r3, #3
 8000720:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(CLKSEL0_PORT, &GPIO_InitStruct);
 8000722:	f107 030c 	add.w	r3, r7, #12
 8000726:	4619      	mov	r1, r3
 8000728:	4806      	ldr	r0, [pc, #24]	@ (8000744 <hal_init_gpio+0x134>)
 800072a:	f003 f93f 	bl	80039ac <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 800072e:	2200      	movs	r2, #0
 8000730:	2105      	movs	r1, #5
 8000732:	2009      	movs	r0, #9
 8000734:	f003 f8c5 	bl	80038c2 <HAL_NVIC_SetPriority>
}
 8000738:	bf00      	nop
 800073a:	3720      	adds	r7, #32
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	40023800 	.word	0x40023800
 8000744:	40020400 	.word	0x40020400

08000748 <hal_init_i2c>:

static void hal_init_i2c(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    // Configure GPIO Pins for use with I2C
    // PB6 : I2C1_SCL
    // PB7 : I2C1_SDA
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800074e:	23c0      	movs	r3, #192	@ 0xc0
 8000750:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000752:	2312      	movs	r3, #18
 8000754:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000756:	2301      	movs	r3, #1
 8000758:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800075a:	2303      	movs	r3, #3
 800075c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800075e:	2304      	movs	r3, #4
 8000760:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000762:	1d3b      	adds	r3, r7, #4
 8000764:	4619      	mov	r1, r3
 8000766:	481f      	ldr	r0, [pc, #124]	@ (80007e4 <hal_init_i2c+0x9c>)
 8000768:	f003 f920 	bl	80039ac <HAL_GPIO_Init>

    // Peripheral clock enable
    __HAL_RCC_I2C1_CLK_ENABLE();
 800076c:	2300      	movs	r3, #0
 800076e:	603b      	str	r3, [r7, #0]
 8000770:	4b1d      	ldr	r3, [pc, #116]	@ (80007e8 <hal_init_i2c+0xa0>)
 8000772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000774:	4a1c      	ldr	r2, [pc, #112]	@ (80007e8 <hal_init_i2c+0xa0>)
 8000776:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800077a:	6413      	str	r3, [r2, #64]	@ 0x40
 800077c:	4b1a      	ldr	r3, [pc, #104]	@ (80007e8 <hal_init_i2c+0xa0>)
 800077e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000780:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000784:	603b      	str	r3, [r7, #0]
 8000786:	683b      	ldr	r3, [r7, #0]

    hi2c1.Instance = I2C1;
 8000788:	4b18      	ldr	r3, [pc, #96]	@ (80007ec <hal_init_i2c+0xa4>)
 800078a:	4a19      	ldr	r2, [pc, #100]	@ (80007f0 <hal_init_i2c+0xa8>)
 800078c:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 400000;
 800078e:	4b17      	ldr	r3, [pc, #92]	@ (80007ec <hal_init_i2c+0xa4>)
 8000790:	4a18      	ldr	r2, [pc, #96]	@ (80007f4 <hal_init_i2c+0xac>)
 8000792:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000794:	4b15      	ldr	r3, [pc, #84]	@ (80007ec <hal_init_i2c+0xa4>)
 8000796:	2200      	movs	r2, #0
 8000798:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 800079a:	4b14      	ldr	r3, [pc, #80]	@ (80007ec <hal_init_i2c+0xa4>)
 800079c:	2200      	movs	r2, #0
 800079e:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007a0:	4b12      	ldr	r3, [pc, #72]	@ (80007ec <hal_init_i2c+0xa4>)
 80007a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007a6:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 80007a8:	4b10      	ldr	r3, [pc, #64]	@ (80007ec <hal_init_i2c+0xa4>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 80007ae:	4b0f      	ldr	r3, [pc, #60]	@ (80007ec <hal_init_i2c+0xa4>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 80007b4:	4b0d      	ldr	r3, [pc, #52]	@ (80007ec <hal_init_i2c+0xa4>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 80007ba:	4b0c      	ldr	r3, [pc, #48]	@ (80007ec <hal_init_i2c+0xa4>)
 80007bc:	2200      	movs	r2, #0
 80007be:	621a      	str	r2, [r3, #32]

    HAL_I2C_Init(&hi2c1);
 80007c0:	480a      	ldr	r0, [pc, #40]	@ (80007ec <hal_init_i2c+0xa4>)
 80007c2:	f003 fba5 	bl	8003f10 <HAL_I2C_Init>

    // Set Priority for I2C IRQ and enable
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80007c6:	2200      	movs	r2, #0
 80007c8:	2105      	movs	r1, #5
 80007ca:	201f      	movs	r0, #31
 80007cc:	f003 f879 	bl	80038c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80007d0:	2200      	movs	r2, #0
 80007d2:	2105      	movs	r1, #5
 80007d4:	2020      	movs	r0, #32
 80007d6:	f003 f874 	bl	80038c2 <HAL_NVIC_SetPriority>
}
 80007da:	bf00      	nop
 80007dc:	3718      	adds	r7, #24
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40020400 	.word	0x40020400
 80007e8:	40023800 	.word	0x40023800
 80007ec:	20000544 	.word	0x20000544
 80007f0:	40005400 	.word	0x40005400
 80007f4:	00061a80 	.word	0x00061a80

080007f8 <hal_init_hw>:
    HAL_TIM_Base_Init(&htim2);
    HAL_TIM_Base_Start(&htim2);
}

static void hal_init_hw(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
    // hal_init_timer();
    hal_init_gpio();
 80007fc:	f7ff ff08 	bl	8000610 <hal_init_gpio>
    hal_init_i2c();
 8000800:	f7ff ffa2 	bl	8000748 <hal_init_i2c>
}
 8000804:	bf00      	nop
 8000806:	bd80      	pop	{r7, pc}

08000808 <bootn>:

static void bootn(bool state)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(BOOTN_PORT, BOOTN_PIN, 
 8000812:	79fb      	ldrb	r3, [r7, #7]
 8000814:	461a      	mov	r2, r3
 8000816:	2120      	movs	r1, #32
 8000818:	4803      	ldr	r0, [pc, #12]	@ (8000828 <bootn+0x20>)
 800081a:	f003 fb5f 	bl	8003edc <HAL_GPIO_WritePin>
                      state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 800081e:	bf00      	nop
 8000820:	3708      	adds	r7, #8
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	40020400 	.word	0x40020400

0800082c <rstn>:

static void rstn(bool state)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	4603      	mov	r3, r0
 8000834:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RSTN_PORT, RSTN_PIN, 
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	461a      	mov	r2, r3
 800083a:	2120      	movs	r1, #32
 800083c:	4803      	ldr	r0, [pc, #12]	@ (800084c <rstn+0x20>)
 800083e:	f003 fb4d 	bl	8003edc <HAL_GPIO_WritePin>
                      state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000842:	bf00      	nop
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	40020400 	.word	0x40020400

08000850 <ps0_waken>:

static void ps0_waken(bool state)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	4603      	mov	r3, r0
 8000858:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(PS0_WAKEN_PORT, PS0_WAKEN_PIN, 
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	461a      	mov	r2, r3
 800085e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000862:	4803      	ldr	r0, [pc, #12]	@ (8000870 <ps0_waken+0x20>)
 8000864:	f003 fb3a 	bl	8003edc <HAL_GPIO_WritePin>
                      state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000868:	bf00      	nop
 800086a:	3708      	adds	r7, #8
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	40020400 	.word	0x40020400

08000874 <ps1>:

static void ps1(bool state)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	4603      	mov	r3, r0
 800087c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(PS1_PORT, PS1_PIN, 
 800087e:	79fb      	ldrb	r3, [r7, #7]
 8000880:	461a      	mov	r2, r3
 8000882:	2101      	movs	r1, #1
 8000884:	4803      	ldr	r0, [pc, #12]	@ (8000894 <ps1+0x20>)
 8000886:	f003 fb29 	bl	8003edc <HAL_GPIO_WritePin>
                      state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 800088a:	bf00      	nop
 800088c:	3708      	adds	r7, #8
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40020400 	.word	0x40020400

08000898 <timeNowUs>:

static uint32_t timeNowUs(void)
{
 8000898:	b480      	push	{r7}
 800089a:	b085      	sub	sp, #20
 800089c:	af00      	add	r7, sp, #0
    uint32_t a = TIM2->CNT;
 800089e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80008a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008a4:	60fb      	str	r3, [r7, #12]
    uint32_t b = __HAL_TIM_GET_COUNTER(&htim2);
 80008a6:	4b08      	ldr	r3, [pc, #32]	@ (80008c8 <timeNowUs+0x30>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008ac:	60bb      	str	r3, [r7, #8]
    volatile void *inst = (void*)htim2.Instance;   // xem nó đang trỏ tới đâu
 80008ae:	4b06      	ldr	r3, [pc, #24]	@ (80008c8 <timeNowUs+0x30>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	607b      	str	r3, [r7, #4]
    volatile void *t2   = (void*)TIM2;
 80008b4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80008b8:	603b      	str	r3, [r7, #0]

    (void)a; (void)b; (void)inst; (void)t2;
    return b;
 80008ba:	68bb      	ldr	r3, [r7, #8]
}
 80008bc:	4618      	mov	r0, r3
 80008be:	3714      	adds	r7, #20
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr
 80008c8:	20000598 	.word	0x20000598

080008cc <delay_us>:

static void delay_us(uint32_t t)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b084      	sub	sp, #16
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
    uint32_t now = timeNowUs();
 80008d4:	f7ff ffe0 	bl	8000898 <timeNowUs>
 80008d8:	60f8      	str	r0, [r7, #12]
    uint32_t start = now;
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	60bb      	str	r3, [r7, #8]
    while ((now - start) < t)
 80008de:	e002      	b.n	80008e6 <delay_us+0x1a>
    {
        now = timeNowUs();
 80008e0:	f7ff ffda 	bl	8000898 <timeNowUs>
 80008e4:	60f8      	str	r0, [r7, #12]
    while ((now - start) < t)
 80008e6:	68fa      	ldr	r2, [r7, #12]
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	1ad3      	subs	r3, r2, r3
 80008ec:	687a      	ldr	r2, [r7, #4]
 80008ee:	429a      	cmp	r2, r3
 80008f0:	d8f6      	bhi.n	80008e0 <delay_us+0x14>
    }
}
 80008f2:	bf00      	nop
 80008f4:	bf00      	nop
 80008f6:	3710      	adds	r7, #16
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}

080008fc <reset_delay_us>:

static void reset_delay_us(uint32_t t)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
    volatile uint32_t now = timeNowUs();
 8000904:	f7ff ffc8 	bl	8000898 <timeNowUs>
 8000908:	4603      	mov	r3, r0
 800090a:	60fb      	str	r3, [r7, #12]
    volatile uint32_t start = now;
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	60bb      	str	r3, [r7, #8]
    while (((now - start) < t) && (inReset))
 8000910:	e003      	b.n	800091a <reset_delay_us+0x1e>
    {
        now = timeNowUs();
 8000912:	f7ff ffc1 	bl	8000898 <timeNowUs>
 8000916:	4603      	mov	r3, r0
 8000918:	60fb      	str	r3, [r7, #12]
    while (((now - start) < t) && (inReset))
 800091a:	68fa      	ldr	r2, [r7, #12]
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	1ad3      	subs	r3, r2, r3
 8000920:	687a      	ldr	r2, [r7, #4]
 8000922:	429a      	cmp	r2, r3
 8000924:	d904      	bls.n	8000930 <reset_delay_us+0x34>
 8000926:	4b04      	ldr	r3, [pc, #16]	@ (8000938 <reset_delay_us+0x3c>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	b2db      	uxtb	r3, r3
 800092c:	2b00      	cmp	r3, #0
 800092e:	d1f0      	bne.n	8000912 <reset_delay_us+0x16>
    }
}
 8000930:	bf00      	nop
 8000932:	3710      	adds	r7, #16
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	20000542 	.word	0x20000542

0800093c <HAL_I2C_MasterRxCpltCallback>:
// ----------------------------------------------------------------------------------
// Callbacks for ISR, I2C Operations
// ----------------------------------------------------------------------------------

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *pI2c)
{
 800093c:	b480      	push	{r7}
 800093e:	b085      	sub	sp, #20
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
    // read bus state just once for consistency.
    enum BusState_e busState = i2cBusState;
 8000944:	4b22      	ldr	r3, [pc, #136]	@ (80009d0 <HAL_I2C_MasterRxCpltCallback+0x94>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	73fb      	strb	r3, [r7, #15]
    
    // Read completed
    if (busState == BUS_READING_LEN)
 800094a:	7bfb      	ldrb	r3, [r7, #15]
 800094c:	2b02      	cmp	r3, #2
 800094e:	d11e      	bne.n	800098e <HAL_I2C_MasterRxCpltCallback+0x52>
    {
        // Len of payload is available, decide how long to do next read
        uint16_t len = (hdrBuf[0] + (hdrBuf[1] << 8)) & ~0x8000;
 8000950:	4b20      	ldr	r3, [pc, #128]	@ (80009d4 <HAL_I2C_MasterRxCpltCallback+0x98>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	461a      	mov	r2, r3
 8000956:	4b1f      	ldr	r3, [pc, #124]	@ (80009d4 <HAL_I2C_MasterRxCpltCallback+0x98>)
 8000958:	785b      	ldrb	r3, [r3, #1]
 800095a:	021b      	lsls	r3, r3, #8
 800095c:	b29b      	uxth	r3, r3
 800095e:	4413      	add	r3, r2
 8000960:	b29b      	uxth	r3, r3
 8000962:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000966:	81bb      	strh	r3, [r7, #12]
        if (len > sizeof(rxBuf))
 8000968:	89bb      	ldrh	r3, [r7, #12]
 800096a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800096e:	d904      	bls.n	800097a <HAL_I2C_MasterRxCpltCallback+0x3e>
        {
            // read only what will fit in rxBuf
            payloadLen = sizeof(rxBuf);
 8000970:	4b19      	ldr	r3, [pc, #100]	@ (80009d8 <HAL_I2C_MasterRxCpltCallback+0x9c>)
 8000972:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000976:	801a      	strh	r2, [r3, #0]
 8000978:	e002      	b.n	8000980 <HAL_I2C_MasterRxCpltCallback+0x44>
        }
        else
        {
            payloadLen = len;
 800097a:	4a17      	ldr	r2, [pc, #92]	@ (80009d8 <HAL_I2C_MasterRxCpltCallback+0x9c>)
 800097c:	89bb      	ldrh	r3, [r7, #12]
 800097e:	8013      	strh	r3, [r2, #0]
        }

        hdrBufLen = READ_LEN;
 8000980:	4b16      	ldr	r3, [pc, #88]	@ (80009dc <HAL_I2C_MasterRxCpltCallback+0xa0>)
 8000982:	2204      	movs	r2, #4
 8000984:	601a      	str	r2, [r3, #0]
        i2cBusState = BUS_GOT_LEN;
 8000986:	4b12      	ldr	r3, [pc, #72]	@ (80009d0 <HAL_I2C_MasterRxCpltCallback+0x94>)
 8000988:	2203      	movs	r2, #3
 800098a:	701a      	strb	r2, [r3, #0]
        // Transition back to idle state
        hdrBufLen = 0;
        rxBufLen = payloadLen;
        i2cBusState = BUS_IDLE;
    }
}
 800098c:	e019      	b.n	80009c2 <HAL_I2C_MasterRxCpltCallback+0x86>
    else if (busState == BUS_READING_TRANSFER)
 800098e:	7bfb      	ldrb	r3, [r7, #15]
 8000990:	2b04      	cmp	r3, #4
 8000992:	d108      	bne.n	80009a6 <HAL_I2C_MasterRxCpltCallback+0x6a>
        rxBufLen = payloadLen;
 8000994:	4b10      	ldr	r3, [pc, #64]	@ (80009d8 <HAL_I2C_MasterRxCpltCallback+0x9c>)
 8000996:	881b      	ldrh	r3, [r3, #0]
 8000998:	461a      	mov	r2, r3
 800099a:	4b11      	ldr	r3, [pc, #68]	@ (80009e0 <HAL_I2C_MasterRxCpltCallback+0xa4>)
 800099c:	601a      	str	r2, [r3, #0]
        i2cBusState = BUS_IDLE;
 800099e:	4b0c      	ldr	r3, [pc, #48]	@ (80009d0 <HAL_I2C_MasterRxCpltCallback+0x94>)
 80009a0:	2201      	movs	r2, #1
 80009a2:	701a      	strb	r2, [r3, #0]
}
 80009a4:	e00d      	b.n	80009c2 <HAL_I2C_MasterRxCpltCallback+0x86>
    else if (busState == BUS_READING_DFU)
 80009a6:	7bfb      	ldrb	r3, [r7, #15]
 80009a8:	2b06      	cmp	r3, #6
 80009aa:	d10a      	bne.n	80009c2 <HAL_I2C_MasterRxCpltCallback+0x86>
        hdrBufLen = 0;
 80009ac:	4b0b      	ldr	r3, [pc, #44]	@ (80009dc <HAL_I2C_MasterRxCpltCallback+0xa0>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	601a      	str	r2, [r3, #0]
        rxBufLen = payloadLen;
 80009b2:	4b09      	ldr	r3, [pc, #36]	@ (80009d8 <HAL_I2C_MasterRxCpltCallback+0x9c>)
 80009b4:	881b      	ldrh	r3, [r3, #0]
 80009b6:	461a      	mov	r2, r3
 80009b8:	4b09      	ldr	r3, [pc, #36]	@ (80009e0 <HAL_I2C_MasterRxCpltCallback+0xa4>)
 80009ba:	601a      	str	r2, [r3, #0]
        i2cBusState = BUS_IDLE;
 80009bc:	4b04      	ldr	r3, [pc, #16]	@ (80009d0 <HAL_I2C_MasterRxCpltCallback+0x94>)
 80009be:	2201      	movs	r2, #1
 80009c0:	701a      	strb	r2, [r3, #0]
}
 80009c2:	bf00      	nop
 80009c4:	3714      	adds	r7, #20
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	2000009d 	.word	0x2000009d
 80009d4:	200004a8 	.word	0x200004a8
 80009d8:	200004b0 	.word	0x200004b0
 80009dc:	200004ac 	.word	0x200004ac
 80009e0:	200004a4 	.word	0x200004a4

080009e4 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *i2c)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b085      	sub	sp, #20
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
    // read bus state just once for consistency.
    enum BusState_e busState = i2cBusState;
 80009ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000a18 <HAL_I2C_MasterTxCpltCallback+0x34>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	73fb      	strb	r3, [r7, #15]
    
    if (busState == BUS_WRITING)
 80009f2:	7bfb      	ldrb	r3, [r7, #15]
 80009f4:	2b05      	cmp	r3, #5
 80009f6:	d103      	bne.n	8000a00 <HAL_I2C_MasterTxCpltCallback+0x1c>
    {
        // Switch back to bus idle
        i2cBusState = BUS_IDLE;
 80009f8:	4b07      	ldr	r3, [pc, #28]	@ (8000a18 <HAL_I2C_MasterTxCpltCallback+0x34>)
 80009fa:	2201      	movs	r2, #1
 80009fc:	701a      	strb	r2, [r3, #0]
    else if (busState == BUS_WRITING_DFU)
    {
        // Switch back to bus idle
        i2cBusState = BUS_IDLE;
    }
}
 80009fe:	e005      	b.n	8000a0c <HAL_I2C_MasterTxCpltCallback+0x28>
    else if (busState == BUS_WRITING_DFU)
 8000a00:	7bfb      	ldrb	r3, [r7, #15]
 8000a02:	2b07      	cmp	r3, #7
 8000a04:	d102      	bne.n	8000a0c <HAL_I2C_MasterTxCpltCallback+0x28>
        i2cBusState = BUS_IDLE;
 8000a06:	4b04      	ldr	r3, [pc, #16]	@ (8000a18 <HAL_I2C_MasterTxCpltCallback+0x34>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	701a      	strb	r2, [r3, #0]
}
 8000a0c:	bf00      	nop
 8000a0e:	3714      	adds	r7, #20
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	2000009d 	.word	0x2000009d

08000a1c <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *i2c)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b084      	sub	sp, #16
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
    // Assume we will abort this operation.
    // (Gets reset if we determine we will retry.)
    bool abort = true;
 8000a24:	2301      	movs	r3, #1
 8000a26:	73fb      	strb	r3, [r7, #15]

    if (i2cRetries < MAX_RETRIES) {
 8000a28:	4b2a      	ldr	r3, [pc, #168]	@ (8000ad4 <HAL_I2C_ErrorCallback+0xb8>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	dc3e      	bgt.n	8000aae <HAL_I2C_ErrorCallback+0x92>
        // Re-issue the I2C operation
        i2cRetries++;
 8000a30:	4b28      	ldr	r3, [pc, #160]	@ (8000ad4 <HAL_I2C_ErrorCallback+0xb8>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	3301      	adds	r3, #1
 8000a36:	4a27      	ldr	r2, [pc, #156]	@ (8000ad4 <HAL_I2C_ErrorCallback+0xb8>)
 8000a38:	6013      	str	r3, [r2, #0]

        switch (i2cBusState) {
 8000a3a:	4b27      	ldr	r3, [pc, #156]	@ (8000ad8 <HAL_I2C_ErrorCallback+0xbc>)
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	b2db      	uxtb	r3, r3
 8000a40:	3b02      	subs	r3, #2
 8000a42:	2b05      	cmp	r3, #5
 8000a44:	d832      	bhi.n	8000aac <HAL_I2C_ErrorCallback+0x90>
 8000a46:	a201      	add	r2, pc, #4	@ (adr r2, 8000a4c <HAL_I2C_ErrorCallback+0x30>)
 8000a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a4c:	08000a83 	.word	0x08000a83
 8000a50:	08000aad 	.word	0x08000aad
 8000a54:	08000a97 	.word	0x08000a97
 8000a58:	08000a65 	.word	0x08000a65
 8000a5c:	08000a97 	.word	0x08000a97
 8000a60:	08000a65 	.word	0x08000a65
            case BUS_WRITING:
            case BUS_WRITING_DFU:
                // Set up write operation
                delay_us(I2C_WRITE_DELAY_US);
 8000a64:	200a      	movs	r0, #10
 8000a66:	f7ff ff31 	bl	80008cc <delay_us>
                HAL_I2C_Master_Transmit_IT(&hi2c1, i2cAddr, txBuf, txBufLen);
 8000a6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000adc <HAL_I2C_ErrorCallback+0xc0>)
 8000a6c:	8819      	ldrh	r1, [r3, #0]
 8000a6e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ae0 <HAL_I2C_ErrorCallback+0xc4>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	b29b      	uxth	r3, r3
 8000a74:	4a1b      	ldr	r2, [pc, #108]	@ (8000ae4 <HAL_I2C_ErrorCallback+0xc8>)
 8000a76:	481c      	ldr	r0, [pc, #112]	@ (8000ae8 <HAL_I2C_ErrorCallback+0xcc>)
 8000a78:	f003 fbd2 	bl	8004220 <HAL_I2C_Master_Transmit_IT>
                abort = false;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	73fb      	strb	r3, [r7, #15]
                break;
 8000a80:	e015      	b.n	8000aae <HAL_I2C_ErrorCallback+0x92>
            case BUS_READING_LEN:
                // Restart Read operation for header
                HAL_I2C_Master_Receive_IT(&hi2c1, i2cAddr, hdrBuf, READ_LEN);
 8000a82:	4b16      	ldr	r3, [pc, #88]	@ (8000adc <HAL_I2C_ErrorCallback+0xc0>)
 8000a84:	8819      	ldrh	r1, [r3, #0]
 8000a86:	2304      	movs	r3, #4
 8000a88:	4a18      	ldr	r2, [pc, #96]	@ (8000aec <HAL_I2C_ErrorCallback+0xd0>)
 8000a8a:	4817      	ldr	r0, [pc, #92]	@ (8000ae8 <HAL_I2C_ErrorCallback+0xcc>)
 8000a8c:	f003 fc6a 	bl	8004364 <HAL_I2C_Master_Receive_IT>
                abort = false;
 8000a90:	2300      	movs	r3, #0
 8000a92:	73fb      	strb	r3, [r7, #15]
                break;
 8000a94:	e00b      	b.n	8000aae <HAL_I2C_ErrorCallback+0x92>
            case BUS_READING_TRANSFER:
            case BUS_READING_DFU:
                // Restart read operation for transfer
                HAL_I2C_Master_Receive_IT(&hi2c1, i2cAddr, rxBuf, payloadLen);
 8000a96:	4b11      	ldr	r3, [pc, #68]	@ (8000adc <HAL_I2C_ErrorCallback+0xc0>)
 8000a98:	8819      	ldrh	r1, [r3, #0]
 8000a9a:	4b15      	ldr	r3, [pc, #84]	@ (8000af0 <HAL_I2C_ErrorCallback+0xd4>)
 8000a9c:	881b      	ldrh	r3, [r3, #0]
 8000a9e:	4a15      	ldr	r2, [pc, #84]	@ (8000af4 <HAL_I2C_ErrorCallback+0xd8>)
 8000aa0:	4811      	ldr	r0, [pc, #68]	@ (8000ae8 <HAL_I2C_ErrorCallback+0xcc>)
 8000aa2:	f003 fc5f 	bl	8004364 <HAL_I2C_Master_Receive_IT>
                abort = false;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	73fb      	strb	r3, [r7, #15]
                break;
 8000aaa:	e000      	b.n	8000aae <HAL_I2C_ErrorCallback+0x92>
            default:
                // No operation in progress from other states.
                break;
 8000aac:	bf00      	nop
        }
    }

    // If we didn't retry above, we should abort now.
    if (abort) {
 8000aae:	7bfb      	ldrb	r3, [r7, #15]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d00b      	beq.n	8000acc <HAL_I2C_ErrorCallback+0xb0>
        hdrBufLen = 0;
 8000ab4:	4b10      	ldr	r3, [pc, #64]	@ (8000af8 <HAL_I2C_ErrorCallback+0xdc>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
        rxBufLen = 0;
 8000aba:	4b10      	ldr	r3, [pc, #64]	@ (8000afc <HAL_I2C_ErrorCallback+0xe0>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
        txBufLen = 0;
 8000ac0:	4b07      	ldr	r3, [pc, #28]	@ (8000ae0 <HAL_I2C_ErrorCallback+0xc4>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
        i2cBusState = BUS_IDLE;
 8000ac6:	4b04      	ldr	r3, [pc, #16]	@ (8000ad8 <HAL_I2C_ErrorCallback+0xbc>)
 8000ac8:	2201      	movs	r2, #1
 8000aca:	701a      	strb	r2, [r3, #0]
    }
}
 8000acc:	bf00      	nop
 8000ace:	3710      	adds	r7, #16
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	2000053c 	.word	0x2000053c
 8000ad8:	2000009d 	.word	0x2000009d
 8000adc:	20000540 	.word	0x20000540
 8000ae0:	20000534 	.word	0x20000534
 8000ae4:	200004b4 	.word	0x200004b4
 8000ae8:	20000544 	.word	0x20000544
 8000aec:	200004a8 	.word	0x200004a8
 8000af0:	200004b0 	.word	0x200004b0
 8000af4:	200000a4 	.word	0x200000a4
 8000af8:	200004ac 	.word	0x200004ac
 8000afc:	200004a4 	.word	0x200004a4

08000b00 <I2C1_EV_IRQHandler>:
}


// Handle I2C1 EV IRQ, passing it to STM32 HAL library
void I2C1_EV_IRQHandler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8000b04:	4802      	ldr	r0, [pc, #8]	@ (8000b10 <I2C1_EV_IRQHandler+0x10>)
 8000b06:	f003 fcd7 	bl	80044b8 <HAL_I2C_EV_IRQHandler>
}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	20000544 	.word	0x20000544

08000b14 <I2C1_ER_IRQHandler>:

// Handle I2C1 ER IRQ, passing it to STM32 HAL library
void I2C1_ER_IRQHandler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8000b18:	4802      	ldr	r0, [pc, #8]	@ (8000b24 <I2C1_ER_IRQHandler+0x10>)
 8000b1a:	f003 fe3e 	bl	800479a <HAL_I2C_ER_IRQHandler>
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	20000544 	.word	0x20000544

08000b28 <shtp_i2c_hal_open>:

// ------------------------------------------------------------------------
// SH2 HAL Methods

static int shtp_i2c_hal_open(sh2_Hal_t *self_)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
    // cast sh2_hal_t pointer to i2c_hal_t
    i2c_hal_t *self = (i2c_hal_t *)self_;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	60fb      	str	r3, [r7, #12]

    if (isOpen)
 8000b34:	4b28      	ldr	r3, [pc, #160]	@ (8000bd8 <shtp_i2c_hal_open+0xb0>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d002      	beq.n	8000b42 <shtp_i2c_hal_open+0x1a>
    {
        return SH2_ERR;
 8000b3c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b40:	e045      	b.n	8000bce <shtp_i2c_hal_open+0xa6>
    }

    i2cBusState = BUS_INIT;
 8000b42:	4b26      	ldr	r3, [pc, #152]	@ (8000bdc <shtp_i2c_hal_open+0xb4>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	701a      	strb	r2, [r3, #0]
    i2cAddr = self->i2c_addr << 1;
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	7d5b      	ldrb	r3, [r3, #21]
 8000b4c:	005b      	lsls	r3, r3, #1
 8000b4e:	b29a      	uxth	r2, r3
 8000b50:	4b23      	ldr	r3, [pc, #140]	@ (8000be0 <shtp_i2c_hal_open+0xb8>)
 8000b52:	801a      	strh	r2, [r3, #0]

    isOpen = true;
 8000b54:	4b20      	ldr	r3, [pc, #128]	@ (8000bd8 <shtp_i2c_hal_open+0xb0>)
 8000b56:	2201      	movs	r2, #1
 8000b58:	701a      	strb	r2, [r3, #0]

    // Init hardware peripherals
    hal_init_hw();
 8000b5a:	f7ff fe4d 	bl	80007f8 <hal_init_hw>

    // Hold in reset, not for DFU
    rstn(false);
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f7ff fe64 	bl	800082c <rstn>

    inReset = true;  // will change back to false when INTN serviced
 8000b64:	4b1f      	ldr	r3, [pc, #124]	@ (8000be4 <shtp_i2c_hal_open+0xbc>)
 8000b66:	2201      	movs	r2, #1
 8000b68:	701a      	strb	r2, [r3, #0]

    // transition to idle state
    i2cBusState = BUS_IDLE;
 8000b6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bdc <shtp_i2c_hal_open+0xb4>)
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	701a      	strb	r2, [r3, #0]

    // Clear rx, tx buffers
    rxBufLen = 0;
 8000b70:	4b1d      	ldr	r3, [pc, #116]	@ (8000be8 <shtp_i2c_hal_open+0xc0>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
    hdrBufLen = 0;
 8000b76:	4b1d      	ldr	r3, [pc, #116]	@ (8000bec <shtp_i2c_hal_open+0xc4>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
    rxDataReady = false;
 8000b7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf0 <shtp_i2c_hal_open+0xc8>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	701a      	strb	r2, [r3, #0]

    // To boot in SHTP-I2C mode, must have PS1=0, PS0=0.
    // PS1 is set via jumper.
    // PS0 will be 0 if PS0 jumper is 0 OR (PS1 jumper is 1 AND PS0_WAKEN sig is 0)
    // So we set PS0_WAKEN signal to 0 just in case PS1 jumper is in 1 position.
    ps0_waken(false);
 8000b82:	2000      	movs	r0, #0
 8000b84:	f7ff fe64 	bl	8000850 <ps0_waken>
    ps1(false);
 8000b88:	2000      	movs	r0, #0
 8000b8a:	f7ff fe73 	bl	8000874 <ps1>

    // Set BOOTN according to whether we need to DFU
    bootn(!self->dfu);
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	7d1b      	ldrb	r3, [r3, #20]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	bf14      	ite	ne
 8000b96:	2301      	movne	r3, #1
 8000b98:	2300      	moveq	r3, #0
 8000b9a:	b2db      	uxtb	r3, r3
 8000b9c:	f083 0301 	eor.w	r3, r3, #1
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	f003 0301 	and.w	r3, r3, #1
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff fe2d 	bl	8000808 <bootn>

    // Delay for RESET_DELAY_US to ensure reset takes effect
    delay_us(RESET_DELAY_US);
 8000bae:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000bb2:	f7ff fe8b 	bl	80008cc <delay_us>

    enableInts();
 8000bb6:	f7ff fcfd 	bl	80005b4 <enableInts>

    // Deassert reset
    rstn(1);
 8000bba:	2001      	movs	r0, #1
 8000bbc:	f7ff fe36 	bl	800082c <rstn>

    // Wait for INTN to be asserted
    reset_delay_us(START_DELAY_US);
 8000bc0:	480c      	ldr	r0, [pc, #48]	@ (8000bf4 <shtp_i2c_hal_open+0xcc>)
 8000bc2:	f7ff fe9b 	bl	80008fc <reset_delay_us>

    // Deassert BOOTN after device is done rebooting
    bootn(true);
 8000bc6:	2001      	movs	r0, #1
 8000bc8:	f7ff fe1e 	bl	8000808 <bootn>

    return SH2_OK;
 8000bcc:	2300      	movs	r3, #0
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3710      	adds	r7, #16
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	2000009c 	.word	0x2000009c
 8000bdc:	2000009d 	.word	0x2000009d
 8000be0:	20000540 	.word	0x20000540
 8000be4:	20000542 	.word	0x20000542
 8000be8:	200004a4 	.word	0x200004a4
 8000bec:	200004ac 	.word	0x200004ac
 8000bf0:	20000538 	.word	0x20000538
 8000bf4:	003d0900 	.word	0x003d0900

08000bf8 <shtp_i2c_hal_close>:

static void shtp_i2c_hal_close(sh2_Hal_t *self_)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
    i2cBusState = BUS_INIT;
 8000c00:	4b18      	ldr	r3, [pc, #96]	@ (8000c64 <shtp_i2c_hal_close+0x6c>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	701a      	strb	r2, [r3, #0]
    delay_us(1000);  // Give any in-flight I2C operations a chance to finish.
 8000c06:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c0a:	f7ff fe5f 	bl	80008cc <delay_us>

    // Hold sensor hub in reset
    rstn(false);
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f7ff fe0c 	bl	800082c <rstn>
    bootn(true);
 8000c14:	2001      	movs	r0, #1
 8000c16:	f7ff fdf7 	bl	8000808 <bootn>

    // Deinit I2C peripheral
    HAL_I2C_DeInit(&hi2c1);
 8000c1a:	4813      	ldr	r0, [pc, #76]	@ (8000c68 <shtp_i2c_hal_close+0x70>)
 8000c1c:	f003 fabc 	bl	8004198 <HAL_I2C_DeInit>

    // Disable interrupts
    disableInts();
 8000c20:	f7ff fcd5 	bl	80005ce <disableInts>

    // Deinit timer
    __HAL_TIM_DISABLE(&htim2);
 8000c24:	4b11      	ldr	r3, [pc, #68]	@ (8000c6c <shtp_i2c_hal_close+0x74>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	6a1a      	ldr	r2, [r3, #32]
 8000c2a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8000c2e:	4013      	ands	r3, r2
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d10f      	bne.n	8000c54 <shtp_i2c_hal_close+0x5c>
 8000c34:	4b0d      	ldr	r3, [pc, #52]	@ (8000c6c <shtp_i2c_hal_close+0x74>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	6a1a      	ldr	r2, [r3, #32]
 8000c3a:	f240 4344 	movw	r3, #1092	@ 0x444
 8000c3e:	4013      	ands	r3, r2
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d107      	bne.n	8000c54 <shtp_i2c_hal_close+0x5c>
 8000c44:	4b09      	ldr	r3, [pc, #36]	@ (8000c6c <shtp_i2c_hal_close+0x74>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	4b08      	ldr	r3, [pc, #32]	@ (8000c6c <shtp_i2c_hal_close+0x74>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f022 0201 	bic.w	r2, r2, #1
 8000c52:	601a      	str	r2, [r3, #0]

    isOpen = false;
 8000c54:	4b06      	ldr	r3, [pc, #24]	@ (8000c70 <shtp_i2c_hal_close+0x78>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	701a      	strb	r2, [r3, #0]
}
 8000c5a:	bf00      	nop
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	2000009d 	.word	0x2000009d
 8000c68:	20000544 	.word	0x20000544
 8000c6c:	20000598 	.word	0x20000598
 8000c70:	2000009c 	.word	0x2000009c

08000c74 <shtp_i2c_hal_read>:

static int shtp_i2c_hal_read(sh2_Hal_t *self_, uint8_t *pBuffer, unsigned len, uint32_t *t)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b086      	sub	sp, #24
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	60f8      	str	r0, [r7, #12]
 8000c7c:	60b9      	str	r1, [r7, #8]
 8000c7e:	607a      	str	r2, [r7, #4]
 8000c80:	603b      	str	r3, [r7, #0]
    int retval = 0;
 8000c82:	2300      	movs	r3, #0
 8000c84:	617b      	str	r3, [r7, #20]

    disableInts();
 8000c86:	f7ff fca2 	bl	80005ce <disableInts>
    
    // read bus state just once for consistency.
    enum BusState_e busState = i2cBusState;
 8000c8a:	4b47      	ldr	r3, [pc, #284]	@ (8000da8 <shtp_i2c_hal_read+0x134>)
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	74fb      	strb	r3, [r7, #19]

    if (hdrBufLen > 0)
 8000c90:	4b46      	ldr	r3, [pc, #280]	@ (8000dac <shtp_i2c_hal_read+0x138>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d01d      	beq.n	8000cd4 <shtp_i2c_hal_read+0x60>
    {
        // There is data in hdrBuf to return to SHTP layer
        if (len < hdrBufLen)
 8000c98:	4b44      	ldr	r3, [pc, #272]	@ (8000dac <shtp_i2c_hal_read+0x138>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	687a      	ldr	r2, [r7, #4]
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	d206      	bcs.n	8000cb0 <shtp_i2c_hal_read+0x3c>
        {
            // Client buffer too small!
            // Discard what was read
            hdrBufLen = 0;
 8000ca2:	4b42      	ldr	r3, [pc, #264]	@ (8000dac <shtp_i2c_hal_read+0x138>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
            retval = SH2_ERR_BAD_PARAM;
 8000ca8:	f06f 0301 	mvn.w	r3, #1
 8000cac:	617b      	str	r3, [r7, #20]
 8000cae:	e032      	b.n	8000d16 <shtp_i2c_hal_read+0xa2>
        }
        else
        {
            // Copy data to the client buffer
            memcpy(pBuffer, hdrBuf, hdrBufLen);
 8000cb0:	4b3e      	ldr	r3, [pc, #248]	@ (8000dac <shtp_i2c_hal_read+0x138>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	493e      	ldr	r1, [pc, #248]	@ (8000db0 <shtp_i2c_hal_read+0x13c>)
 8000cb8:	68b8      	ldr	r0, [r7, #8]
 8000cba:	f006 fa2a 	bl	8007112 <memcpy>
            retval = hdrBufLen;
 8000cbe:	4b3b      	ldr	r3, [pc, #236]	@ (8000dac <shtp_i2c_hal_read+0x138>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	617b      	str	r3, [r7, #20]
            hdrBufLen = 0;
 8000cc4:	4b39      	ldr	r3, [pc, #228]	@ (8000dac <shtp_i2c_hal_read+0x138>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
            *t = rxTimestamp_uS;
 8000cca:	4b3a      	ldr	r3, [pc, #232]	@ (8000db4 <shtp_i2c_hal_read+0x140>)
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	e020      	b.n	8000d16 <shtp_i2c_hal_read+0xa2>
        }
    }
    else if (rxBufLen > 0)
 8000cd4:	4b38      	ldr	r3, [pc, #224]	@ (8000db8 <shtp_i2c_hal_read+0x144>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d01c      	beq.n	8000d16 <shtp_i2c_hal_read+0xa2>
    {
        // There is data in rxBuf to return to SHTP layer
        if (len < rxBufLen)
 8000cdc:	4b36      	ldr	r3, [pc, #216]	@ (8000db8 <shtp_i2c_hal_read+0x144>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	687a      	ldr	r2, [r7, #4]
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d206      	bcs.n	8000cf4 <shtp_i2c_hal_read+0x80>
        {
            // Client buffer too small!
            // Discard what was read
            rxBufLen = 0;
 8000ce6:	4b34      	ldr	r3, [pc, #208]	@ (8000db8 <shtp_i2c_hal_read+0x144>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	601a      	str	r2, [r3, #0]
            retval = SH2_ERR_BAD_PARAM;
 8000cec:	f06f 0301 	mvn.w	r3, #1
 8000cf0:	617b      	str	r3, [r7, #20]
 8000cf2:	e010      	b.n	8000d16 <shtp_i2c_hal_read+0xa2>
        }
        else
        {
            // Copy data to the client buffer
            memcpy(pBuffer, rxBuf, rxBufLen);
 8000cf4:	4b30      	ldr	r3, [pc, #192]	@ (8000db8 <shtp_i2c_hal_read+0x144>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	4930      	ldr	r1, [pc, #192]	@ (8000dbc <shtp_i2c_hal_read+0x148>)
 8000cfc:	68b8      	ldr	r0, [r7, #8]
 8000cfe:	f006 fa08 	bl	8007112 <memcpy>
            retval = rxBufLen;
 8000d02:	4b2d      	ldr	r3, [pc, #180]	@ (8000db8 <shtp_i2c_hal_read+0x144>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	617b      	str	r3, [r7, #20]
            rxBufLen = 0;
 8000d08:	4b2b      	ldr	r3, [pc, #172]	@ (8000db8 <shtp_i2c_hal_read+0x144>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	601a      	str	r2, [r3, #0]
            *t = rxTimestamp_uS;
 8000d0e:	4b29      	ldr	r3, [pc, #164]	@ (8000db4 <shtp_i2c_hal_read+0x140>)
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	601a      	str	r2, [r3, #0]
        }
    }
    enableInts();
 8000d16:	f7ff fc4d 	bl	80005b4 <enableInts>

    // if sensor hub asserted INTN, data is ready
    if (rxDataReady)
 8000d1a:	4b29      	ldr	r3, [pc, #164]	@ (8000dc0 <shtp_i2c_hal_read+0x14c>)
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d03c      	beq.n	8000d9c <shtp_i2c_hal_read+0x128>
    {
        if ((busState == BUS_IDLE) && (hdrBufLen == 0))
 8000d22:	7cfb      	ldrb	r3, [r7, #19]
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d114      	bne.n	8000d52 <shtp_i2c_hal_read+0xde>
 8000d28:	4b20      	ldr	r3, [pc, #128]	@ (8000dac <shtp_i2c_hal_read+0x138>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d110      	bne.n	8000d52 <shtp_i2c_hal_read+0xde>
        {
            i2cRetries = 0;
 8000d30:	4b24      	ldr	r3, [pc, #144]	@ (8000dc4 <shtp_i2c_hal_read+0x150>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	601a      	str	r2, [r3, #0]
            rxDataReady = false;
 8000d36:	4b22      	ldr	r3, [pc, #136]	@ (8000dc0 <shtp_i2c_hal_read+0x14c>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	701a      	strb	r2, [r3, #0]
            i2cBusState = BUS_READING_LEN;
 8000d3c:	4b1a      	ldr	r3, [pc, #104]	@ (8000da8 <shtp_i2c_hal_read+0x134>)
 8000d3e:	2202      	movs	r2, #2
 8000d40:	701a      	strb	r2, [r3, #0]
            HAL_I2C_Master_Receive_IT(&hi2c1, i2cAddr, hdrBuf, READ_LEN);
 8000d42:	4b21      	ldr	r3, [pc, #132]	@ (8000dc8 <shtp_i2c_hal_read+0x154>)
 8000d44:	8819      	ldrh	r1, [r3, #0]
 8000d46:	2304      	movs	r3, #4
 8000d48:	4a19      	ldr	r2, [pc, #100]	@ (8000db0 <shtp_i2c_hal_read+0x13c>)
 8000d4a:	4820      	ldr	r0, [pc, #128]	@ (8000dcc <shtp_i2c_hal_read+0x158>)
 8000d4c:	f003 fb0a 	bl	8004364 <HAL_I2C_Master_Receive_IT>
 8000d50:	e024      	b.n	8000d9c <shtp_i2c_hal_read+0x128>
        }
        else if ((busState == BUS_GOT_LEN) && (rxBufLen == 0))
 8000d52:	7cfb      	ldrb	r3, [r7, #19]
 8000d54:	2b03      	cmp	r3, #3
 8000d56:	d121      	bne.n	8000d9c <shtp_i2c_hal_read+0x128>
 8000d58:	4b17      	ldr	r3, [pc, #92]	@ (8000db8 <shtp_i2c_hal_read+0x144>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d11d      	bne.n	8000d9c <shtp_i2c_hal_read+0x128>
        {
          // Copy the header from rxBuf to pBuffer.  retval = READ_LEN
            memcpy(pBuffer, hdrBuf, READ_LEN);
 8000d60:	4b13      	ldr	r3, [pc, #76]	@ (8000db0 <shtp_i2c_hal_read+0x13c>)
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	601a      	str	r2, [r3, #0]
            retval = READ_LEN;
 8000d68:	2304      	movs	r3, #4
 8000d6a:	617b      	str	r3, [r7, #20]
            hdrBufLen = 0;
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000dac <shtp_i2c_hal_read+0x138>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
            *t = rxTimestamp_uS;
 8000d72:	4b10      	ldr	r3, [pc, #64]	@ (8000db4 <shtp_i2c_hal_read+0x140>)
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	601a      	str	r2, [r3, #0]
            
            i2cRetries = 0;
 8000d7a:	4b12      	ldr	r3, [pc, #72]	@ (8000dc4 <shtp_i2c_hal_read+0x150>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
            rxDataReady = false;
 8000d80:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc0 <shtp_i2c_hal_read+0x14c>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	701a      	strb	r2, [r3, #0]
            i2cBusState = BUS_READING_TRANSFER;
 8000d86:	4b08      	ldr	r3, [pc, #32]	@ (8000da8 <shtp_i2c_hal_read+0x134>)
 8000d88:	2204      	movs	r2, #4
 8000d8a:	701a      	strb	r2, [r3, #0]
            HAL_I2C_Master_Receive_IT(&hi2c1, i2cAddr, rxBuf, payloadLen);
 8000d8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <shtp_i2c_hal_read+0x154>)
 8000d8e:	8819      	ldrh	r1, [r3, #0]
 8000d90:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd0 <shtp_i2c_hal_read+0x15c>)
 8000d92:	881b      	ldrh	r3, [r3, #0]
 8000d94:	4a09      	ldr	r2, [pc, #36]	@ (8000dbc <shtp_i2c_hal_read+0x148>)
 8000d96:	480d      	ldr	r0, [pc, #52]	@ (8000dcc <shtp_i2c_hal_read+0x158>)
 8000d98:	f003 fae4 	bl	8004364 <HAL_I2C_Master_Receive_IT>
        }
    }

    return retval;
 8000d9c:	697b      	ldr	r3, [r7, #20]
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3718      	adds	r7, #24
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	2000009d 	.word	0x2000009d
 8000dac:	200004ac 	.word	0x200004ac
 8000db0:	200004a8 	.word	0x200004a8
 8000db4:	200000a0 	.word	0x200000a0
 8000db8:	200004a4 	.word	0x200004a4
 8000dbc:	200000a4 	.word	0x200000a4
 8000dc0:	20000538 	.word	0x20000538
 8000dc4:	2000053c 	.word	0x2000053c
 8000dc8:	20000540 	.word	0x20000540
 8000dcc:	20000544 	.word	0x20000544
 8000dd0:	200004b0 	.word	0x200004b0

08000dd4 <shtp_i2c_hal_write>:

static int shtp_i2c_hal_write(sh2_Hal_t *self, uint8_t *pBuffer, unsigned len)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	607a      	str	r2, [r7, #4]
    int retval = 0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	617b      	str	r3, [r7, #20]

    // Validate parameters
    if ((pBuffer == 0) || (len == 0) || (len > sizeof(txBuf)))
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d005      	beq.n	8000df6 <shtp_i2c_hal_write+0x22>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d002      	beq.n	8000df6 <shtp_i2c_hal_write+0x22>
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2b80      	cmp	r3, #128	@ 0x80
 8000df4:	d902      	bls.n	8000dfc <shtp_i2c_hal_write+0x28>
    {
        return SH2_ERR_BAD_PARAM;
 8000df6:	f06f 0301 	mvn.w	r3, #1
 8000dfa:	e025      	b.n	8000e48 <shtp_i2c_hal_write+0x74>
    }

    // Disable I2C Interrupt for a moment so busState can't change
    disableI2cInts();
 8000dfc:	f7ff fbfe 	bl	80005fc <disableI2cInts>

    if (i2cBusState == BUS_IDLE)
 8000e00:	4b13      	ldr	r3, [pc, #76]	@ (8000e50 <shtp_i2c_hal_write+0x7c>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d11b      	bne.n	8000e42 <shtp_i2c_hal_write+0x6e>
    {
        i2cBusState = BUS_WRITING;
 8000e0a:	4b11      	ldr	r3, [pc, #68]	@ (8000e50 <shtp_i2c_hal_write+0x7c>)
 8000e0c:	2205      	movs	r2, #5
 8000e0e:	701a      	strb	r2, [r3, #0]

        // Set up write operation
        i2cRetries = 0;
 8000e10:	4b10      	ldr	r3, [pc, #64]	@ (8000e54 <shtp_i2c_hal_write+0x80>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
        txBufLen = len;
 8000e16:	4a10      	ldr	r2, [pc, #64]	@ (8000e58 <shtp_i2c_hal_write+0x84>)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6013      	str	r3, [r2, #0]
        memcpy(txBuf, pBuffer, len);
 8000e1c:	687a      	ldr	r2, [r7, #4]
 8000e1e:	68b9      	ldr	r1, [r7, #8]
 8000e20:	480e      	ldr	r0, [pc, #56]	@ (8000e5c <shtp_i2c_hal_write+0x88>)
 8000e22:	f006 f976 	bl	8007112 <memcpy>
        delay_us(I2C_WRITE_DELAY_US);
 8000e26:	200a      	movs	r0, #10
 8000e28:	f7ff fd50 	bl	80008cc <delay_us>
        HAL_I2C_Master_Transmit_IT(&hi2c1, i2cAddr, txBuf, txBufLen);
 8000e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e60 <shtp_i2c_hal_write+0x8c>)
 8000e2e:	8819      	ldrh	r1, [r3, #0]
 8000e30:	4b09      	ldr	r3, [pc, #36]	@ (8000e58 <shtp_i2c_hal_write+0x84>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	4a09      	ldr	r2, [pc, #36]	@ (8000e5c <shtp_i2c_hal_write+0x88>)
 8000e38:	480a      	ldr	r0, [pc, #40]	@ (8000e64 <shtp_i2c_hal_write+0x90>)
 8000e3a:	f003 f9f1 	bl	8004220 <HAL_I2C_Master_Transmit_IT>

        retval = len;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	617b      	str	r3, [r7, #20]
    }

    // re-enable interrupts
    enableI2cInts();
 8000e42:	f7ff fbd1 	bl	80005e8 <enableI2cInts>

    return retval;
 8000e46:	697b      	ldr	r3, [r7, #20]
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3718      	adds	r7, #24
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	2000009d 	.word	0x2000009d
 8000e54:	2000053c 	.word	0x2000053c
 8000e58:	20000534 	.word	0x20000534
 8000e5c:	200004b4 	.word	0x200004b4
 8000e60:	20000540 	.word	0x20000540
 8000e64:	20000544 	.word	0x20000544

08000e68 <shtp_i2c_hal_getTimeUs>:

static uint32_t shtp_i2c_hal_getTimeUs(sh2_Hal_t *self)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
    return timeNowUs();
 8000e70:	f7ff fd12 	bl	8000898 <timeNowUs>
 8000e74:	4603      	mov	r3, r0
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
	...

08000e80 <shtp_i2c_hal_init>:
{
    return timeNowUs();
}

sh2_Hal_t *shtp_i2c_hal_init(i2c_hal_t *pHal, bool dfu, uint8_t addr)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	460b      	mov	r3, r1
 8000e8a:	70fb      	strb	r3, [r7, #3]
 8000e8c:	4613      	mov	r3, r2
 8000e8e:	70bb      	strb	r3, [r7, #2]
    pHal->dfu = dfu;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	78fa      	ldrb	r2, [r7, #3]
 8000e94:	751a      	strb	r2, [r3, #20]
    pHal->i2c_addr = addr;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	78ba      	ldrb	r2, [r7, #2]
 8000e9a:	755a      	strb	r2, [r3, #21]

    pHal->sh2_hal.open = shtp_i2c_hal_open;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ec8 <shtp_i2c_hal_init+0x48>)
 8000ea0:	601a      	str	r2, [r3, #0]
    pHal->sh2_hal.close = shtp_i2c_hal_close;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4a09      	ldr	r2, [pc, #36]	@ (8000ecc <shtp_i2c_hal_init+0x4c>)
 8000ea6:	605a      	str	r2, [r3, #4]
    pHal->sh2_hal.read = shtp_i2c_hal_read;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	4a09      	ldr	r2, [pc, #36]	@ (8000ed0 <shtp_i2c_hal_init+0x50>)
 8000eac:	609a      	str	r2, [r3, #8]
    pHal->sh2_hal.write = shtp_i2c_hal_write;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4a08      	ldr	r2, [pc, #32]	@ (8000ed4 <shtp_i2c_hal_init+0x54>)
 8000eb2:	60da      	str	r2, [r3, #12]
    pHal->sh2_hal.getTimeUs = shtp_i2c_hal_getTimeUs;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	4a08      	ldr	r2, [pc, #32]	@ (8000ed8 <shtp_i2c_hal_init+0x58>)
 8000eb8:	611a      	str	r2, [r3, #16]

    return &pHal->sh2_hal;
 8000eba:	687b      	ldr	r3, [r7, #4]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	370c      	adds	r7, #12
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr
 8000ec8:	08000b29 	.word	0x08000b29
 8000ecc:	08000bf9 	.word	0x08000bf9
 8000ed0:	08000c75 	.word	0x08000c75
 8000ed4:	08000dd5 	.word	0x08000dd5
 8000ed8:	08000e69 	.word	0x08000e69

08000edc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee2:	f002 fb59 	bl	8003598 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee6:	f000 f81b 	bl	8000f20 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_TIM2_Init();
 8000eea:	f000 f883 	bl	8000ff4 <MX_TIM2_Init>
  HAL_TIM_Base_Start(&htim2);
 8000eee:	4809      	ldr	r0, [pc, #36]	@ (8000f14 <main+0x38>)
 8000ef0:	f005 fc90 	bl	8006814 <HAL_TIM_Base_Start>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  /* USER CODE BEGIN 2 */
  sh2_Hal_t *pHal = sh2_hal_init();
 8000ef4:	f7ff fb52 	bl	800059c <sh2_hal_init>
 8000ef8:	6078      	str	r0, [r7, #4]

  bno_reset();
 8000efa:	f000 f8e9 	bl	80010d0 <bno_reset>

  sh2_open(pHal, sh2_event_cb, NULL);
 8000efe:	2200      	movs	r2, #0
 8000f00:	4905      	ldr	r1, [pc, #20]	@ (8000f18 <main+0x3c>)
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f000 fbec 	bl	80016e0 <sh2_open>
  sh2_setSensorCallback(sh2_sensor_cb, NULL);
 8000f08:	2100      	movs	r1, #0
 8000f0a:	4804      	ldr	r0, [pc, #16]	@ (8000f1c <main+0x40>)
 8000f0c:	f000 fc82 	bl	8001814 <sh2_setSensorCallback>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f10:	bf00      	nop
 8000f12:	e7fd      	b.n	8000f10 <main+0x34>
 8000f14:	20000598 	.word	0x20000598
 8000f18:	0800108d 	.word	0x0800108d
 8000f1c:	080010b1 	.word	0x080010b1

08000f20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b094      	sub	sp, #80	@ 0x50
 8000f24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f26:	f107 0320 	add.w	r3, r7, #32
 8000f2a:	2230      	movs	r2, #48	@ 0x30
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f006 f873 	bl	800701a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f34:	f107 030c 	add.w	r3, r7, #12
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	609a      	str	r2, [r3, #8]
 8000f40:	60da      	str	r2, [r3, #12]
 8000f42:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f44:	2300      	movs	r3, #0
 8000f46:	60bb      	str	r3, [r7, #8]
 8000f48:	4b28      	ldr	r3, [pc, #160]	@ (8000fec <SystemClock_Config+0xcc>)
 8000f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f4c:	4a27      	ldr	r2, [pc, #156]	@ (8000fec <SystemClock_Config+0xcc>)
 8000f4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f52:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f54:	4b25      	ldr	r3, [pc, #148]	@ (8000fec <SystemClock_Config+0xcc>)
 8000f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f5c:	60bb      	str	r3, [r7, #8]
 8000f5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f60:	2300      	movs	r3, #0
 8000f62:	607b      	str	r3, [r7, #4]
 8000f64:	4b22      	ldr	r3, [pc, #136]	@ (8000ff0 <SystemClock_Config+0xd0>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a21      	ldr	r2, [pc, #132]	@ (8000ff0 <SystemClock_Config+0xd0>)
 8000f6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f6e:	6013      	str	r3, [r2, #0]
 8000f70:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff0 <SystemClock_Config+0xd0>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f78:	607b      	str	r3, [r7, #4]
 8000f7a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f80:	2301      	movs	r3, #1
 8000f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f84:	2310      	movs	r3, #16
 8000f86:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f90:	2308      	movs	r3, #8
 8000f92:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000f94:	23a8      	movs	r3, #168	@ 0xa8
 8000f96:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f98:	2302      	movs	r3, #2
 8000f9a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f9c:	2304      	movs	r3, #4
 8000f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fa0:	f107 0320 	add.w	r3, r7, #32
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f004 ff61 	bl	8005e6c <HAL_RCC_OscConfig>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000fb0:	f000 f8a4 	bl	80010fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fb4:	230f      	movs	r3, #15
 8000fb6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fb8:	2302      	movs	r3, #2
 8000fba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fc0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000fc4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fc6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000fcc:	f107 030c 	add.w	r3, r7, #12
 8000fd0:	2105      	movs	r1, #5
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f005 f9c2 	bl	800635c <HAL_RCC_ClockConfig>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000fde:	f000 f88d 	bl	80010fc <Error_Handler>
  }
}
 8000fe2:	bf00      	nop
 8000fe4:	3750      	adds	r7, #80	@ 0x50
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40023800 	.word	0x40023800
 8000ff0:	40007000 	.word	0x40007000

08000ff4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ffa:	f107 0308 	add.w	r3, r7, #8
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	605a      	str	r2, [r3, #4]
 8001004:	609a      	str	r2, [r3, #8]
 8001006:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001008:	463b      	mov	r3, r7
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001010:	4b1d      	ldr	r3, [pc, #116]	@ (8001088 <MX_TIM2_Init+0x94>)
 8001012:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001016:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001018:	4b1b      	ldr	r3, [pc, #108]	@ (8001088 <MX_TIM2_Init+0x94>)
 800101a:	2253      	movs	r2, #83	@ 0x53
 800101c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800101e:	4b1a      	ldr	r3, [pc, #104]	@ (8001088 <MX_TIM2_Init+0x94>)
 8001020:	2200      	movs	r2, #0
 8001022:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001024:	4b18      	ldr	r3, [pc, #96]	@ (8001088 <MX_TIM2_Init+0x94>)
 8001026:	f04f 32ff 	mov.w	r2, #4294967295
 800102a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800102c:	4b16      	ldr	r3, [pc, #88]	@ (8001088 <MX_TIM2_Init+0x94>)
 800102e:	2200      	movs	r2, #0
 8001030:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001032:	4b15      	ldr	r3, [pc, #84]	@ (8001088 <MX_TIM2_Init+0x94>)
 8001034:	2200      	movs	r2, #0
 8001036:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001038:	4813      	ldr	r0, [pc, #76]	@ (8001088 <MX_TIM2_Init+0x94>)
 800103a:	f005 fb9b 	bl	8006774 <HAL_TIM_Base_Init>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001044:	f000 f85a 	bl	80010fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001048:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800104c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800104e:	f107 0308 	add.w	r3, r7, #8
 8001052:	4619      	mov	r1, r3
 8001054:	480c      	ldr	r0, [pc, #48]	@ (8001088 <MX_TIM2_Init+0x94>)
 8001056:	f005 fc45 	bl	80068e4 <HAL_TIM_ConfigClockSource>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001060:	f000 f84c 	bl	80010fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001064:	2300      	movs	r3, #0
 8001066:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001068:	2300      	movs	r3, #0
 800106a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800106c:	463b      	mov	r3, r7
 800106e:	4619      	mov	r1, r3
 8001070:	4805      	ldr	r0, [pc, #20]	@ (8001088 <MX_TIM2_Init+0x94>)
 8001072:	f005 fe3f 	bl	8006cf4 <HAL_TIMEx_MasterConfigSynchronization>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800107c:	f000 f83e 	bl	80010fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001080:	bf00      	nop
 8001082:	3718      	adds	r7, #24
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20000598 	.word	0x20000598

0800108c <sh2_event_cb>:
}

/* USER CODE BEGIN 4 */

static void sh2_event_cb(void *cookie, sh2_AsyncEvent_t *pEvent)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
    (void)cookie;
    (void)pEvent;
    printf("SH2 event: %lu\n", pEvent->eventId);
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4619      	mov	r1, r3
 800109c:	4803      	ldr	r0, [pc, #12]	@ (80010ac <sh2_event_cb+0x20>)
 800109e:	f005 ff67 	bl	8006f70 <iprintf>

}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	08007c7c 	.word	0x08007c7c

080010b0 <sh2_sensor_cb>:

static void sh2_sensor_cb(void *cookie, sh2_SensorEvent_t *event)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b096      	sub	sp, #88	@ 0x58
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
    (void)cookie;

    sh2_SensorValue_t value;
    if (sh2_decodeSensorEvent(&value, event) == SH2_OK) {
 80010ba:	f107 0308 	add.w	r3, r7, #8
 80010be:	6839      	ldr	r1, [r7, #0]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f000 fbbd 	bl	8001840 <sh2_decodeSensorEvent>
    }
}
 80010c6:	bf00      	nop
 80010c8:	3758      	adds	r7, #88	@ 0x58
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
	...

080010d0 <bno_reset>:

static void bno_reset(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); // PB5 low
 80010d4:	2200      	movs	r2, #0
 80010d6:	2120      	movs	r1, #32
 80010d8:	4807      	ldr	r0, [pc, #28]	@ (80010f8 <bno_reset+0x28>)
 80010da:	f002 feff 	bl	8003edc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80010de:	200a      	movs	r0, #10
 80010e0:	f002 facc 	bl	800367c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);   // PB5 high
 80010e4:	2201      	movs	r2, #1
 80010e6:	2120      	movs	r1, #32
 80010e8:	4803      	ldr	r0, [pc, #12]	@ (80010f8 <bno_reset+0x28>)
 80010ea:	f002 fef7 	bl	8003edc <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80010ee:	2032      	movs	r0, #50	@ 0x32
 80010f0:	f002 fac4 	bl	800367c <HAL_Delay>
}
 80010f4:	bf00      	nop
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40020400 	.word	0x40020400

080010fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001100:	b672      	cpsid	i
}
 8001102:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001104:	bf00      	nop
 8001106:	e7fd      	b.n	8001104 <Error_Handler+0x8>

08001108 <opRx>:

    return rc;
}

static void opRx(sh2_t *pSh2, const uint8_t *payload, uint16_t len)
{ 
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	4613      	mov	r3, r2
 8001114:	80fb      	strh	r3, [r7, #6]
    if ((pSh2->pOp != 0) &&                      // An operation is in progress
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	69db      	ldr	r3, [r3, #28]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d00b      	beq.n	8001136 <opRx+0x2e>
        (pSh2->pOp->rx != 0)) {                  // and it has an rx method
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	69db      	ldr	r3, [r3, #28]
 8001122:	689b      	ldr	r3, [r3, #8]
    if ((pSh2->pOp != 0) &&                      // An operation is in progress
 8001124:	2b00      	cmp	r3, #0
 8001126:	d006      	beq.n	8001136 <opRx+0x2e>
        pSh2->pOp->rx(pSh2, payload, len);  // Call receive method
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	69db      	ldr	r3, [r3, #28]
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	88fa      	ldrh	r2, [r7, #6]
 8001130:	68b9      	ldr	r1, [r7, #8]
 8001132:	68f8      	ldr	r0, [r7, #12]
 8001134:	4798      	blx	r3
    }
}
 8001136:	bf00      	nop
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <opCompleted>:

static int opCompleted(sh2_t *pSh2, int status)
{
 800113e:	b480      	push	{r7}
 8001140:	b083      	sub	sp, #12
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
 8001146:	6039      	str	r1, [r7, #0]
    // Record status
    pSh2->opStatus = status;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	683a      	ldr	r2, [r7, #0]
 800114c:	621a      	str	r2, [r3, #32]

    // Signal that op is done.
    pSh2->pOp = 0;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2200      	movs	r2, #0
 8001152:	61da      	str	r2, [r3, #28]

    return SH2_OK;
 8001154:	2300      	movs	r3, #0
}
 8001156:	4618      	mov	r0, r3
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr

08001162 <opOnReset>:

static void opOnReset(sh2_t *pSh2)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
 8001168:	6078      	str	r0, [r7, #4]
    if (pSh2->pOp != 0) {
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	69db      	ldr	r3, [r3, #28]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d00f      	beq.n	8001192 <opOnReset+0x30>
        if (pSh2->pOp->onReset != 0) {
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	69db      	ldr	r3, [r3, #28]
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d005      	beq.n	8001188 <opOnReset+0x26>
            // This operation has its own reset handler so use it.
            pSh2->pOp->onReset(pSh2);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	69db      	ldr	r3, [r3, #28]
 8001180:	68db      	ldr	r3, [r3, #12]
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	4798      	blx	r3
        else {
            // No reset handler : abort the operation with SH2_ERR code
            opCompleted(pSh2, SH2_ERR);
        }
    }
}
 8001186:	e004      	b.n	8001192 <opOnReset+0x30>
            opCompleted(pSh2, SH2_ERR);
 8001188:	f04f 31ff 	mov.w	r1, #4294967295
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff ffd6 	bl	800113e <opCompleted>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
	...

0800119c <getReportLen>:

static uint8_t getReportLen(uint8_t reportId)
{
 800119c:	b480      	push	{r7}
 800119e:	b085      	sub	sp, #20
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	71fb      	strb	r3, [r7, #7]
    for (unsigned n = 0; n < ARRAY_LEN(sh2ReportLens); n++) {
 80011a6:	2300      	movs	r3, #0
 80011a8:	60fb      	str	r3, [r7, #12]
 80011aa:	e00f      	b.n	80011cc <getReportLen+0x30>
        if (sh2ReportLens[n].id == reportId) {
 80011ac:	4a0c      	ldr	r2, [pc, #48]	@ (80011e0 <getReportLen+0x44>)
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80011b4:	79fa      	ldrb	r2, [r7, #7]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d105      	bne.n	80011c6 <getReportLen+0x2a>
            return sh2ReportLens[n].len;
 80011ba:	4a09      	ldr	r2, [pc, #36]	@ (80011e0 <getReportLen+0x44>)
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	4413      	add	r3, r2
 80011c2:	785b      	ldrb	r3, [r3, #1]
 80011c4:	e006      	b.n	80011d4 <getReportLen+0x38>
    for (unsigned n = 0; n < ARRAY_LEN(sh2ReportLens); n++) {
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	3301      	adds	r3, #1
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	2b2f      	cmp	r3, #47	@ 0x2f
 80011d0:	d9ec      	bls.n	80011ac <getReportLen+0x10>
        }
    }

    return 0;
 80011d2:	2300      	movs	r3, #0
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	3714      	adds	r7, #20
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	08007c8c 	.word	0x08007c8c

080011e4 <sensorhubControlHdlr>:

static void sensorhubControlHdlr(void *cookie, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08a      	sub	sp, #40	@ 0x28
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	603b      	str	r3, [r7, #0]
 80011f0:	4613      	mov	r3, r2
 80011f2:	80fb      	strh	r3, [r7, #6]
    (void)timestamp;  // unused.
    
    sh2_t *pSh2 = (sh2_t *)cookie;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	61fb      	str	r3, [r7, #28]

    uint16_t cursor = 0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint32_t count = 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	623b      	str	r3, [r7, #32]
    CommandResp_t * pResp = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	61bb      	str	r3, [r7, #24]

    if (len == 0) {
 8001204:	88fb      	ldrh	r3, [r7, #6]
 8001206:	2b00      	cmp	r3, #0
 8001208:	f040 8094 	bne.w	8001334 <sensorhubControlHdlr+0x150>
        pSh2->emptyPayloads++;
 800120c:	69fb      	ldr	r3, [r7, #28]
 800120e:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 8001212:	1c5a      	adds	r2, r3, #1
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
        return;
 800121a:	e090      	b.n	800133e <sensorhubControlHdlr+0x15a>
    }

    while (cursor < len) {
        // Get next report id
        count++;
 800121c:	6a3b      	ldr	r3, [r7, #32]
 800121e:	3301      	adds	r3, #1
 8001220:	623b      	str	r3, [r7, #32]
        uint8_t reportId = payload[cursor];
 8001222:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001224:	68ba      	ldr	r2, [r7, #8]
 8001226:	4413      	add	r3, r2
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	75fb      	strb	r3, [r7, #23]

        // Determine report length
        uint8_t reportLen = getReportLen(reportId);
 800122c:	7dfb      	ldrb	r3, [r7, #23]
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff ffb4 	bl	800119c <getReportLen>
 8001234:	4603      	mov	r3, r0
 8001236:	75bb      	strb	r3, [r7, #22]
        if (reportLen == 0) {
 8001238:	7dbb      	ldrb	r3, [r7, #22]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d107      	bne.n	800124e <sensorhubControlHdlr+0x6a>
            // An unrecognized report id
            pSh2->unknownReportIds++;
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
 8001244:	1c5a      	adds	r2, r3, #1
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174
            return;
 800124c:	e077      	b.n	800133e <sensorhubControlHdlr+0x15a>
        }
        else {
            // Check for unsolicited initialize response
            if (reportId == SENSORHUB_COMMAND_RESP) {
 800124e:	7dfb      	ldrb	r3, [r7, #23]
 8001250:	2bf1      	cmp	r3, #241	@ 0xf1
 8001252:	d107      	bne.n	8001264 <sensorhubControlHdlr+0x80>
                pResp = (CommandResp_t *)(payload+cursor);
 8001254:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001256:	68ba      	ldr	r2, [r7, #8]
 8001258:	4413      	add	r3, r2
 800125a:	61bb      	str	r3, [r7, #24]
                if ((pResp->command == (SH2_CMD_INITIALIZE | SH2_INIT_UNSOLICITED)) &&
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	789b      	ldrb	r3, [r3, #2]
 8001260:	2b84      	cmp	r3, #132	@ 0x84
 8001262:	e059      	b.n	8001318 <sensorhubControlHdlr+0x134>
                    // This is an unsolicited INIT message.
                    // Ignore this.  EXECUTABLE_DEVICE_RESP_RESET_COMPLETE makes it redundant.
                }

            } // Check for Get Feature Response
            else if (reportId == SENSORHUB_GET_FEATURE_RESP) {
 8001264:	7dfb      	ldrb	r3, [r7, #23]
 8001266:	2bfc      	cmp	r3, #252	@ 0xfc
 8001268:	d156      	bne.n	8001318 <sensorhubControlHdlr+0x134>
                if (pSh2->eventCallback) {
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800126e:	2b00      	cmp	r3, #0
 8001270:	d052      	beq.n	8001318 <sensorhubControlHdlr+0x134>
                    GetFeatureResp_t * pGetFeatureResp;
                    pGetFeatureResp = (GetFeatureResp_t *)(payload + cursor);
 8001272:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001274:	68ba      	ldr	r2, [r7, #8]
 8001276:	4413      	add	r3, r2
 8001278:	613b      	str	r3, [r7, #16]

                    sh2AsyncEvent.eventId = SH2_GET_FEATURE_RESP;
 800127a:	4b32      	ldr	r3, [pc, #200]	@ (8001344 <sensorhubControlHdlr+0x160>)
 800127c:	2202      	movs	r2, #2
 800127e:	601a      	str	r2, [r3, #0]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorId = pGetFeatureResp->featureReportId;
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	785a      	ldrb	r2, [r3, #1]
 8001284:	4b2f      	ldr	r3, [pc, #188]	@ (8001344 <sensorhubControlHdlr+0x160>)
 8001286:	711a      	strb	r2, [r3, #4]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivityEnabled =
                        ((pGetFeatureResp->flags & FEAT_CHANGE_SENSITIVITY_ENABLED) != 0);
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	789b      	ldrb	r3, [r3, #2]
 800128c:	f003 0302 	and.w	r3, r3, #2
 8001290:	2b00      	cmp	r3, #0
 8001292:	bf14      	ite	ne
 8001294:	2301      	movne	r3, #1
 8001296:	2300      	moveq	r3, #0
 8001298:	b2da      	uxtb	r2, r3
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivityEnabled =
 800129a:	4b2a      	ldr	r3, [pc, #168]	@ (8001344 <sensorhubControlHdlr+0x160>)
 800129c:	721a      	strb	r2, [r3, #8]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivityRelative =
                        ((pGetFeatureResp->flags & FEAT_CHANGE_SENSITIVITY_RELATIVE) != 0);
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	789b      	ldrb	r3, [r3, #2]
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	bf14      	ite	ne
 80012aa:	2301      	movne	r3, #1
 80012ac:	2300      	moveq	r3, #0
 80012ae:	b2da      	uxtb	r2, r3
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivityRelative =
 80012b0:	4b24      	ldr	r3, [pc, #144]	@ (8001344 <sensorhubControlHdlr+0x160>)
 80012b2:	725a      	strb	r2, [r3, #9]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.wakeupEnabled =
                        ((pGetFeatureResp->flags & FEAT_WAKE_ENABLED) != 0);
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	789b      	ldrb	r3, [r3, #2]
 80012b8:	f003 0304 	and.w	r3, r3, #4
 80012bc:	2b00      	cmp	r3, #0
 80012be:	bf14      	ite	ne
 80012c0:	2301      	movne	r3, #1
 80012c2:	2300      	moveq	r3, #0
 80012c4:	b2da      	uxtb	r2, r3
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.wakeupEnabled =
 80012c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001344 <sensorhubControlHdlr+0x160>)
 80012c8:	729a      	strb	r2, [r3, #10]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.alwaysOnEnabled =
                        ((pGetFeatureResp->flags & FEAT_ALWAYS_ON_ENABLED) != 0);
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	789b      	ldrb	r3, [r3, #2]
 80012ce:	f003 0308 	and.w	r3, r3, #8
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	bf14      	ite	ne
 80012d6:	2301      	movne	r3, #1
 80012d8:	2300      	moveq	r3, #0
 80012da:	b2da      	uxtb	r2, r3
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.alwaysOnEnabled =
 80012dc:	4b19      	ldr	r3, [pc, #100]	@ (8001344 <sensorhubControlHdlr+0x160>)
 80012de:	72da      	strb	r2, [r3, #11]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivity =
                        pGetFeatureResp->changeSensitivity;
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80012e6:	b29a      	uxth	r2, r3
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivity =
 80012e8:	4b16      	ldr	r3, [pc, #88]	@ (8001344 <sensorhubControlHdlr+0x160>)
 80012ea:	81da      	strh	r2, [r3, #14]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.reportInterval_us =
                        pGetFeatureResp->reportInterval_uS;
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	f8d3 3005 	ldr.w	r3, [r3, #5]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.reportInterval_us =
 80012f2:	4a14      	ldr	r2, [pc, #80]	@ (8001344 <sensorhubControlHdlr+0x160>)
 80012f4:	6113      	str	r3, [r2, #16]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.batchInterval_us =
                        pGetFeatureResp->batchInterval_uS;
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	f8d3 3009 	ldr.w	r3, [r3, #9]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.batchInterval_us =
 80012fc:	4a11      	ldr	r2, [pc, #68]	@ (8001344 <sensorhubControlHdlr+0x160>)
 80012fe:	6153      	str	r3, [r2, #20]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.sensorSpecific =
                        pGetFeatureResp->sensorSpecific;
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	f8d3 300d 	ldr.w	r3, [r3, #13]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.sensorSpecific =
 8001306:	4a0f      	ldr	r2, [pc, #60]	@ (8001344 <sensorhubControlHdlr+0x160>)
 8001308:	6193      	str	r3, [r2, #24]

                    pSh2->eventCallback(pSh2->eventCookie, &sh2AsyncEvent);
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800130e:	69fa      	ldr	r2, [r7, #28]
 8001310:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001312:	490c      	ldr	r1, [pc, #48]	@ (8001344 <sensorhubControlHdlr+0x160>)
 8001314:	4610      	mov	r0, r2
 8001316:	4798      	blx	r3
                }
            }

            // Hand off to operation in progress, if any
            opRx(pSh2, payload+cursor, reportLen);
 8001318:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800131a:	68ba      	ldr	r2, [r7, #8]
 800131c:	4413      	add	r3, r2
 800131e:	7dba      	ldrb	r2, [r7, #22]
 8001320:	b292      	uxth	r2, r2
 8001322:	4619      	mov	r1, r3
 8001324:	69f8      	ldr	r0, [r7, #28]
 8001326:	f7ff feef 	bl	8001108 <opRx>
            cursor += reportLen;
 800132a:	7dbb      	ldrb	r3, [r7, #22]
 800132c:	b29a      	uxth	r2, r3
 800132e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001330:	4413      	add	r3, r2
 8001332:	84fb      	strh	r3, [r7, #38]	@ 0x26
    while (cursor < len) {
 8001334:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001336:	88fb      	ldrh	r3, [r7, #6]
 8001338:	429a      	cmp	r2, r3
 800133a:	f4ff af6f 	bcc.w	800121c <sensorhubControlHdlr+0x38>
        }
    }
}
 800133e:	3728      	adds	r7, #40	@ 0x28
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20000758 	.word	0x20000758

08001348 <touSTimestamp>:
    return pSh2->opStatus;
}

// Produce 64-bit microsecond timestamp for a sensor event
static uint64_t touSTimestamp(uint32_t hostInt, int32_t referenceDelta, uint16_t delay)
{
 8001348:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800134c:	b087      	sub	sp, #28
 800134e:	af00      	add	r7, sp, #0
 8001350:	60f8      	str	r0, [r7, #12]
 8001352:	60b9      	str	r1, [r7, #8]
 8001354:	4613      	mov	r3, r2
 8001356:	80fb      	strh	r3, [r7, #6]
    static uint32_t lastHostInt = 0;
    static uint32_t rollovers = 0;
    uint64_t timestamp;

    // Count times hostInt timestamps rolled over to produce upper bits
    if (hostInt < lastHostInt) {
 8001358:	4b1b      	ldr	r3, [pc, #108]	@ (80013c8 <touSTimestamp+0x80>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	68fa      	ldr	r2, [r7, #12]
 800135e:	429a      	cmp	r2, r3
 8001360:	d204      	bcs.n	800136c <touSTimestamp+0x24>
        rollovers++;
 8001362:	4b1a      	ldr	r3, [pc, #104]	@ (80013cc <touSTimestamp+0x84>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	3301      	adds	r3, #1
 8001368:	4a18      	ldr	r2, [pc, #96]	@ (80013cc <touSTimestamp+0x84>)
 800136a:	6013      	str	r3, [r2, #0]
    }
    lastHostInt = hostInt;
 800136c:	4a16      	ldr	r2, [pc, #88]	@ (80013c8 <touSTimestamp+0x80>)
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	6013      	str	r3, [r2, #0]
    
    timestamp = ((uint64_t)rollovers << 32);
 8001372:	4b16      	ldr	r3, [pc, #88]	@ (80013cc <touSTimestamp+0x84>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2200      	movs	r2, #0
 8001378:	469a      	mov	sl, r3
 800137a:	4693      	mov	fp, r2
 800137c:	f04f 0200 	mov.w	r2, #0
 8001380:	f04f 0300 	mov.w	r3, #0
 8001384:	4653      	mov	r3, sl
 8001386:	2200      	movs	r2, #0
 8001388:	e9c7 2304 	strd	r2, r3, [r7, #16]
    timestamp += hostInt + (referenceDelta + delay) * 100;
 800138c:	88fa      	ldrh	r2, [r7, #6]
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	4413      	add	r3, r2
 8001392:	2264      	movs	r2, #100	@ 0x64
 8001394:	fb02 f303 	mul.w	r3, r2, r3
 8001398:	461a      	mov	r2, r3
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	4413      	add	r3, r2
 800139e:	2200      	movs	r2, #0
 80013a0:	461c      	mov	r4, r3
 80013a2:	4615      	mov	r5, r2
 80013a4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80013a8:	eb12 0804 	adds.w	r8, r2, r4
 80013ac:	eb43 0905 	adc.w	r9, r3, r5
 80013b0:	e9c7 8904 	strd	r8, r9, [r7, #16]

    return timestamp;
 80013b4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 80013b8:	4610      	mov	r0, r2
 80013ba:	4619      	mov	r1, r3
 80013bc:	371c      	adds	r7, #28
 80013be:	46bd      	mov	sp, r7
 80013c0:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	20000774 	.word	0x20000774
 80013cc:	20000778 	.word	0x20000778

080013d0 <sensorhubInputHdlr>:

static void sensorhubInputHdlr(sh2_t *pSh2, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 80013d0:	b5b0      	push	{r4, r5, r7, lr}
 80013d2:	b0a0      	sub	sp, #128	@ 0x80
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	603b      	str	r3, [r7, #0]
 80013dc:	4613      	mov	r3, r2
 80013de:	80fb      	strh	r3, [r7, #6]
    sh2_SensorEvent_t event;
    uint16_t cursor = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e

    int32_t referenceDelta = 0;
 80013e6:	2300      	movs	r3, #0
 80013e8:	67bb      	str	r3, [r7, #120]	@ 0x78

    while (cursor < len) {
 80013ea:	e098      	b.n	800151e <sensorhubInputHdlr+0x14e>
        // Get next report id
        uint8_t reportId = payload[cursor];
 80013ec:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80013f0:	68ba      	ldr	r2, [r7, #8]
 80013f2:	4413      	add	r3, r2
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

        // Determine report length
        uint8_t reportLen = getReportLen(reportId);
 80013fa:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff fecc 	bl	800119c <getReportLen>
 8001404:	4603      	mov	r3, r0
 8001406:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
        if (reportLen == 0) {
 800140a:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800140e:	2b00      	cmp	r3, #0
 8001410:	d107      	bne.n	8001422 <sensorhubInputHdlr+0x52>
            // An unrecognized report id
            pSh2->unknownReportIds++;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
 8001418:	1c5a      	adds	r2, r3, #1
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174
 8001420:	e083      	b.n	800152a <sensorhubInputHdlr+0x15a>
            return;
        }
        else {
            if (reportId == SENSORHUB_BASE_TIMESTAMP_REF) {
 8001422:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001426:	2bfb      	cmp	r3, #251	@ 0xfb
 8001428:	d10a      	bne.n	8001440 <sensorhubInputHdlr+0x70>
                const BaseTimestampRef_t *rpt = (const BaseTimestampRef_t *)(payload+cursor);
 800142a:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 800142e:	68ba      	ldr	r2, [r7, #8]
 8001430:	4413      	add	r3, r2
 8001432:	667b      	str	r3, [r7, #100]	@ 0x64
                
                // store base timestamp reference
                referenceDelta = -rpt->timebase;
 8001434:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001436:	f8d3 3001 	ldr.w	r3, [r3, #1]
 800143a:	425b      	negs	r3, r3
 800143c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800143e:	e066      	b.n	800150e <sensorhubInputHdlr+0x13e>
            }
            else if (reportId == SENSORHUB_TIMESTAMP_REBASE) {
 8001440:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001444:	2bfa      	cmp	r3, #250	@ 0xfa
 8001446:	d10b      	bne.n	8001460 <sensorhubInputHdlr+0x90>
                const TimestampRebase_t *rpt = (const TimestampRebase_t *)(payload+cursor);
 8001448:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 800144c:	68ba      	ldr	r2, [r7, #8]
 800144e:	4413      	add	r3, r2
 8001450:	66bb      	str	r3, [r7, #104]	@ 0x68

                referenceDelta += rpt->timebase;
 8001452:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001454:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001458:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800145a:	4413      	add	r3, r2
 800145c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800145e:	e056      	b.n	800150e <sensorhubInputHdlr+0x13e>
            }
            else if (reportId == SENSORHUB_FLUSH_COMPLETED) {
 8001460:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001464:	2bef      	cmp	r3, #239	@ 0xef
 8001466:	d10b      	bne.n	8001480 <sensorhubInputHdlr+0xb0>
                // Route this as if it arrived on command channel.
                opRx(pSh2, payload+cursor, reportLen);
 8001468:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 800146c:	68ba      	ldr	r2, [r7, #8]
 800146e:	4413      	add	r3, r2
 8001470:	f897 2076 	ldrb.w	r2, [r7, #118]	@ 0x76
 8001474:	b292      	uxth	r2, r2
 8001476:	4619      	mov	r1, r3
 8001478:	68f8      	ldr	r0, [r7, #12]
 800147a:	f7ff fe45 	bl	8001108 <opRx>
 800147e:	e046      	b.n	800150e <sensorhubInputHdlr+0x13e>
            }
            else {
                // Sensor event.  Call callback
                uint8_t *pReport = payload+cursor;
 8001480:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8001484:	68ba      	ldr	r2, [r7, #8]
 8001486:	4413      	add	r3, r2
 8001488:	673b      	str	r3, [r7, #112]	@ 0x70
                uint16_t delay = ((pReport[2] & 0xFC) << 6) + pReport[3];
 800148a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800148c:	3302      	adds	r3, #2
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	019b      	lsls	r3, r3, #6
 8001492:	b29b      	uxth	r3, r3
 8001494:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8001498:	b29b      	uxth	r3, r3
 800149a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800149c:	3203      	adds	r2, #3
 800149e:	7812      	ldrb	r2, [r2, #0]
 80014a0:	4413      	add	r3, r2
 80014a2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
                event.timestamp_uS = touSTimestamp(timestamp, referenceDelta, delay);
 80014a6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80014aa:	461a      	mov	r2, r3
 80014ac:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80014ae:	6838      	ldr	r0, [r7, #0]
 80014b0:	f7ff ff4a 	bl	8001348 <touSTimestamp>
 80014b4:	4602      	mov	r2, r0
 80014b6:	460b      	mov	r3, r1
 80014b8:	e9c7 2304 	strd	r2, r3, [r7, #16]
                event.delay_uS = (referenceDelta + delay) * 100;
 80014bc:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 80014c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80014c2:	4413      	add	r3, r2
 80014c4:	2264      	movs	r2, #100	@ 0x64
 80014c6:	fb02 f303 	mul.w	r3, r2, r3
 80014ca:	17da      	asrs	r2, r3, #31
 80014cc:	461c      	mov	r4, r3
 80014ce:	4615      	mov	r5, r2
 80014d0:	e9c7 4506 	strd	r4, r5, [r7, #24]
                event.reportId = reportId;
 80014d4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80014d8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                memcpy(event.report, pReport, reportLen);
 80014dc:	f897 2076 	ldrb.w	r2, [r7, #118]	@ 0x76
 80014e0:	f107 0310 	add.w	r3, r7, #16
 80014e4:	3312      	adds	r3, #18
 80014e6:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80014e8:	4618      	mov	r0, r3
 80014ea:	f005 fe12 	bl	8007112 <memcpy>
                event.len = reportLen;
 80014ee:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80014f2:	f887 3020 	strb.w	r3, [r7, #32]
                if (pSh2->sensorCallback != 0) {
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d007      	beq.n	800150e <sensorhubInputHdlr+0x13e>
                    pSh2->sensorCallback(pSh2->sensorCookie, &event);
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001502:	68fa      	ldr	r2, [r7, #12]
 8001504:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001506:	f107 0110 	add.w	r1, r7, #16
 800150a:	4610      	mov	r0, r2
 800150c:	4798      	blx	r3
                }
            }
            
            // Move to next report in the payload
            cursor += reportLen;
 800150e:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001512:	b29a      	uxth	r2, r3
 8001514:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8001518:	4413      	add	r3, r2
 800151a:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
    while (cursor < len) {
 800151e:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8001522:	88fb      	ldrh	r3, [r7, #6]
 8001524:	429a      	cmp	r2, r3
 8001526:	f4ff af61 	bcc.w	80013ec <sensorhubInputHdlr+0x1c>
        }
    }
}
 800152a:	3780      	adds	r7, #128	@ 0x80
 800152c:	46bd      	mov	sp, r7
 800152e:	bdb0      	pop	{r4, r5, r7, pc}

08001530 <sensorhubInputNormalHdlr>:

static void sensorhubInputNormalHdlr(void *cookie, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	603b      	str	r3, [r7, #0]
 800153c:	4613      	mov	r3, r2
 800153e:	80fb      	strh	r3, [r7, #6]
    sh2_t *pSh2 = (sh2_t *)cookie;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	617b      	str	r3, [r7, #20]

    sensorhubInputHdlr(pSh2, payload, len, timestamp);
 8001544:	88fa      	ldrh	r2, [r7, #6]
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	68b9      	ldr	r1, [r7, #8]
 800154a:	6978      	ldr	r0, [r7, #20]
 800154c:	f7ff ff40 	bl	80013d0 <sensorhubInputHdlr>
}
 8001550:	bf00      	nop
 8001552:	3718      	adds	r7, #24
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}

08001558 <sensorhubInputWakeHdlr>:

static void sensorhubInputWakeHdlr(void *cookie, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	603b      	str	r3, [r7, #0]
 8001564:	4613      	mov	r3, r2
 8001566:	80fb      	strh	r3, [r7, #6]
    sh2_t *pSh2 = (sh2_t *)cookie;
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	617b      	str	r3, [r7, #20]
    
    sensorhubInputHdlr(pSh2, payload, len, timestamp);
 800156c:	88fa      	ldrh	r2, [r7, #6]
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	68b9      	ldr	r1, [r7, #8]
 8001572:	6978      	ldr	r0, [r7, #20]
 8001574:	f7ff ff2c 	bl	80013d0 <sensorhubInputHdlr>
}
 8001578:	bf00      	nop
 800157a:	3718      	adds	r7, #24
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <sensorhubInputGyroRvHdlr>:

static void sensorhubInputGyroRvHdlr(void *cookie, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 8001580:	b5b0      	push	{r4, r5, r7, lr}
 8001582:	b09c      	sub	sp, #112	@ 0x70
 8001584:	af00      	add	r7, sp, #0
 8001586:	60f8      	str	r0, [r7, #12]
 8001588:	60b9      	str	r1, [r7, #8]
 800158a:	603b      	str	r3, [r7, #0]
 800158c:	4613      	mov	r3, r2
 800158e:	80fb      	strh	r3, [r7, #6]
    sh2_t *pSh2 = (sh2_t *)cookie;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	66bb      	str	r3, [r7, #104]	@ 0x68
    sh2_SensorEvent_t event;
    uint16_t cursor = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e

    uint8_t reportId = SH2_GYRO_INTEGRATED_RV;
 800159a:	232a      	movs	r3, #42	@ 0x2a
 800159c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    uint8_t reportLen = getReportLen(reportId);
 80015a0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff fdf9 	bl	800119c <getReportLen>
 80015aa:	4603      	mov	r3, r0
 80015ac:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

    while (cursor < len) {
 80015b0:	e02d      	b.n	800160e <sensorhubInputGyroRvHdlr+0x8e>
        event.timestamp_uS = timestamp;
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	2200      	movs	r2, #0
 80015b6:	461c      	mov	r4, r3
 80015b8:	4615      	mov	r5, r2
 80015ba:	e9c7 4504 	strd	r4, r5, [r7, #16]
        event.reportId = reportId;
 80015be:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80015c2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        memcpy(event.report, payload+cursor, reportLen);
 80015c6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80015ca:	68ba      	ldr	r2, [r7, #8]
 80015cc:	18d1      	adds	r1, r2, r3
 80015ce:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 80015d2:	f107 0310 	add.w	r3, r7, #16
 80015d6:	3312      	adds	r3, #18
 80015d8:	4618      	mov	r0, r3
 80015da:	f005 fd9a 	bl	8007112 <memcpy>
        event.len = reportLen;
 80015de:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80015e2:	f887 3020 	strb.w	r3, [r7, #32]

        if (pSh2->sensorCallback != 0) {
 80015e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80015e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d007      	beq.n	80015fe <sensorhubInputGyroRvHdlr+0x7e>
            pSh2->sensorCallback(pSh2->sensorCookie, &event);
 80015ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80015f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80015f4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80015f6:	f107 0110 	add.w	r1, r7, #16
 80015fa:	4610      	mov	r0, r2
 80015fc:	4798      	blx	r3
        }

        cursor += reportLen;
 80015fe:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001602:	b29a      	uxth	r2, r3
 8001604:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001608:	4413      	add	r3, r2
 800160a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    while (cursor < len) {
 800160e:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 8001612:	88fb      	ldrh	r3, [r7, #6]
 8001614:	429a      	cmp	r2, r3
 8001616:	d3cc      	bcc.n	80015b2 <sensorhubInputGyroRvHdlr+0x32>
    }
}
 8001618:	bf00      	nop
 800161a:	bf00      	nop
 800161c:	3770      	adds	r7, #112	@ 0x70
 800161e:	46bd      	mov	sp, r7
 8001620:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001624 <executableDeviceHdlr>:

static void executableDeviceHdlr(void *cookie, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b086      	sub	sp, #24
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	603b      	str	r3, [r7, #0]
 8001630:	4613      	mov	r3, r2
 8001632:	80fb      	strh	r3, [r7, #6]
    (void)timestamp;  // unused
    
    sh2_t *pSh2 = (sh2_t *)cookie;
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	617b      	str	r3, [r7, #20]

    // Discard if length is bad
    if (len != 1) {
 8001638:	88fb      	ldrh	r3, [r7, #6]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d007      	beq.n	800164e <executableDeviceHdlr+0x2a>
        pSh2->execBadPayload++;
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
 8001644:	1c5a      	adds	r2, r3, #1
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
        return;
 800164c:	e021      	b.n	8001692 <executableDeviceHdlr+0x6e>
    }
    
    switch (payload[0]) {
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	2b01      	cmp	r3, #1
 8001654:	d114      	bne.n	8001680 <executableDeviceHdlr+0x5c>
        case EXECUTABLE_DEVICE_RESP_RESET_COMPLETE:
            // reset process is now done.
            pSh2->resetComplete = true;
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	2201      	movs	r2, #1
 800165a:	721a      	strb	r2, [r3, #8]
            
            // Send reset event to SH2 operation processor.
            // Some commands may handle themselves.  Most will be aborted with SH2_ERR.
            opOnReset(pSh2);
 800165c:	6978      	ldr	r0, [r7, #20]
 800165e:	f7ff fd80 	bl	8001162 <opOnReset>

            // Notify client that reset is complete.
            sh2AsyncEvent.eventId = SH2_RESET;
 8001662:	4b0d      	ldr	r3, [pc, #52]	@ (8001698 <executableDeviceHdlr+0x74>)
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
            if (pSh2->eventCallback) {
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800166c:	2b00      	cmp	r3, #0
 800166e:	d00f      	beq.n	8001690 <executableDeviceHdlr+0x6c>
                pSh2->eventCallback(pSh2->eventCookie, &sh2AsyncEvent);
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001674:	697a      	ldr	r2, [r7, #20]
 8001676:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001678:	4907      	ldr	r1, [pc, #28]	@ (8001698 <executableDeviceHdlr+0x74>)
 800167a:	4610      	mov	r0, r2
 800167c:	4798      	blx	r3
            }
            break;
 800167e:	e007      	b.n	8001690 <executableDeviceHdlr+0x6c>
        default:
            pSh2->execBadPayload++;
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
 8001686:	1c5a      	adds	r2, r3, #1
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
            break;
 800168e:	e000      	b.n	8001692 <executableDeviceHdlr+0x6e>
            break;
 8001690:	bf00      	nop
    }
}
 8001692:	3718      	adds	r7, #24
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20000758 	.word	0x20000758

0800169c <shtpEventCallback>:


// ------------------------------------------------------------------------
// SHTP Event Callback

static void shtpEventCallback(void *cookie, shtp_Event_t shtpEvent) {
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	460b      	mov	r3, r1
 80016a6:	70fb      	strb	r3, [r7, #3]
    (void)cookie; // unused
    
    sh2_t *pSh2 = &_sh2;
 80016a8:	4b0b      	ldr	r3, [pc, #44]	@ (80016d8 <shtpEventCallback+0x3c>)
 80016aa:	60fb      	str	r3, [r7, #12]

    sh2AsyncEvent.eventId = SH2_SHTP_EVENT;
 80016ac:	4b0b      	ldr	r3, [pc, #44]	@ (80016dc <shtpEventCallback+0x40>)
 80016ae:	2201      	movs	r2, #1
 80016b0:	601a      	str	r2, [r3, #0]
    sh2AsyncEvent.shtpEvent = shtpEvent;
 80016b2:	4a0a      	ldr	r2, [pc, #40]	@ (80016dc <shtpEventCallback+0x40>)
 80016b4:	78fb      	ldrb	r3, [r7, #3]
 80016b6:	7113      	strb	r3, [r2, #4]
    if (pSh2->eventCallback) {
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d006      	beq.n	80016ce <shtpEventCallback+0x32>
        pSh2->eventCallback(pSh2->eventCookie, &sh2AsyncEvent);
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016c4:	68fa      	ldr	r2, [r7, #12]
 80016c6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80016c8:	4904      	ldr	r1, [pc, #16]	@ (80016dc <shtpEventCallback+0x40>)
 80016ca:	4610      	mov	r0, r2
 80016cc:	4798      	blx	r3
    }
}
 80016ce:	bf00      	nop
 80016d0:	3710      	adds	r7, #16
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	200005e0 	.word	0x200005e0
 80016dc:	20000758 	.word	0x20000758

080016e0 <sh2_open>:
 * @param  eventCookie Will be passed to eventCallback.
 * @return SH2_OK (0), on success.  Negative value from sh2_err.h on error.
 */
int sh2_open(sh2_Hal_t *pHal,
             sh2_EventCallback_t *eventCallback, void *eventCookie)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b088      	sub	sp, #32
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
    sh2_t *pSh2 = &_sh2;
 80016ec:	4b41      	ldr	r3, [pc, #260]	@ (80017f4 <sh2_open+0x114>)
 80016ee:	61bb      	str	r3, [r7, #24]
    
    // Validate parameters
    if (pHal == 0) return SH2_ERR_BAD_PARAM;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d102      	bne.n	80016fc <sh2_open+0x1c>
 80016f6:	f06f 0301 	mvn.w	r3, #1
 80016fa:	e077      	b.n	80017ec <sh2_open+0x10c>

    // Clear everything in sh2 structure.
    memset(pSh2, 0, sizeof(sh2_t));
 80016fc:	f44f 72bc 	mov.w	r2, #376	@ 0x178
 8001700:	2100      	movs	r1, #0
 8001702:	69b8      	ldr	r0, [r7, #24]
 8001704:	f005 fc89 	bl	800701a <memset>

    // will go true after reset response from SH.
    pSh2->resetComplete = false;
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	2200      	movs	r2, #0
 800170c:	721a      	strb	r2, [r3, #8]
    
    // Store reference to HAL for future use.
    pSh2->pHal = pHal;
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	68fa      	ldr	r2, [r7, #12]
 8001712:	601a      	str	r2, [r3, #0]
    pSh2->eventCallback = eventCallback;
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	68ba      	ldr	r2, [r7, #8]
 8001718:	639a      	str	r2, [r3, #56]	@ 0x38
    pSh2->eventCookie = eventCookie;
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	63da      	str	r2, [r3, #60]	@ 0x3c
    pSh2->sensorCallback = 0;
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	2200      	movs	r2, #0
 8001724:	641a      	str	r2, [r3, #64]	@ 0x40
    pSh2->sensorCookie = 0;
 8001726:	69bb      	ldr	r3, [r7, #24]
 8001728:	2200      	movs	r2, #0
 800172a:	645a      	str	r2, [r3, #68]	@ 0x44

    // Open SHTP layer
    pSh2->pShtp = shtp_open(pSh2->pHal);
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4618      	mov	r0, r3
 8001732:	f001 fcd3 	bl	80030dc <shtp_open>
 8001736:	4602      	mov	r2, r0
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	605a      	str	r2, [r3, #4]
    if (pSh2->pShtp == 0) {
 800173c:	69bb      	ldr	r3, [r7, #24]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d102      	bne.n	800174a <sh2_open+0x6a>
        // Error opening SHTP
        return SH2_ERR;
 8001744:	f04f 33ff 	mov.w	r3, #4294967295
 8001748:	e050      	b.n	80017ec <sh2_open+0x10c>
    }

    // Register SHTP event callback
    shtp_setEventCallback(pSh2->pShtp, shtpEventCallback, pSh2);
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	69ba      	ldr	r2, [r7, #24]
 8001750:	4929      	ldr	r1, [pc, #164]	@ (80017f8 <sh2_open+0x118>)
 8001752:	4618      	mov	r0, r3
 8001754:	f001 fcf6 	bl	8003144 <shtp_setEventCallback>

    // Register with SHTP
    // Register SH2 handlers
    shtp_listenChan(pSh2->pShtp, CHAN_SENSORHUB_CONTROL, sensorhubControlHdlr, pSh2);
 8001758:	69bb      	ldr	r3, [r7, #24]
 800175a:	6858      	ldr	r0, [r3, #4]
 800175c:	69bb      	ldr	r3, [r7, #24]
 800175e:	4a27      	ldr	r2, [pc, #156]	@ (80017fc <sh2_open+0x11c>)
 8001760:	2102      	movs	r1, #2
 8001762:	f001 fd03 	bl	800316c <shtp_listenChan>
    shtp_listenChan(pSh2->pShtp, CHAN_SENSORHUB_INPUT, sensorhubInputNormalHdlr, pSh2);
 8001766:	69bb      	ldr	r3, [r7, #24]
 8001768:	6858      	ldr	r0, [r3, #4]
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	4a24      	ldr	r2, [pc, #144]	@ (8001800 <sh2_open+0x120>)
 800176e:	2103      	movs	r1, #3
 8001770:	f001 fcfc 	bl	800316c <shtp_listenChan>
    shtp_listenChan(pSh2->pShtp, CHAN_SENSORHUB_INPUT_WAKE, sensorhubInputWakeHdlr, pSh2);
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	6858      	ldr	r0, [r3, #4]
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	4a22      	ldr	r2, [pc, #136]	@ (8001804 <sh2_open+0x124>)
 800177c:	2104      	movs	r1, #4
 800177e:	f001 fcf5 	bl	800316c <shtp_listenChan>
    shtp_listenChan(pSh2->pShtp, CHAN_SENSORHUB_INPUT_GIRV, sensorhubInputGyroRvHdlr, pSh2);
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	6858      	ldr	r0, [r3, #4]
 8001786:	69bb      	ldr	r3, [r7, #24]
 8001788:	4a1f      	ldr	r2, [pc, #124]	@ (8001808 <sh2_open+0x128>)
 800178a:	2105      	movs	r1, #5
 800178c:	f001 fcee 	bl	800316c <shtp_listenChan>

    // Register EXECUTABLE handlers
    shtp_listenChan(pSh2->pShtp, CHAN_EXECUTABLE_DEVICE, executableDeviceHdlr, pSh2);
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	6858      	ldr	r0, [r3, #4]
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	4a1d      	ldr	r2, [pc, #116]	@ (800180c <sh2_open+0x12c>)
 8001798:	2101      	movs	r1, #1
 800179a:	f001 fce7 	bl	800316c <shtp_listenChan>

    // Wait for reset notifications to arrive.
    // The client can't talk to the sensor hub until that happens.
    uint32_t start_us = pSh2->pHal->getTimeUs(pSh2->pHal);
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	691b      	ldr	r3, [r3, #16]
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	6812      	ldr	r2, [r2, #0]
 80017a8:	4610      	mov	r0, r2
 80017aa:	4798      	blx	r3
 80017ac:	6178      	str	r0, [r7, #20]
    uint32_t now_us = start_us;
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	61fb      	str	r3, [r7, #28]
    while (((now_us - start_us) < ADVERT_TIMEOUT_US) &&
 80017b2:	e00c      	b.n	80017ce <sh2_open+0xee>
           (!pSh2->resetComplete))
    {
        shtp_service(pSh2->pShtp);
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f001 fd07 	bl	80031cc <shtp_service>
        now_us = pSh2->pHal->getTimeUs(pSh2->pHal);
 80017be:	69bb      	ldr	r3, [r7, #24]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	691b      	ldr	r3, [r3, #16]
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	6812      	ldr	r2, [r2, #0]
 80017c8:	4610      	mov	r0, r2
 80017ca:	4798      	blx	r3
 80017cc:	61f8      	str	r0, [r7, #28]
    while (((now_us - start_us) < ADVERT_TIMEOUT_US) &&
 80017ce:	69fa      	ldr	r2, [r7, #28]
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	4a0e      	ldr	r2, [pc, #56]	@ (8001810 <sh2_open+0x130>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d807      	bhi.n	80017ea <sh2_open+0x10a>
           (!pSh2->resetComplete))
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	7a1b      	ldrb	r3, [r3, #8]
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	f083 0301 	eor.w	r3, r3, #1
 80017e4:	b2db      	uxtb	r3, r3
    while (((now_us - start_us) < ADVERT_TIMEOUT_US) &&
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d1e4      	bne.n	80017b4 <sh2_open+0xd4>
    }
    
    // No errors.
    return SH2_OK;
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3720      	adds	r7, #32
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	200005e0 	.word	0x200005e0
 80017f8:	0800169d 	.word	0x0800169d
 80017fc:	080011e5 	.word	0x080011e5
 8001800:	08001531 	.word	0x08001531
 8001804:	08001559 	.word	0x08001559
 8001808:	08001581 	.word	0x08001581
 800180c:	08001625 	.word	0x08001625
 8001810:	00030d3f 	.word	0x00030d3f

08001814 <sh2_setSensorCallback>:
 * @param  callback A function that will be called each time a sensor event is received.
 * @param  cookie  A value that will be passed to the sensor callback function.
 * @return SH2_OK (0), on success.  Negative value from sh2_err.h on error.
 */
int sh2_setSensorCallback(sh2_SensorCallback_t *callback, void *cookie)
{
 8001814:	b480      	push	{r7}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	6039      	str	r1, [r7, #0]
    sh2_t *pSh2 = &_sh2;
 800181e:	4b07      	ldr	r3, [pc, #28]	@ (800183c <sh2_setSensorCallback+0x28>)
 8001820:	60fb      	str	r3, [r7, #12]
    
    pSh2->sensorCallback = callback;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	641a      	str	r2, [r3, #64]	@ 0x40
    pSh2->sensorCookie = cookie;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	683a      	ldr	r2, [r7, #0]
 800182c:	645a      	str	r2, [r3, #68]	@ 0x44

    return SH2_OK;
 800182e:	2300      	movs	r3, #0
}
 8001830:	4618      	mov	r0, r3
 8001832:	3714      	adds	r7, #20
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr
 800183c:	200005e0 	.word	0x200005e0

08001840 <sh2_decodeSensorEvent>:

// ------------------------------------------------------------------------
// Public API

int sh2_decodeSensorEvent(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
    // Fill out fields of *value based on *event, converting data from message representation
    // to natural representation.

    int rc = SH2_OK;
 800184a:	2300      	movs	r3, #0
 800184c:	60fb      	str	r3, [r7, #12]

    value->sensorId = event->reportId;
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	7c5a      	ldrb	r2, [r3, #17]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	701a      	strb	r2, [r3, #0]
    value->timestamp = event->timestamp_uS;
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800185c:	6879      	ldr	r1, [r7, #4]
 800185e:	e9c1 2302 	strd	r2, r3, [r1, #8]

    if (value->sensorId != SH2_GYRO_INTEGRATED_RV) {
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	2b2a      	cmp	r3, #42	@ 0x2a
 8001868:	d00b      	beq.n	8001882 <sh2_decodeSensorEvent+0x42>
        value->sequence = event->report[1];
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	7cda      	ldrb	r2, [r3, #19]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	705a      	strb	r2, [r3, #1]
        value->status = event->report[2] & 0x03;
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	7d1b      	ldrb	r3, [r3, #20]
 8001876:	f003 0303 	and.w	r3, r3, #3
 800187a:	b2da      	uxtb	r2, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	709a      	strb	r2, [r3, #2]
 8001880:	e005      	b.n	800188e <sh2_decodeSensorEvent+0x4e>
    }
    else {
        value->sequence = 0;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	705a      	strb	r2, [r3, #1]
        value->status = 0;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2200      	movs	r2, #0
 800188c:	709a      	strb	r2, [r3, #2]
    }

    // extract delay field (100uS units)
    
    
    switch (value->sensorId) {
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	3b01      	subs	r3, #1
 8001894:	2b2d      	cmp	r3, #45	@ 0x2d
 8001896:	f200 8155 	bhi.w	8001b44 <sh2_decodeSensorEvent+0x304>
 800189a:	a201      	add	r2, pc, #4	@ (adr r2, 80018a0 <sh2_decodeSensorEvent+0x60>)
 800189c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018a0:	08001965 	.word	0x08001965
 80018a4:	08001995 	.word	0x08001995
 80018a8:	080019b9 	.word	0x080019b9
 80018ac:	08001971 	.word	0x08001971
 80018b0:	080019d1 	.word	0x080019d1
 80018b4:	0800197d 	.word	0x0800197d
 80018b8:	080019a1 	.word	0x080019a1
 80018bc:	080019dd 	.word	0x080019dd
 80018c0:	080019e9 	.word	0x080019e9
 80018c4:	080019f5 	.word	0x080019f5
 80018c8:	08001a01 	.word	0x08001a01
 80018cc:	08001a0d 	.word	0x08001a0d
 80018d0:	08001a19 	.word	0x08001a19
 80018d4:	08001a25 	.word	0x08001a25
 80018d8:	080019c5 	.word	0x080019c5
 80018dc:	08001a3d 	.word	0x08001a3d
 80018e0:	08001a55 	.word	0x08001a55
 80018e4:	08001a61 	.word	0x08001a61
 80018e8:	08001a6d 	.word	0x08001a6d
 80018ec:	08001959 	.word	0x08001959
 80018f0:	08001989 	.word	0x08001989
 80018f4:	080019ad 	.word	0x080019ad
 80018f8:	08001a31 	.word	0x08001a31
 80018fc:	08001a49 	.word	0x08001a49
 8001900:	08001a79 	.word	0x08001a79
 8001904:	08001a85 	.word	0x08001a85
 8001908:	08001a91 	.word	0x08001a91
 800190c:	08001a9d 	.word	0x08001a9d
 8001910:	08001b45 	.word	0x08001b45
 8001914:	08001aa9 	.word	0x08001aa9
 8001918:	08001ab5 	.word	0x08001ab5
 800191c:	08001ac1 	.word	0x08001ac1
 8001920:	08001acd 	.word	0x08001acd
 8001924:	08001ad9 	.word	0x08001ad9
 8001928:	08001ae5 	.word	0x08001ae5
 800192c:	08001b45 	.word	0x08001b45
 8001930:	08001b45 	.word	0x08001b45
 8001934:	08001b45 	.word	0x08001b45
 8001938:	08001b45 	.word	0x08001b45
 800193c:	08001af1 	.word	0x08001af1
 8001940:	08001afd 	.word	0x08001afd
 8001944:	08001b09 	.word	0x08001b09
 8001948:	08001b15 	.word	0x08001b15
 800194c:	08001b21 	.word	0x08001b21
 8001950:	08001b2d 	.word	0x08001b2d
 8001954:	08001b39 	.word	0x08001b39
        case SH2_RAW_ACCELEROMETER:
            rc = decodeRawAccelerometer(value, event);
 8001958:	6839      	ldr	r1, [r7, #0]
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f000 f8fc 	bl	8001b58 <decodeRawAccelerometer>
 8001960:	60f8      	str	r0, [r7, #12]
            break;
 8001962:	e0f3      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_ACCELEROMETER:
            rc = decodeAccelerometer(value, event);
 8001964:	6839      	ldr	r1, [r7, #0]
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f000 f924 	bl	8001bb4 <decodeAccelerometer>
 800196c:	60f8      	str	r0, [r7, #12]
            break;
 800196e:	e0ed      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_LINEAR_ACCELERATION:
            rc = decodeLinearAcceleration(value, event);
 8001970:	6839      	ldr	r1, [r7, #0]
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f000 f95e 	bl	8001c34 <decodeLinearAcceleration>
 8001978:	60f8      	str	r0, [r7, #12]
            break;
 800197a:	e0e7      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_GRAVITY:
            rc = decodeGravity(value, event);
 800197c:	6839      	ldr	r1, [r7, #0]
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f000 f998 	bl	8001cb4 <decodeGravity>
 8001984:	60f8      	str	r0, [r7, #12]
            break;
 8001986:	e0e1      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_RAW_GYROSCOPE:
            rc = decodeRawGyroscope(value, event);
 8001988:	6839      	ldr	r1, [r7, #0]
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f000 f9d2 	bl	8001d34 <decodeRawGyroscope>
 8001990:	60f8      	str	r0, [r7, #12]
            break;
 8001992:	e0db      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_GYROSCOPE_CALIBRATED:
            rc = decodeGyroscopeCalibrated(value, event);
 8001994:	6839      	ldr	r1, [r7, #0]
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f000 fa04 	bl	8001da4 <decodeGyroscopeCalibrated>
 800199c:	60f8      	str	r0, [r7, #12]
            break;
 800199e:	e0d5      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_GYROSCOPE_UNCALIBRATED:
            rc = decodeGyroscopeUncal(value, event);
 80019a0:	6839      	ldr	r1, [r7, #0]
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f000 fa3e 	bl	8001e24 <decodeGyroscopeUncal>
 80019a8:	60f8      	str	r0, [r7, #12]
            break;
 80019aa:	e0cf      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_RAW_MAGNETOMETER:
            rc = decodeRawMagnetometer(value, event);
 80019ac:	6839      	ldr	r1, [r7, #0]
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f000 faaa 	bl	8001f08 <decodeRawMagnetometer>
 80019b4:	60f8      	str	r0, [r7, #12]
            break;
 80019b6:	e0c9      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_MAGNETIC_FIELD_CALIBRATED:
            rc = decodeMagneticFieldCalibrated(value, event);
 80019b8:	6839      	ldr	r1, [r7, #0]
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f000 fad2 	bl	8001f64 <decodeMagneticFieldCalibrated>
 80019c0:	60f8      	str	r0, [r7, #12]
            break;
 80019c2:	e0c3      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_MAGNETIC_FIELD_UNCALIBRATED:
            rc = decodeMagneticFieldUncal(value, event);
 80019c4:	6839      	ldr	r1, [r7, #0]
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f000 fb0c 	bl	8001fe4 <decodeMagneticFieldUncal>
 80019cc:	60f8      	str	r0, [r7, #12]
            break;
 80019ce:	e0bd      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_ROTATION_VECTOR:
            rc = decodeRotationVector(value, event);
 80019d0:	6839      	ldr	r1, [r7, #0]
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	f000 fb78 	bl	80020c8 <decodeRotationVector>
 80019d8:	60f8      	str	r0, [r7, #12]
            break;
 80019da:	e0b7      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_GAME_ROTATION_VECTOR:
            rc = decodeGameRotationVector(value, event);
 80019dc:	6839      	ldr	r1, [r7, #0]
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f000 fbd6 	bl	8002190 <decodeGameRotationVector>
 80019e4:	60f8      	str	r0, [r7, #12]
            break;
 80019e6:	e0b1      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_GEOMAGNETIC_ROTATION_VECTOR:
            rc = decodeGeomagneticRotationVector(value, event);
 80019e8:	6839      	ldr	r1, [r7, #0]
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f000 fc20 	bl	8002230 <decodeGeomagneticRotationVector>
 80019f0:	60f8      	str	r0, [r7, #12]
            break;
 80019f2:	e0ab      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_PRESSURE:
            rc = decodePressure(value, event);
 80019f4:	6839      	ldr	r1, [r7, #0]
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f000 fc7e 	bl	80022f8 <decodePressure>
 80019fc:	60f8      	str	r0, [r7, #12]
            break;
 80019fe:	e0a5      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_AMBIENT_LIGHT:
            rc = decodeAmbientLight(value, event);
 8001a00:	6839      	ldr	r1, [r7, #0]
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f000 fc94 	bl	8002330 <decodeAmbientLight>
 8001a08:	60f8      	str	r0, [r7, #12]
            break;
 8001a0a:	e09f      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_HUMIDITY:
            rc = decodeHumidity(value, event);
 8001a0c:	6839      	ldr	r1, [r7, #0]
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f000 fcaa 	bl	8002368 <decodeHumidity>
 8001a14:	60f8      	str	r0, [r7, #12]
            break;
 8001a16:	e099      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_PROXIMITY:
            rc = decodeProximity(value, event);
 8001a18:	6839      	ldr	r1, [r7, #0]
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f000 fcc2 	bl	80023a4 <decodeProximity>
 8001a20:	60f8      	str	r0, [r7, #12]
            break;
 8001a22:	e093      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_TEMPERATURE:
            rc = decodeTemperature(value, event);
 8001a24:	6839      	ldr	r1, [r7, #0]
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f000 fcda 	bl	80023e0 <decodeTemperature>
 8001a2c:	60f8      	str	r0, [r7, #12]
            break;
 8001a2e:	e08d      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_RESERVED:
            rc = decodeReserved(value, event);
 8001a30:	6839      	ldr	r1, [r7, #0]
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f000 fcf2 	bl	800241c <decodeReserved>
 8001a38:	60f8      	str	r0, [r7, #12]
            break;
 8001a3a:	e087      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_TAP_DETECTOR:
            rc = decodeTapDetector(value, event);
 8001a3c:	6839      	ldr	r1, [r7, #0]
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f000 fd0a 	bl	8002458 <decodeTapDetector>
 8001a44:	60f8      	str	r0, [r7, #12]
            break;
 8001a46:	e081      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_STEP_DETECTOR:
            rc = decodeStepDetector(value, event);
 8001a48:	6839      	ldr	r1, [r7, #0]
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f000 fd14 	bl	8002478 <decodeStepDetector>
 8001a50:	60f8      	str	r0, [r7, #12]
            break;
 8001a52:	e07b      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_STEP_COUNTER:
            rc = decodeStepCounter(value, event);
 8001a54:	6839      	ldr	r1, [r7, #0]
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f000 fd20 	bl	800249c <decodeStepCounter>
 8001a5c:	60f8      	str	r0, [r7, #12]
            break;
 8001a5e:	e075      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_SIGNIFICANT_MOTION:
            rc = decodeSignificantMotion(value, event);
 8001a60:	6839      	ldr	r1, [r7, #0]
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f000 fd35 	bl	80024d2 <decodeSignificantMotion>
 8001a68:	60f8      	str	r0, [r7, #12]
            break;
 8001a6a:	e06f      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_STABILITY_CLASSIFIER:
            rc = decodeStabilityClassifier(value, event);
 8001a6c:	6839      	ldr	r1, [r7, #0]
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f000 fd42 	bl	80024f8 <decodeStabilityClassifier>
 8001a74:	60f8      	str	r0, [r7, #12]
            break;
 8001a76:	e069      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_SHAKE_DETECTOR:
            rc = decodeShakeDetector(value, event);
 8001a78:	6839      	ldr	r1, [r7, #0]
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f000 fd4c 	bl	8002518 <decodeShakeDetector>
 8001a80:	60f8      	str	r0, [r7, #12]
            break;
 8001a82:	e063      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_FLIP_DETECTOR:
            rc = decodeFlipDetector(value, event);
 8001a84:	6839      	ldr	r1, [r7, #0]
 8001a86:	6878      	ldr	r0, [r7, #4]
 8001a88:	f000 fd59 	bl	800253e <decodeFlipDetector>
 8001a8c:	60f8      	str	r0, [r7, #12]
            break;
 8001a8e:	e05d      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_PICKUP_DETECTOR:
            rc = decodePickupDetector(value, event);
 8001a90:	6839      	ldr	r1, [r7, #0]
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f000 fd66 	bl	8002564 <decodePickupDetector>
 8001a98:	60f8      	str	r0, [r7, #12]
            break;
 8001a9a:	e057      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_STABILITY_DETECTOR:
            rc = decodeStabilityDetector(value, event);
 8001a9c:	6839      	ldr	r1, [r7, #0]
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f000 fd73 	bl	800258a <decodeStabilityDetector>
 8001aa4:	60f8      	str	r0, [r7, #12]
            break;
 8001aa6:	e051      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_PERSONAL_ACTIVITY_CLASSIFIER:
            rc = decodePersonalActivityClassifier(value, event);
 8001aa8:	6839      	ldr	r1, [r7, #0]
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f000 fd80 	bl	80025b0 <decodePersonalActivityClassifier>
 8001ab0:	60f8      	str	r0, [r7, #12]
            break;
 8001ab2:	e04b      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_SLEEP_DETECTOR:
            rc = decodeSleepDetector(value, event);
 8001ab4:	6839      	ldr	r1, [r7, #0]
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f000 fdad 	bl	8002616 <decodeSleepDetector>
 8001abc:	60f8      	str	r0, [r7, #12]
            break;
 8001abe:	e045      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_TILT_DETECTOR:
            rc = decodeTiltDetector(value, event);
 8001ac0:	6839      	ldr	r1, [r7, #0]
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f000 fdb7 	bl	8002636 <decodeTiltDetector>
 8001ac8:	60f8      	str	r0, [r7, #12]
            break;
 8001aca:	e03f      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_POCKET_DETECTOR:
            rc = decodePocketDetector(value, event);
 8001acc:	6839      	ldr	r1, [r7, #0]
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f000 fdc4 	bl	800265c <decodePocketDetector>
 8001ad4:	60f8      	str	r0, [r7, #12]
            break;
 8001ad6:	e039      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_CIRCLE_DETECTOR:
            rc = decodeCircleDetector(value, event);
 8001ad8:	6839      	ldr	r1, [r7, #0]
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f000 fdd1 	bl	8002682 <decodeCircleDetector>
 8001ae0:	60f8      	str	r0, [r7, #12]
            break;
 8001ae2:	e033      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_HEART_RATE_MONITOR:
            rc = decodeHeartRateMonitor(value, event);
 8001ae4:	6839      	ldr	r1, [r7, #0]
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f000 fdde 	bl	80026a8 <decodeHeartRateMonitor>
 8001aec:	60f8      	str	r0, [r7, #12]
            break;
 8001aee:	e02d      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_ARVR_STABILIZED_RV:
            rc = decodeArvrStabilizedRV(value, event);
 8001af0:	6839      	ldr	r1, [r7, #0]
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f000 fdec 	bl	80026d0 <decodeArvrStabilizedRV>
 8001af8:	60f8      	str	r0, [r7, #12]
            break;
 8001afa:	e027      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_ARVR_STABILIZED_GRV:
            rc = decodeArvrStabilizedGRV(value, event);
 8001afc:	6839      	ldr	r1, [r7, #0]
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f000 fe4a 	bl	8002798 <decodeArvrStabilizedGRV>
 8001b04:	60f8      	str	r0, [r7, #12]
            break;
 8001b06:	e021      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_GYRO_INTEGRATED_RV:
            rc = decodeGyroIntegratedRV(value, event);
 8001b08:	6839      	ldr	r1, [r7, #0]
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f000 fe94 	bl	8002838 <decodeGyroIntegratedRV>
 8001b10:	60f8      	str	r0, [r7, #12]
            break;
 8001b12:	e01b      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_IZRO_MOTION_REQUEST:
            rc = decodeIZroRequest(value, event);
 8001b14:	6839      	ldr	r1, [r7, #0]
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f000 ff14 	bl	8002944 <decodeIZroRequest>
 8001b1c:	60f8      	str	r0, [r7, #12]
            break;
 8001b1e:	e015      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_RAW_OPTICAL_FLOW:
            rc = decodeRawOptFlow(value, event);
 8001b20:	6839      	ldr	r1, [r7, #0]
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f000 ff22 	bl	800296c <decodeRawOptFlow>
 8001b28:	60f8      	str	r0, [r7, #12]
            break;
 8001b2a:	e00f      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_DEAD_RECKONING_POSE:
            rc = decodeDeadReckoningPose(value, event);
 8001b2c:	6839      	ldr	r1, [r7, #0]
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f000 ff9a 	bl	8002a68 <decodeDeadReckoningPose>
 8001b34:	60f8      	str	r0, [r7, #12]
            break;
 8001b36:	e009      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        case SH2_WHEEL_ENCODER:
            rc = decodeWheelEncoder(value, event);
 8001b38:	6839      	ldr	r1, [r7, #0]
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f001 f87e 	bl	8002c3c <decodeWheelEncoder>
 8001b40:	60f8      	str	r0, [r7, #12]
            break;
 8001b42:	e003      	b.n	8001b4c <sh2_decodeSensorEvent+0x30c>
        default:
            // Unknown report id
            rc = SH2_ERR;
 8001b44:	f04f 33ff 	mov.w	r3, #4294967295
 8001b48:	60fb      	str	r3, [r7, #12]
            break;
 8001b4a:	bf00      	nop
    }

    return rc;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop

08001b58 <decodeRawAccelerometer>:

// ------------------------------------------------------------------------
// Private utility functions

static int decodeRawAccelerometer(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
    value->un.rawAccelerometer.x = read16(&event->report[4]);
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	3316      	adds	r3, #22
 8001b66:	4618      	mov	r0, r3
 8001b68:	f001 f8da 	bl	8002d20 <read16>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	461a      	mov	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	829a      	strh	r2, [r3, #20]
    value->un.rawAccelerometer.y = read16(&event->report[6]);
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	3318      	adds	r3, #24
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f001 f8d1 	bl	8002d20 <read16>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	461a      	mov	r2, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	82da      	strh	r2, [r3, #22]
    value->un.rawAccelerometer.z = read16(&event->report[8]);
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	331a      	adds	r3, #26
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f001 f8c8 	bl	8002d20 <read16>
 8001b90:	4603      	mov	r3, r0
 8001b92:	461a      	mov	r2, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	831a      	strh	r2, [r3, #24]
    value->un.rawAccelerometer.timestamp = read32(&event->report[12]);
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	331e      	adds	r3, #30
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f001 f8d6 	bl	8002d4e <read32>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	61da      	str	r2, [r3, #28]

    return SH2_OK;
 8001baa:	2300      	movs	r3, #0
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <decodeAccelerometer>:

static int decodeAccelerometer(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
    value->un.accelerometer.x = read16(&event->report[4]) * SCALE_Q(8);
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	3316      	adds	r3, #22
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f001 f8ac 	bl	8002d20 <read16>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	ee07 3a90 	vmov	s15, r3
 8001bce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bd2:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001c30 <decodeAccelerometer+0x7c>
 8001bd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.accelerometer.y = read16(&event->report[6]) * SCALE_Q(8);
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	3318      	adds	r3, #24
 8001be4:	4618      	mov	r0, r3
 8001be6:	f001 f89b 	bl	8002d20 <read16>
 8001bea:	4603      	mov	r3, r0
 8001bec:	ee07 3a90 	vmov	s15, r3
 8001bf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bf4:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001c30 <decodeAccelerometer+0x7c>
 8001bf8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.accelerometer.z = read16(&event->report[8]) * SCALE_Q(8);
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	331a      	adds	r3, #26
 8001c06:	4618      	mov	r0, r3
 8001c08:	f001 f88a 	bl	8002d20 <read16>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	ee07 3a90 	vmov	s15, r3
 8001c12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c16:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001c30 <decodeAccelerometer+0x7c>
 8001c1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	edc3 7a07 	vstr	s15, [r3, #28]

    return SH2_OK;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	3b800000 	.word	0x3b800000

08001c34 <decodeLinearAcceleration>:

static int decodeLinearAcceleration(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
    value->un.linearAcceleration.x = read16(&event->report[4]) * SCALE_Q(8);
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	3316      	adds	r3, #22
 8001c42:	4618      	mov	r0, r3
 8001c44:	f001 f86c 	bl	8002d20 <read16>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	ee07 3a90 	vmov	s15, r3
 8001c4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c52:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001cb0 <decodeLinearAcceleration+0x7c>
 8001c56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.linearAcceleration.y = read16(&event->report[6]) * SCALE_Q(8);
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	3318      	adds	r3, #24
 8001c64:	4618      	mov	r0, r3
 8001c66:	f001 f85b 	bl	8002d20 <read16>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	ee07 3a90 	vmov	s15, r3
 8001c70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c74:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001cb0 <decodeLinearAcceleration+0x7c>
 8001c78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.linearAcceleration.z = read16(&event->report[8]) * SCALE_Q(8);
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	331a      	adds	r3, #26
 8001c86:	4618      	mov	r0, r3
 8001c88:	f001 f84a 	bl	8002d20 <read16>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	ee07 3a90 	vmov	s15, r3
 8001c92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c96:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001cb0 <decodeLinearAcceleration+0x7c>
 8001c9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	edc3 7a07 	vstr	s15, [r3, #28]

    return SH2_OK;
 8001ca4:	2300      	movs	r3, #0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	3b800000 	.word	0x3b800000

08001cb4 <decodeGravity>:

static int decodeGravity(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
    value->un.gravity.x = read16(&event->report[4]) * SCALE_Q(8);
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	3316      	adds	r3, #22
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f001 f82c 	bl	8002d20 <read16>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	ee07 3a90 	vmov	s15, r3
 8001cce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cd2:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001d30 <decodeGravity+0x7c>
 8001cd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.gravity.y = read16(&event->report[6]) * SCALE_Q(8);
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	3318      	adds	r3, #24
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f001 f81b 	bl	8002d20 <read16>
 8001cea:	4603      	mov	r3, r0
 8001cec:	ee07 3a90 	vmov	s15, r3
 8001cf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cf4:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001d30 <decodeGravity+0x7c>
 8001cf8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.gravity.z = read16(&event->report[8]) * SCALE_Q(8);
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	331a      	adds	r3, #26
 8001d06:	4618      	mov	r0, r3
 8001d08:	f001 f80a 	bl	8002d20 <read16>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	ee07 3a90 	vmov	s15, r3
 8001d12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d16:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001d30 <decodeGravity+0x7c>
 8001d1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	edc3 7a07 	vstr	s15, [r3, #28]

    return SH2_OK;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	3b800000 	.word	0x3b800000

08001d34 <decodeRawGyroscope>:

static int decodeRawGyroscope(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
    value->un.rawGyroscope.x = read16(&event->report[4]);
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	3316      	adds	r3, #22
 8001d42:	4618      	mov	r0, r3
 8001d44:	f000 ffec 	bl	8002d20 <read16>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	829a      	strh	r2, [r3, #20]
    value->un.rawGyroscope.y = read16(&event->report[6]);
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	3318      	adds	r3, #24
 8001d54:	4618      	mov	r0, r3
 8001d56:	f000 ffe3 	bl	8002d20 <read16>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	82da      	strh	r2, [r3, #22]
    value->un.rawGyroscope.z = read16(&event->report[8]);
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	331a      	adds	r3, #26
 8001d66:	4618      	mov	r0, r3
 8001d68:	f000 ffda 	bl	8002d20 <read16>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	461a      	mov	r2, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	831a      	strh	r2, [r3, #24]
    value->un.rawGyroscope.temperature = read16(&event->report[10]);
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	331c      	adds	r3, #28
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f000 ffd1 	bl	8002d20 <read16>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	461a      	mov	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	835a      	strh	r2, [r3, #26]
    value->un.rawGyroscope.timestamp = read32(&event->report[12]);
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	331e      	adds	r3, #30
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f000 ffdf 	bl	8002d4e <read32>
 8001d90:	4603      	mov	r3, r0
 8001d92:	461a      	mov	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	61da      	str	r2, [r3, #28]

    return SH2_OK;
 8001d98:	2300      	movs	r3, #0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
	...

08001da4 <decodeGyroscopeCalibrated>:

static int decodeGyroscopeCalibrated(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	6039      	str	r1, [r7, #0]
    value->un.gyroscope.x = read16(&event->report[4]) * SCALE_Q(9);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	3316      	adds	r3, #22
 8001db2:	4618      	mov	r0, r3
 8001db4:	f000 ffb4 	bl	8002d20 <read16>
 8001db8:	4603      	mov	r3, r0
 8001dba:	ee07 3a90 	vmov	s15, r3
 8001dbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dc2:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001e20 <decodeGyroscopeCalibrated+0x7c>
 8001dc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.gyroscope.y = read16(&event->report[6]) * SCALE_Q(9);
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	3318      	adds	r3, #24
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f000 ffa3 	bl	8002d20 <read16>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	ee07 3a90 	vmov	s15, r3
 8001de0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001de4:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001e20 <decodeGyroscopeCalibrated+0x7c>
 8001de8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.gyroscope.z = read16(&event->report[8]) * SCALE_Q(9);
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	331a      	adds	r3, #26
 8001df6:	4618      	mov	r0, r3
 8001df8:	f000 ff92 	bl	8002d20 <read16>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	ee07 3a90 	vmov	s15, r3
 8001e02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e06:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001e20 <decodeGyroscopeCalibrated+0x7c>
 8001e0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	edc3 7a07 	vstr	s15, [r3, #28]

    return SH2_OK;
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3708      	adds	r7, #8
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	3b000000 	.word	0x3b000000

08001e24 <decodeGyroscopeUncal>:

static int decodeGyroscopeUncal(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	6039      	str	r1, [r7, #0]
    value->un.gyroscopeUncal.x = read16(&event->report[4]) * SCALE_Q(9);
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	3316      	adds	r3, #22
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 ff74 	bl	8002d20 <read16>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	ee07 3a90 	vmov	s15, r3
 8001e3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e42:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001f04 <decodeGyroscopeUncal+0xe0>
 8001e46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.gyroscopeUncal.y = read16(&event->report[6]) * SCALE_Q(9);
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	3318      	adds	r3, #24
 8001e54:	4618      	mov	r0, r3
 8001e56:	f000 ff63 	bl	8002d20 <read16>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	ee07 3a90 	vmov	s15, r3
 8001e60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e64:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001f04 <decodeGyroscopeUncal+0xe0>
 8001e68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.gyroscopeUncal.z = read16(&event->report[8]) * SCALE_Q(9);
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	331a      	adds	r3, #26
 8001e76:	4618      	mov	r0, r3
 8001e78:	f000 ff52 	bl	8002d20 <read16>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	ee07 3a90 	vmov	s15, r3
 8001e82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e86:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001f04 <decodeGyroscopeUncal+0xe0>
 8001e8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	edc3 7a07 	vstr	s15, [r3, #28]

    value->un.gyroscopeUncal.biasX = read16(&event->report[10]) * SCALE_Q(9);
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	331c      	adds	r3, #28
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f000 ff41 	bl	8002d20 <read16>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	ee07 3a90 	vmov	s15, r3
 8001ea4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ea8:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001f04 <decodeGyroscopeUncal+0xe0>
 8001eac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.gyroscopeUncal.biasY = read16(&event->report[12]) * SCALE_Q(9);
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	331e      	adds	r3, #30
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f000 ff30 	bl	8002d20 <read16>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	ee07 3a90 	vmov	s15, r3
 8001ec6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eca:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001f04 <decodeGyroscopeUncal+0xe0>
 8001ece:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    value->un.gyroscopeUncal.biasZ = read16(&event->report[14]) * SCALE_Q(9);
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	3320      	adds	r3, #32
 8001edc:	4618      	mov	r0, r3
 8001ede:	f000 ff1f 	bl	8002d20 <read16>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	ee07 3a90 	vmov	s15, r3
 8001ee8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eec:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001f04 <decodeGyroscopeUncal+0xe0>
 8001ef0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    return SH2_OK;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	3b000000 	.word	0x3b000000

08001f08 <decodeRawMagnetometer>:

static int decodeRawMagnetometer(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	6039      	str	r1, [r7, #0]
    value->un.rawMagnetometer.x = read16(&event->report[4]);
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	3316      	adds	r3, #22
 8001f16:	4618      	mov	r0, r3
 8001f18:	f000 ff02 	bl	8002d20 <read16>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	461a      	mov	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	829a      	strh	r2, [r3, #20]
    value->un.rawMagnetometer.y = read16(&event->report[6]);
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	3318      	adds	r3, #24
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f000 fef9 	bl	8002d20 <read16>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	461a      	mov	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	82da      	strh	r2, [r3, #22]
    value->un.rawMagnetometer.z = read16(&event->report[8]);
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	331a      	adds	r3, #26
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f000 fef0 	bl	8002d20 <read16>
 8001f40:	4603      	mov	r3, r0
 8001f42:	461a      	mov	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	831a      	strh	r2, [r3, #24]
    value->un.rawMagnetometer.timestamp = read32(&event->report[12]);
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	331e      	adds	r3, #30
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f000 fefe 	bl	8002d4e <read32>
 8001f52:	4603      	mov	r3, r0
 8001f54:	461a      	mov	r2, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	61da      	str	r2, [r3, #28]

    return SH2_OK;
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <decodeMagneticFieldCalibrated>:

static int decodeMagneticFieldCalibrated(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
    value->un.magneticField.x = read16(&event->report[4]) * SCALE_Q(4);
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	3316      	adds	r3, #22
 8001f72:	4618      	mov	r0, r3
 8001f74:	f000 fed4 	bl	8002d20 <read16>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	ee07 3a90 	vmov	s15, r3
 8001f7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f82:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001fe0 <decodeMagneticFieldCalibrated+0x7c>
 8001f86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.magneticField.y = read16(&event->report[6]) * SCALE_Q(4);
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	3318      	adds	r3, #24
 8001f94:	4618      	mov	r0, r3
 8001f96:	f000 fec3 	bl	8002d20 <read16>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	ee07 3a90 	vmov	s15, r3
 8001fa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fa4:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001fe0 <decodeMagneticFieldCalibrated+0x7c>
 8001fa8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.magneticField.z = read16(&event->report[8]) * SCALE_Q(4);
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	331a      	adds	r3, #26
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f000 feb2 	bl	8002d20 <read16>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	ee07 3a90 	vmov	s15, r3
 8001fc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fc6:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001fe0 <decodeMagneticFieldCalibrated+0x7c>
 8001fca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	edc3 7a07 	vstr	s15, [r3, #28]

    return SH2_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3708      	adds	r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	3d800000 	.word	0x3d800000

08001fe4 <decodeMagneticFieldUncal>:

static int decodeMagneticFieldUncal(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
    value->un.magneticFieldUncal.x = read16(&event->report[4]) * SCALE_Q(4);
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	3316      	adds	r3, #22
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f000 fe94 	bl	8002d20 <read16>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	ee07 3a90 	vmov	s15, r3
 8001ffe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002002:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80020c4 <decodeMagneticFieldUncal+0xe0>
 8002006:	ee67 7a87 	vmul.f32	s15, s15, s14
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.magneticFieldUncal.y = read16(&event->report[6]) * SCALE_Q(4);
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	3318      	adds	r3, #24
 8002014:	4618      	mov	r0, r3
 8002016:	f000 fe83 	bl	8002d20 <read16>
 800201a:	4603      	mov	r3, r0
 800201c:	ee07 3a90 	vmov	s15, r3
 8002020:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002024:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80020c4 <decodeMagneticFieldUncal+0xe0>
 8002028:	ee67 7a87 	vmul.f32	s15, s15, s14
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.magneticFieldUncal.z = read16(&event->report[8]) * SCALE_Q(4);
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	331a      	adds	r3, #26
 8002036:	4618      	mov	r0, r3
 8002038:	f000 fe72 	bl	8002d20 <read16>
 800203c:	4603      	mov	r3, r0
 800203e:	ee07 3a90 	vmov	s15, r3
 8002042:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002046:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80020c4 <decodeMagneticFieldUncal+0xe0>
 800204a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	edc3 7a07 	vstr	s15, [r3, #28]

    value->un.magneticFieldUncal.biasX = read16(&event->report[10]) * SCALE_Q(4);
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	331c      	adds	r3, #28
 8002058:	4618      	mov	r0, r3
 800205a:	f000 fe61 	bl	8002d20 <read16>
 800205e:	4603      	mov	r3, r0
 8002060:	ee07 3a90 	vmov	s15, r3
 8002064:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002068:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80020c4 <decodeMagneticFieldUncal+0xe0>
 800206c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.magneticFieldUncal.biasY = read16(&event->report[12]) * SCALE_Q(4);
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	331e      	adds	r3, #30
 800207a:	4618      	mov	r0, r3
 800207c:	f000 fe50 	bl	8002d20 <read16>
 8002080:	4603      	mov	r3, r0
 8002082:	ee07 3a90 	vmov	s15, r3
 8002086:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800208a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80020c4 <decodeMagneticFieldUncal+0xe0>
 800208e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    value->un.magneticFieldUncal.biasZ = read16(&event->report[14]) * SCALE_Q(4);
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	3320      	adds	r3, #32
 800209c:	4618      	mov	r0, r3
 800209e:	f000 fe3f 	bl	8002d20 <read16>
 80020a2:	4603      	mov	r3, r0
 80020a4:	ee07 3a90 	vmov	s15, r3
 80020a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020ac:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80020c4 <decodeMagneticFieldUncal+0xe0>
 80020b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    return SH2_OK;
 80020ba:	2300      	movs	r3, #0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	3d800000 	.word	0x3d800000

080020c8 <decodeRotationVector>:

static int decodeRotationVector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]
    value->un.rotationVector.i = read16(&event->report[4]) * SCALE_Q(14);
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	3316      	adds	r3, #22
 80020d6:	4618      	mov	r0, r3
 80020d8:	f000 fe22 	bl	8002d20 <read16>
 80020dc:	4603      	mov	r3, r0
 80020de:	ee07 3a90 	vmov	s15, r3
 80020e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020e6:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002188 <decodeRotationVector+0xc0>
 80020ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.rotationVector.j = read16(&event->report[6]) * SCALE_Q(14);
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	3318      	adds	r3, #24
 80020f8:	4618      	mov	r0, r3
 80020fa:	f000 fe11 	bl	8002d20 <read16>
 80020fe:	4603      	mov	r3, r0
 8002100:	ee07 3a90 	vmov	s15, r3
 8002104:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002108:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8002188 <decodeRotationVector+0xc0>
 800210c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.rotationVector.k = read16(&event->report[8]) * SCALE_Q(14);
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	331a      	adds	r3, #26
 800211a:	4618      	mov	r0, r3
 800211c:	f000 fe00 	bl	8002d20 <read16>
 8002120:	4603      	mov	r3, r0
 8002122:	ee07 3a90 	vmov	s15, r3
 8002126:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800212a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002188 <decodeRotationVector+0xc0>
 800212e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.rotationVector.real = read16(&event->report[10]) * SCALE_Q(14);
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	331c      	adds	r3, #28
 800213c:	4618      	mov	r0, r3
 800213e:	f000 fdef 	bl	8002d20 <read16>
 8002142:	4603      	mov	r3, r0
 8002144:	ee07 3a90 	vmov	s15, r3
 8002148:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800214c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8002188 <decodeRotationVector+0xc0>
 8002150:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.rotationVector.accuracy = read16(&event->report[12]) * SCALE_Q(12);
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	331e      	adds	r3, #30
 800215e:	4618      	mov	r0, r3
 8002160:	f000 fdde 	bl	8002d20 <read16>
 8002164:	4603      	mov	r3, r0
 8002166:	ee07 3a90 	vmov	s15, r3
 800216a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800216e:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800218c <decodeRotationVector+0xc4>
 8002172:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

    return SH2_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	38800000 	.word	0x38800000
 800218c:	39800000 	.word	0x39800000

08002190 <decodeGameRotationVector>:

static int decodeGameRotationVector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
    value->un.gameRotationVector.i = read16(&event->report[4]) * SCALE_Q(14);
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	3316      	adds	r3, #22
 800219e:	4618      	mov	r0, r3
 80021a0:	f000 fdbe 	bl	8002d20 <read16>
 80021a4:	4603      	mov	r3, r0
 80021a6:	ee07 3a90 	vmov	s15, r3
 80021aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021ae:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800222c <decodeGameRotationVector+0x9c>
 80021b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.gameRotationVector.j = read16(&event->report[6]) * SCALE_Q(14);
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	3318      	adds	r3, #24
 80021c0:	4618      	mov	r0, r3
 80021c2:	f000 fdad 	bl	8002d20 <read16>
 80021c6:	4603      	mov	r3, r0
 80021c8:	ee07 3a90 	vmov	s15, r3
 80021cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021d0:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 800222c <decodeGameRotationVector+0x9c>
 80021d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.gameRotationVector.k = read16(&event->report[8]) * SCALE_Q(14);
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	331a      	adds	r3, #26
 80021e2:	4618      	mov	r0, r3
 80021e4:	f000 fd9c 	bl	8002d20 <read16>
 80021e8:	4603      	mov	r3, r0
 80021ea:	ee07 3a90 	vmov	s15, r3
 80021ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021f2:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800222c <decodeGameRotationVector+0x9c>
 80021f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.gameRotationVector.real = read16(&event->report[10]) * SCALE_Q(14);
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	331c      	adds	r3, #28
 8002204:	4618      	mov	r0, r3
 8002206:	f000 fd8b 	bl	8002d20 <read16>
 800220a:	4603      	mov	r3, r0
 800220c:	ee07 3a90 	vmov	s15, r3
 8002210:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002214:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800222c <decodeGameRotationVector+0x9c>
 8002218:	ee67 7a87 	vmul.f32	s15, s15, s14
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	edc3 7a08 	vstr	s15, [r3, #32]

    return SH2_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	38800000 	.word	0x38800000

08002230 <decodeGeomagneticRotationVector>:

static int decodeGeomagneticRotationVector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
    value->un.geoMagRotationVector.i = read16(&event->report[4]) * SCALE_Q(14);
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	3316      	adds	r3, #22
 800223e:	4618      	mov	r0, r3
 8002240:	f000 fd6e 	bl	8002d20 <read16>
 8002244:	4603      	mov	r3, r0
 8002246:	ee07 3a90 	vmov	s15, r3
 800224a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800224e:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80022f0 <decodeGeomagneticRotationVector+0xc0>
 8002252:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.geoMagRotationVector.j = read16(&event->report[6]) * SCALE_Q(14);
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	3318      	adds	r3, #24
 8002260:	4618      	mov	r0, r3
 8002262:	f000 fd5d 	bl	8002d20 <read16>
 8002266:	4603      	mov	r3, r0
 8002268:	ee07 3a90 	vmov	s15, r3
 800226c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002270:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80022f0 <decodeGeomagneticRotationVector+0xc0>
 8002274:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.geoMagRotationVector.k = read16(&event->report[8]) * SCALE_Q(14);
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	331a      	adds	r3, #26
 8002282:	4618      	mov	r0, r3
 8002284:	f000 fd4c 	bl	8002d20 <read16>
 8002288:	4603      	mov	r3, r0
 800228a:	ee07 3a90 	vmov	s15, r3
 800228e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002292:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80022f0 <decodeGeomagneticRotationVector+0xc0>
 8002296:	ee67 7a87 	vmul.f32	s15, s15, s14
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.geoMagRotationVector.real = read16(&event->report[10]) * SCALE_Q(14);
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	331c      	adds	r3, #28
 80022a4:	4618      	mov	r0, r3
 80022a6:	f000 fd3b 	bl	8002d20 <read16>
 80022aa:	4603      	mov	r3, r0
 80022ac:	ee07 3a90 	vmov	s15, r3
 80022b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022b4:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80022f0 <decodeGeomagneticRotationVector+0xc0>
 80022b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.geoMagRotationVector.accuracy = read16(&event->report[12]) * SCALE_Q(12);
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	331e      	adds	r3, #30
 80022c6:	4618      	mov	r0, r3
 80022c8:	f000 fd2a 	bl	8002d20 <read16>
 80022cc:	4603      	mov	r3, r0
 80022ce:	ee07 3a90 	vmov	s15, r3
 80022d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022d6:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80022f4 <decodeGeomagneticRotationVector+0xc4>
 80022da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

    return SH2_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	38800000 	.word	0x38800000
 80022f4:	39800000 	.word	0x39800000

080022f8 <decodePressure>:

static int decodePressure(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	6039      	str	r1, [r7, #0]
    value->un.pressure.value = read32(&event->report[4]) * SCALE_Q(20);
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	3316      	adds	r3, #22
 8002306:	4618      	mov	r0, r3
 8002308:	f000 fd21 	bl	8002d4e <read32>
 800230c:	ee07 0a90 	vmov	s15, r0
 8002310:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002314:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800232c <decodePressure+0x34>
 8002318:	ee67 7a87 	vmul.f32	s15, s15, s14
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 8002322:	2300      	movs	r3, #0
}
 8002324:	4618      	mov	r0, r3
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	35800000 	.word	0x35800000

08002330 <decodeAmbientLight>:

static int decodeAmbientLight(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
    value->un.ambientLight.value = read32(&event->report[4]) * SCALE_Q(8);
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	3316      	adds	r3, #22
 800233e:	4618      	mov	r0, r3
 8002340:	f000 fd05 	bl	8002d4e <read32>
 8002344:	ee07 0a90 	vmov	s15, r0
 8002348:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800234c:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002364 <decodeAmbientLight+0x34>
 8002350:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	3b800000 	.word	0x3b800000

08002368 <decodeHumidity>:

static int decodeHumidity(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
    value->un.humidity.value = read16(&event->report[4]) * SCALE_Q(8);
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	3316      	adds	r3, #22
 8002376:	4618      	mov	r0, r3
 8002378:	f000 fcd2 	bl	8002d20 <read16>
 800237c:	4603      	mov	r3, r0
 800237e:	ee07 3a90 	vmov	s15, r3
 8002382:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002386:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80023a0 <decodeHumidity+0x38>
 800238a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3708      	adds	r7, #8
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	3b800000 	.word	0x3b800000

080023a4 <decodeProximity>:

static int decodeProximity(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	6039      	str	r1, [r7, #0]
    value->un.proximity.value = read16(&event->report[4]) * SCALE_Q(4);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	3316      	adds	r3, #22
 80023b2:	4618      	mov	r0, r3
 80023b4:	f000 fcb4 	bl	8002d20 <read16>
 80023b8:	4603      	mov	r3, r0
 80023ba:	ee07 3a90 	vmov	s15, r3
 80023be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023c2:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80023dc <decodeProximity+0x38>
 80023c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3708      	adds	r7, #8
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	3d800000 	.word	0x3d800000

080023e0 <decodeTemperature>:

static int decodeTemperature(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
    value->un.temperature.value = read16(&event->report[4]) * SCALE_Q(7);
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	3316      	adds	r3, #22
 80023ee:	4618      	mov	r0, r3
 80023f0:	f000 fc96 	bl	8002d20 <read16>
 80023f4:	4603      	mov	r3, r0
 80023f6:	ee07 3a90 	vmov	s15, r3
 80023fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023fe:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8002418 <decodeTemperature+0x38>
 8002402:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 800240c:	2300      	movs	r3, #0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	3c000000 	.word	0x3c000000

0800241c <decodeReserved>:

static int decodeReserved(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
    value->un.reserved.tbd = read16(&event->report[4]) * SCALE_Q(7);
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	3316      	adds	r3, #22
 800242a:	4618      	mov	r0, r3
 800242c:	f000 fc78 	bl	8002d20 <read16>
 8002430:	4603      	mov	r3, r0
 8002432:	ee07 3a90 	vmov	s15, r3
 8002436:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800243a:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8002454 <decodeReserved+0x38>
 800243e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 8002448:	2300      	movs	r3, #0
}
 800244a:	4618      	mov	r0, r3
 800244c:	3708      	adds	r7, #8
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	3c000000 	.word	0x3c000000

08002458 <decodeTapDetector>:

static int decodeTapDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]
    value->un.tapDetector.flags = event->report[4];
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	7d9a      	ldrb	r2, [r3, #22]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	751a      	strb	r2, [r3, #20]

    return SH2_OK;
 800246a:	2300      	movs	r3, #0
}
 800246c:	4618      	mov	r0, r3
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <decodeStepDetector>:

static int decodeStepDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
    value->un.stepDetector.latency = readu32(&event->report[4]);
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	3316      	adds	r3, #22
 8002486:	4618      	mov	r0, r3
 8002488:	f000 fc1d 	bl	8002cc6 <readu32>
 800248c:	4602      	mov	r2, r0
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	615a      	str	r2, [r3, #20]

    return SH2_OK;
 8002492:	2300      	movs	r3, #0
}
 8002494:	4618      	mov	r0, r3
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <decodeStepCounter>:

static int decodeStepCounter(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
    value->un.stepCounter.latency = readu32(&event->report[4]);
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	3316      	adds	r3, #22
 80024aa:	4618      	mov	r0, r3
 80024ac:	f000 fc0b 	bl	8002cc6 <readu32>
 80024b0:	4602      	mov	r2, r0
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	615a      	str	r2, [r3, #20]
    value->un.stepCounter.steps = readu32(&event->report[8]);
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	331a      	adds	r3, #26
 80024ba:	4618      	mov	r0, r3
 80024bc:	f000 fc03 	bl	8002cc6 <readu32>
 80024c0:	4603      	mov	r3, r0
 80024c2:	b29a      	uxth	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	831a      	strh	r2, [r3, #24]

    return SH2_OK;
 80024c8:	2300      	movs	r3, #0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <decodeSignificantMotion>:

static int decodeSignificantMotion(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b082      	sub	sp, #8
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
 80024da:	6039      	str	r1, [r7, #0]
    value->un.sigMotion.motion = readu16(&event->report[4]);
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	3316      	adds	r3, #22
 80024e0:	4618      	mov	r0, r3
 80024e2:	f000 fbd9 	bl	8002c98 <readu16>
 80024e6:	4603      	mov	r3, r0
 80024e8:	461a      	mov	r2, r3
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3708      	adds	r7, #8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <decodeStabilityClassifier>:

static int decodeStabilityClassifier(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
    value->un.stabilityClassifier.classification = event->report[4];
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	7d9a      	ldrb	r2, [r3, #22]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	751a      	strb	r2, [r3, #20]

    return SH2_OK;
 800250a:	2300      	movs	r3, #0
}
 800250c:	4618      	mov	r0, r3
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <decodeShakeDetector>:

static int decodeShakeDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
    value->un.shakeDetector.shake = readu16(&event->report[4]);
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	3316      	adds	r3, #22
 8002526:	4618      	mov	r0, r3
 8002528:	f000 fbb6 	bl	8002c98 <readu16>
 800252c:	4603      	mov	r3, r0
 800252e:	461a      	mov	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <decodeFlipDetector>:

static int decodeFlipDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b082      	sub	sp, #8
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
 8002546:	6039      	str	r1, [r7, #0]
    value->un.flipDetector.flip = readu16(&event->report[4]);
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	3316      	adds	r3, #22
 800254c:	4618      	mov	r0, r3
 800254e:	f000 fba3 	bl	8002c98 <readu16>
 8002552:	4603      	mov	r3, r0
 8002554:	461a      	mov	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 800255a:	2300      	movs	r3, #0
}
 800255c:	4618      	mov	r0, r3
 800255e:	3708      	adds	r7, #8
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <decodePickupDetector>:

static int decodePickupDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	6039      	str	r1, [r7, #0]
    value->un.pickupDetector.pickup = readu16(&event->report[4]);
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	3316      	adds	r3, #22
 8002572:	4618      	mov	r0, r3
 8002574:	f000 fb90 	bl	8002c98 <readu16>
 8002578:	4603      	mov	r3, r0
 800257a:	461a      	mov	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <decodeStabilityDetector>:

static int decodeStabilityDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 800258a:	b580      	push	{r7, lr}
 800258c:	b082      	sub	sp, #8
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
 8002592:	6039      	str	r1, [r7, #0]
    value->un.stabilityDetector.stability = readu16(&event->report[4]);
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	3316      	adds	r3, #22
 8002598:	4618      	mov	r0, r3
 800259a:	f000 fb7d 	bl	8002c98 <readu16>
 800259e:	4603      	mov	r3, r0
 80025a0:	461a      	mov	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 80025a6:	2300      	movs	r3, #0
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <decodePersonalActivityClassifier>:

static int decodePersonalActivityClassifier(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
    value->un.personalActivityClassifier.page = event->report[4] & 0x7F;
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	7d9b      	ldrb	r3, [r3, #22]
 80025be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025c2:	b2da      	uxtb	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	751a      	strb	r2, [r3, #20]
    value->un.personalActivityClassifier.lastPage = ((event->report[4] & 0x80) != 0);
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	7d9b      	ldrb	r3, [r3, #22]
 80025cc:	b25b      	sxtb	r3, r3
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	09db      	lsrs	r3, r3, #7
 80025d2:	b2da      	uxtb	r2, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	755a      	strb	r2, [r3, #21]
    value->un.personalActivityClassifier.mostLikelyState = event->report[5];
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	7dda      	ldrb	r2, [r3, #23]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	759a      	strb	r2, [r3, #22]
    for (int n = 0; n < 10; n++) {
 80025e0:	2300      	movs	r3, #0
 80025e2:	60fb      	str	r3, [r7, #12]
 80025e4:	e00d      	b.n	8002602 <decodePersonalActivityClassifier+0x52>
        value->un.personalActivityClassifier.confidence[n] = event->report[6+n];
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	3306      	adds	r3, #6
 80025ea:	683a      	ldr	r2, [r7, #0]
 80025ec:	4413      	add	r3, r2
 80025ee:	7c99      	ldrb	r1, [r3, #18]
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	4413      	add	r3, r2
 80025f6:	3317      	adds	r3, #23
 80025f8:	460a      	mov	r2, r1
 80025fa:	701a      	strb	r2, [r3, #0]
    for (int n = 0; n < 10; n++) {
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	3301      	adds	r3, #1
 8002600:	60fb      	str	r3, [r7, #12]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2b09      	cmp	r3, #9
 8002606:	ddee      	ble.n	80025e6 <decodePersonalActivityClassifier+0x36>
    }
    
    return SH2_OK;
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <decodeSleepDetector>:

static int decodeSleepDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8002616:	b480      	push	{r7}
 8002618:	b083      	sub	sp, #12
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
 800261e:	6039      	str	r1, [r7, #0]
    value->un.sleepDetector.sleepState = event->report[4];
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	7d9a      	ldrb	r2, [r3, #22]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	751a      	strb	r2, [r3, #20]

    return SH2_OK;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr

08002636 <decodeTiltDetector>:

static int decodeTiltDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b082      	sub	sp, #8
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
 800263e:	6039      	str	r1, [r7, #0]
    value->un.tiltDetector.tilt = readu16(&event->report[4]);
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	3316      	adds	r3, #22
 8002644:	4618      	mov	r0, r3
 8002646:	f000 fb27 	bl	8002c98 <readu16>
 800264a:	4603      	mov	r3, r0
 800264c:	461a      	mov	r2, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	3708      	adds	r7, #8
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}

0800265c <decodePocketDetector>:

static int decodePocketDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
    value->un.pocketDetector.pocket = readu16(&event->report[4]);
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	3316      	adds	r3, #22
 800266a:	4618      	mov	r0, r3
 800266c:	f000 fb14 	bl	8002c98 <readu16>
 8002670:	4603      	mov	r3, r0
 8002672:	461a      	mov	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <decodeCircleDetector>:

static int decodeCircleDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b082      	sub	sp, #8
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
 800268a:	6039      	str	r1, [r7, #0]
    value->un.circleDetector.circle = readu16(&event->report[4]);
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	3316      	adds	r3, #22
 8002690:	4618      	mov	r0, r3
 8002692:	f000 fb01 	bl	8002c98 <readu16>
 8002696:	4603      	mov	r3, r0
 8002698:	461a      	mov	r2, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 800269e:	2300      	movs	r3, #0
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3708      	adds	r7, #8
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <decodeHeartRateMonitor>:

static int decodeHeartRateMonitor(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
    value->un.heartRateMonitor.heartRate = readu16(&event->report[4]);
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	3316      	adds	r3, #22
 80026b6:	4618      	mov	r0, r3
 80026b8:	f000 faee 	bl	8002c98 <readu16>
 80026bc:	4603      	mov	r3, r0
 80026be:	461a      	mov	r2, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
	...

080026d0 <decodeArvrStabilizedRV>:

static int decodeArvrStabilizedRV(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
    value->un.arvrStabilizedRV.i = read16(&event->report[4]) * SCALE_Q(14);
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	3316      	adds	r3, #22
 80026de:	4618      	mov	r0, r3
 80026e0:	f000 fb1e 	bl	8002d20 <read16>
 80026e4:	4603      	mov	r3, r0
 80026e6:	ee07 3a90 	vmov	s15, r3
 80026ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026ee:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002790 <decodeArvrStabilizedRV+0xc0>
 80026f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.arvrStabilizedRV.j = read16(&event->report[6]) * SCALE_Q(14);
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	3318      	adds	r3, #24
 8002700:	4618      	mov	r0, r3
 8002702:	f000 fb0d 	bl	8002d20 <read16>
 8002706:	4603      	mov	r3, r0
 8002708:	ee07 3a90 	vmov	s15, r3
 800270c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002710:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8002790 <decodeArvrStabilizedRV+0xc0>
 8002714:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.arvrStabilizedRV.k = read16(&event->report[8]) * SCALE_Q(14);
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	331a      	adds	r3, #26
 8002722:	4618      	mov	r0, r3
 8002724:	f000 fafc 	bl	8002d20 <read16>
 8002728:	4603      	mov	r3, r0
 800272a:	ee07 3a90 	vmov	s15, r3
 800272e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002732:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002790 <decodeArvrStabilizedRV+0xc0>
 8002736:	ee67 7a87 	vmul.f32	s15, s15, s14
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.arvrStabilizedRV.real = read16(&event->report[10]) * SCALE_Q(14);
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	331c      	adds	r3, #28
 8002744:	4618      	mov	r0, r3
 8002746:	f000 faeb 	bl	8002d20 <read16>
 800274a:	4603      	mov	r3, r0
 800274c:	ee07 3a90 	vmov	s15, r3
 8002750:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002754:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8002790 <decodeArvrStabilizedRV+0xc0>
 8002758:	ee67 7a87 	vmul.f32	s15, s15, s14
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.arvrStabilizedRV.accuracy = read16(&event->report[12]) * SCALE_Q(12);
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	331e      	adds	r3, #30
 8002766:	4618      	mov	r0, r3
 8002768:	f000 fada 	bl	8002d20 <read16>
 800276c:	4603      	mov	r3, r0
 800276e:	ee07 3a90 	vmov	s15, r3
 8002772:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002776:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002794 <decodeArvrStabilizedRV+0xc4>
 800277a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

    return SH2_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	38800000 	.word	0x38800000
 8002794:	39800000 	.word	0x39800000

08002798 <decodeArvrStabilizedGRV>:

static int decodeArvrStabilizedGRV(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
    value->un.arvrStabilizedGRV.i = read16(&event->report[4]) * SCALE_Q(14);
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	3316      	adds	r3, #22
 80027a6:	4618      	mov	r0, r3
 80027a8:	f000 faba 	bl	8002d20 <read16>
 80027ac:	4603      	mov	r3, r0
 80027ae:	ee07 3a90 	vmov	s15, r3
 80027b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027b6:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8002834 <decodeArvrStabilizedGRV+0x9c>
 80027ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.arvrStabilizedGRV.j = read16(&event->report[6]) * SCALE_Q(14);
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	3318      	adds	r3, #24
 80027c8:	4618      	mov	r0, r3
 80027ca:	f000 faa9 	bl	8002d20 <read16>
 80027ce:	4603      	mov	r3, r0
 80027d0:	ee07 3a90 	vmov	s15, r3
 80027d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027d8:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8002834 <decodeArvrStabilizedGRV+0x9c>
 80027dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.arvrStabilizedGRV.k = read16(&event->report[8]) * SCALE_Q(14);
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	331a      	adds	r3, #26
 80027ea:	4618      	mov	r0, r3
 80027ec:	f000 fa98 	bl	8002d20 <read16>
 80027f0:	4603      	mov	r3, r0
 80027f2:	ee07 3a90 	vmov	s15, r3
 80027f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027fa:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8002834 <decodeArvrStabilizedGRV+0x9c>
 80027fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.arvrStabilizedGRV.real = read16(&event->report[10]) * SCALE_Q(14);
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	331c      	adds	r3, #28
 800280c:	4618      	mov	r0, r3
 800280e:	f000 fa87 	bl	8002d20 <read16>
 8002812:	4603      	mov	r3, r0
 8002814:	ee07 3a90 	vmov	s15, r3
 8002818:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800281c:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002834 <decodeArvrStabilizedGRV+0x9c>
 8002820:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	edc3 7a08 	vstr	s15, [r3, #32]

    return SH2_OK;
 800282a:	2300      	movs	r3, #0
}
 800282c:	4618      	mov	r0, r3
 800282e:	3708      	adds	r7, #8
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	38800000 	.word	0x38800000

08002838 <decodeGyroIntegratedRV>:

static int decodeGyroIntegratedRV(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]
    value->un.gyroIntegratedRV.i = read16(&event->report[0]) * SCALE_Q(14);
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	3312      	adds	r3, #18
 8002846:	4618      	mov	r0, r3
 8002848:	f000 fa6a 	bl	8002d20 <read16>
 800284c:	4603      	mov	r3, r0
 800284e:	ee07 3a90 	vmov	s15, r3
 8002852:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002856:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800293c <decodeGyroIntegratedRV+0x104>
 800285a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.gyroIntegratedRV.j = read16(&event->report[2]) * SCALE_Q(14);
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	3314      	adds	r3, #20
 8002868:	4618      	mov	r0, r3
 800286a:	f000 fa59 	bl	8002d20 <read16>
 800286e:	4603      	mov	r3, r0
 8002870:	ee07 3a90 	vmov	s15, r3
 8002874:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002878:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800293c <decodeGyroIntegratedRV+0x104>
 800287c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.gyroIntegratedRV.k = read16(&event->report[4]) * SCALE_Q(14);
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	3316      	adds	r3, #22
 800288a:	4618      	mov	r0, r3
 800288c:	f000 fa48 	bl	8002d20 <read16>
 8002890:	4603      	mov	r3, r0
 8002892:	ee07 3a90 	vmov	s15, r3
 8002896:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800289a:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 800293c <decodeGyroIntegratedRV+0x104>
 800289e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.gyroIntegratedRV.real = read16(&event->report[6]) * SCALE_Q(14);
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	3318      	adds	r3, #24
 80028ac:	4618      	mov	r0, r3
 80028ae:	f000 fa37 	bl	8002d20 <read16>
 80028b2:	4603      	mov	r3, r0
 80028b4:	ee07 3a90 	vmov	s15, r3
 80028b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028bc:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800293c <decodeGyroIntegratedRV+0x104>
 80028c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.gyroIntegratedRV.angVelX = read16(&event->report[8]) * SCALE_Q(10);
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	331a      	adds	r3, #26
 80028ce:	4618      	mov	r0, r3
 80028d0:	f000 fa26 	bl	8002d20 <read16>
 80028d4:	4603      	mov	r3, r0
 80028d6:	ee07 3a90 	vmov	s15, r3
 80028da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028de:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002940 <decodeGyroIntegratedRV+0x108>
 80028e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    value->un.gyroIntegratedRV.angVelY = read16(&event->report[10]) * SCALE_Q(10);
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	331c      	adds	r3, #28
 80028f0:	4618      	mov	r0, r3
 80028f2:	f000 fa15 	bl	8002d20 <read16>
 80028f6:	4603      	mov	r3, r0
 80028f8:	ee07 3a90 	vmov	s15, r3
 80028fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002900:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002940 <decodeGyroIntegratedRV+0x108>
 8002904:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    value->un.gyroIntegratedRV.angVelZ = read16(&event->report[12]) * SCALE_Q(10);
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	331e      	adds	r3, #30
 8002912:	4618      	mov	r0, r3
 8002914:	f000 fa04 	bl	8002d20 <read16>
 8002918:	4603      	mov	r3, r0
 800291a:	ee07 3a90 	vmov	s15, r3
 800291e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002922:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002940 <decodeGyroIntegratedRV+0x108>
 8002926:	ee67 7a87 	vmul.f32	s15, s15, s14
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    return SH2_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	38800000 	.word	0x38800000
 8002940:	3a800000 	.word	0x3a800000

08002944 <decodeIZroRequest>:

static int decodeIZroRequest(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
    value->un.izroRequest.intent = (sh2_IZroMotionIntent_t)event->report[4];
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	7d9a      	ldrb	r2, [r3, #22]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	751a      	strb	r2, [r3, #20]
    value->un.izroRequest.request = (sh2_IZroMotionRequest_t)event->report[5];
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	7dda      	ldrb	r2, [r3, #23]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	755a      	strb	r2, [r3, #21]

    return SH2_OK;
 800295e:	2300      	movs	r3, #0
}
 8002960:	4618      	mov	r0, r3
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <decodeRawOptFlow>:

static int decodeRawOptFlow(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
    // Decode Raw optical flow
    value->un.rawOptFlow.dx = read16(&event->report[4]);
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	3316      	adds	r3, #22
 800297a:	4618      	mov	r0, r3
 800297c:	f000 f9d0 	bl	8002d20 <read16>
 8002980:	4603      	mov	r3, r0
 8002982:	461a      	mov	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	835a      	strh	r2, [r3, #26]
    value->un.rawOptFlow.dy = read16(&event->report[6]);
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	3318      	adds	r3, #24
 800298c:	4618      	mov	r0, r3
 800298e:	f000 f9c7 	bl	8002d20 <read16>
 8002992:	4603      	mov	r3, r0
 8002994:	461a      	mov	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	839a      	strh	r2, [r3, #28]
    value->un.rawOptFlow.iq = read16(&event->report[8]);
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	331a      	adds	r3, #26
 800299e:	4618      	mov	r0, r3
 80029a0:	f000 f9be 	bl	8002d20 <read16>
 80029a4:	4603      	mov	r3, r0
 80029a6:	461a      	mov	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	83da      	strh	r2, [r3, #30]
    value->un.rawOptFlow.resX = read8(&event->report[10]);
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	331c      	adds	r3, #28
 80029b0:	4618      	mov	r0, r3
 80029b2:	f000 f9a6 	bl	8002d02 <read8>
 80029b6:	4603      	mov	r3, r0
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f883 2020 	strb.w	r2, [r3, #32]
    value->un.rawOptFlow.resY = read8(&event->report[11]);
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	331d      	adds	r3, #29
 80029c4:	4618      	mov	r0, r3
 80029c6:	f000 f99c 	bl	8002d02 <read8>
 80029ca:	4603      	mov	r3, r0
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    value->un.rawOptFlow.shutter = read8(&event->report[12]);
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	331e      	adds	r3, #30
 80029d8:	4618      	mov	r0, r3
 80029da:	f000 f992 	bl	8002d02 <read8>
 80029de:	4603      	mov	r3, r0
 80029e0:	b2da      	uxtb	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    value->un.rawOptFlow.frameMax = read8(&event->report[13]);
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	331f      	adds	r3, #31
 80029ec:	4618      	mov	r0, r3
 80029ee:	f000 f988 	bl	8002d02 <read8>
 80029f2:	4603      	mov	r3, r0
 80029f4:	b2da      	uxtb	r2, r3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    value->un.rawOptFlow.frameAvg = read8(&event->report[14]);
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	3320      	adds	r3, #32
 8002a00:	4618      	mov	r0, r3
 8002a02:	f000 f97e 	bl	8002d02 <read8>
 8002a06:	4603      	mov	r3, r0
 8002a08:	b2da      	uxtb	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    value->un.rawOptFlow.frameMin = read8(&event->report[15]);
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	3321      	adds	r3, #33	@ 0x21
 8002a14:	4618      	mov	r0, r3
 8002a16:	f000 f974 	bl	8002d02 <read8>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	b2da      	uxtb	r2, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    value->un.rawOptFlow.laserOn = read8(&event->report[16]);
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	3322      	adds	r3, #34	@ 0x22
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f000 f96a 	bl	8002d02 <read8>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	b2da      	uxtb	r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    value->un.rawOptFlow.dt = read16(&event->report[18]);
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	3324      	adds	r3, #36	@ 0x24
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f000 f96f 	bl	8002d20 <read16>
 8002a42:	4603      	mov	r3, r0
 8002a44:	461a      	mov	r2, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	831a      	strh	r2, [r3, #24]
    value->un.rawOptFlow.timestamp = read32(&event->report[20]);
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	3326      	adds	r3, #38	@ 0x26
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f000 f97d 	bl	8002d4e <read32>
 8002a54:	4603      	mov	r3, r0
 8002a56:	461a      	mov	r2, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	615a      	str	r2, [r3, #20]
    
    return SH2_OK;
 8002a5c:	2300      	movs	r3, #0
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3708      	adds	r7, #8
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
	...

08002a68 <decodeDeadReckoningPose>:

static int decodeDeadReckoningPose(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event){
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
    value->un.deadReckoningPose.timestamp = read32(&event->report[4]);
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	3316      	adds	r3, #22
 8002a76:	4618      	mov	r0, r3
 8002a78:	f000 f969 	bl	8002d4e <read32>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	461a      	mov	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	615a      	str	r2, [r3, #20]
    value->un.deadReckoningPose.linPosX = read32(&event->report[8]) * SCALE_Q(17);
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	331a      	adds	r3, #26
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f000 f960 	bl	8002d4e <read32>
 8002a8e:	ee07 0a90 	vmov	s15, r0
 8002a92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a96:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8002c30 <decodeDeadReckoningPose+0x1c8>
 8002a9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.deadReckoningPose.linPosY = read32(&event->report[12]) * SCALE_Q(17);
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	331e      	adds	r3, #30
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f000 f950 	bl	8002d4e <read32>
 8002aae:	ee07 0a90 	vmov	s15, r0
 8002ab2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ab6:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8002c30 <decodeDeadReckoningPose+0x1c8>
 8002aba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.deadReckoningPose.linPosZ = read32(&event->report[16]) * SCALE_Q(17);
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	3322      	adds	r3, #34	@ 0x22
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f000 f940 	bl	8002d4e <read32>
 8002ace:	ee07 0a90 	vmov	s15, r0
 8002ad2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ad6:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8002c30 <decodeDeadReckoningPose+0x1c8>
 8002ada:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	edc3 7a08 	vstr	s15, [r3, #32]

    value->un.deadReckoningPose.i = read32(&event->report[20]) * SCALE_Q(30);
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	3326      	adds	r3, #38	@ 0x26
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f000 f930 	bl	8002d4e <read32>
 8002aee:	ee07 0a90 	vmov	s15, r0
 8002af2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002af6:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8002c34 <decodeDeadReckoningPose+0x1cc>
 8002afa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    value->un.deadReckoningPose.j = read32(&event->report[24]) * SCALE_Q(30);
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	332a      	adds	r3, #42	@ 0x2a
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f000 f920 	bl	8002d4e <read32>
 8002b0e:	ee07 0a90 	vmov	s15, r0
 8002b12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b16:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8002c34 <decodeDeadReckoningPose+0x1cc>
 8002b1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    value->un.deadReckoningPose.k = read32(&event->report[28]) * SCALE_Q(30);
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	332e      	adds	r3, #46	@ 0x2e
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f000 f910 	bl	8002d4e <read32>
 8002b2e:	ee07 0a90 	vmov	s15, r0
 8002b32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b36:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8002c34 <decodeDeadReckoningPose+0x1cc>
 8002b3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    value->un.deadReckoningPose.real = read32(&event->report[32]) * SCALE_Q(30);
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	3332      	adds	r3, #50	@ 0x32
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f000 f900 	bl	8002d4e <read32>
 8002b4e:	ee07 0a90 	vmov	s15, r0
 8002b52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b56:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8002c34 <decodeDeadReckoningPose+0x1cc>
 8002b5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

    value->un.deadReckoningPose.linVelX = read32(&event->report[36]) * SCALE_Q(25);
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	3336      	adds	r3, #54	@ 0x36
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f000 f8f0 	bl	8002d4e <read32>
 8002b6e:	ee07 0a90 	vmov	s15, r0
 8002b72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b76:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8002c38 <decodeDeadReckoningPose+0x1d0>
 8002b7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    value->un.deadReckoningPose.linVelY = read32(&event->report[40]) * SCALE_Q(25);
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	333a      	adds	r3, #58	@ 0x3a
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f000 f8e0 	bl	8002d4e <read32>
 8002b8e:	ee07 0a90 	vmov	s15, r0
 8002b92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b96:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002c38 <decodeDeadReckoningPose+0x1d0>
 8002b9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
    value->un.deadReckoningPose.linVelZ = read32(&event->report[44]) * SCALE_Q(25);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	333e      	adds	r3, #62	@ 0x3e
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f000 f8d0 	bl	8002d4e <read32>
 8002bae:	ee07 0a90 	vmov	s15, r0
 8002bb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bb6:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002c38 <decodeDeadReckoningPose+0x1d0>
 8002bba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c

    value->un.deadReckoningPose.angVelX = read32(&event->report[48]) * SCALE_Q(25);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	3342      	adds	r3, #66	@ 0x42
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f000 f8c0 	bl	8002d4e <read32>
 8002bce:	ee07 0a90 	vmov	s15, r0
 8002bd2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bd6:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002c38 <decodeDeadReckoningPose+0x1d0>
 8002bda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    value->un.deadReckoningPose.angVelY = read32(&event->report[52]) * SCALE_Q(25);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	3346      	adds	r3, #70	@ 0x46
 8002be8:	4618      	mov	r0, r3
 8002bea:	f000 f8b0 	bl	8002d4e <read32>
 8002bee:	ee07 0a90 	vmov	s15, r0
 8002bf2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bf6:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002c38 <decodeDeadReckoningPose+0x1d0>
 8002bfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
    value->un.deadReckoningPose.angVelZ = read32(&event->report[56]) * SCALE_Q(25);
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	334a      	adds	r3, #74	@ 0x4a
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f000 f8a0 	bl	8002d4e <read32>
 8002c0e:	ee07 0a90 	vmov	s15, r0
 8002c12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c16:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002c38 <decodeDeadReckoningPose+0x1d0>
 8002c1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
    return SH2_OK;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3708      	adds	r7, #8
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	37000000 	.word	0x37000000
 8002c34:	30800000 	.word	0x30800000
 8002c38:	33000000 	.word	0x33000000

08002c3c <decodeWheelEncoder>:

static int decodeWheelEncoder(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event){
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
    value->un.wheelEncoder.timestamp = read32(&event->report[4]);
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	3316      	adds	r3, #22
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f000 f87f 	bl	8002d4e <read32>
 8002c50:	4603      	mov	r3, r0
 8002c52:	461a      	mov	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	615a      	str	r2, [r3, #20]
    value->un.wheelEncoder.wheelIndex = read8(&event->report[8]);
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	331a      	adds	r3, #26
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f000 f850 	bl	8002d02 <read8>
 8002c62:	4603      	mov	r3, r0
 8002c64:	b2da      	uxtb	r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	761a      	strb	r2, [r3, #24]
    value->un.wheelEncoder.dataType = read8(&event->report[9]);
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	331b      	adds	r3, #27
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f000 f847 	bl	8002d02 <read8>
 8002c74:	4603      	mov	r3, r0
 8002c76:	b2da      	uxtb	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	765a      	strb	r2, [r3, #25]
    value->un.wheelEncoder.data = read16(&event->report[10]);
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	331c      	adds	r3, #28
 8002c80:	4618      	mov	r0, r3
 8002c82:	f000 f84d 	bl	8002d20 <read16>
 8002c86:	4603      	mov	r3, r0
 8002c88:	b29a      	uxth	r2, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	835a      	strh	r2, [r3, #26]
    return SH2_OK;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3708      	adds	r7, #8
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <readu16>:
{
    *p = (uint8_t)(value & 0xFF);
}

uint16_t readu16(const uint8_t *p)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
    uint16_t retval = p[0] | (p[1] << 8);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	b21a      	sxth	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	b21b      	sxth	r3, r3
 8002cae:	021b      	lsls	r3, r3, #8
 8002cb0:	b21b      	sxth	r3, r3
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	b21b      	sxth	r3, r3
 8002cb6:	81fb      	strh	r3, [r7, #14]
    return retval;
 8002cb8:	89fb      	ldrh	r3, [r7, #14]
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3714      	adds	r7, #20
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr

08002cc6 <readu32>:
    value >>= 8;
    *p = (uint8_t)(value & 0xFF);
}

uint32_t readu32(const uint8_t *p)
{
 8002cc6:	b480      	push	{r7}
 8002cc8:	b085      	sub	sp, #20
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
    uint32_t retval = p[0] | (p[1] << 8) | (p[2] << 16) | (p[3] << 24);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	021b      	lsls	r3, r3, #8
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	3302      	adds	r3, #2
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	041b      	lsls	r3, r3, #16
 8002ce6:	431a      	orrs	r2, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	3303      	adds	r3, #3
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	061b      	lsls	r3, r3, #24
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	60fb      	str	r3, [r7, #12]
    return retval;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3714      	adds	r7, #20
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr

08002d02 <read8>:
    value >>= 8;
    *p = (uint8_t)(value & 0xFF);
}

int8_t read8(const uint8_t *p)
{
 8002d02:	b480      	push	{r7}
 8002d04:	b085      	sub	sp, #20
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
    int8_t retval = p[0];
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	73fb      	strb	r3, [r7, #15]
    return retval;
 8002d10:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3714      	adds	r7, #20
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <read16>:
{
    *p = (uint8_t)(value & 0xFF);
}

int16_t read16(const uint8_t *p)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
    int16_t retval = p[0] | (p[1] << 8);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	b21a      	sxth	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	3301      	adds	r3, #1
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	b21b      	sxth	r3, r3
 8002d36:	021b      	lsls	r3, r3, #8
 8002d38:	b21b      	sxth	r3, r3
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	81fb      	strh	r3, [r7, #14]
    return retval;
 8002d3e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3714      	adds	r7, #20
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr

08002d4e <read32>:
    value >>= 8;
    *p = (uint8_t)(value & 0xFF);
}

int32_t read32(const uint8_t *p)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	b085      	sub	sp, #20
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
    int32_t retval = p[0] | (p[1] << 8) | (p[2] << 16) | (p[3] << 24);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	3301      	adds	r3, #1
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	021b      	lsls	r3, r3, #8
 8002d64:	431a      	orrs	r2, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	3302      	adds	r3, #2
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	041b      	lsls	r3, r3, #16
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3303      	adds	r3, #3
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	061b      	lsls	r3, r3, #24
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	60fb      	str	r3, [r7, #12]
    return retval;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3714      	adds	r7, #20
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
	...

08002d8c <shtp_init>:

// ------------------------------------------------------------------------
// Private functions

static void shtp_init(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
    // Clear pHal pointer in every instance.  This marks them as unallocated.
    for (int n = 0; n < SHTP_INSTANCES; n++) {
 8002d92:	2300      	movs	r3, #0
 8002d94:	607b      	str	r3, [r7, #4]
 8002d96:	e00b      	b.n	8002db0 <shtp_init+0x24>
        instances[n].pHal = 0;
 8002d98:	4a0b      	ldr	r2, [pc, #44]	@ (8002dc8 <shtp_init+0x3c>)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f640 1114 	movw	r1, #2324	@ 0x914
 8002da0:	fb01 f303 	mul.w	r3, r1, r3
 8002da4:	4413      	add	r3, r2
 8002da6:	2200      	movs	r2, #0
 8002da8:	601a      	str	r2, [r3, #0]
    for (int n = 0; n < SHTP_INSTANCES; n++) {
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	3301      	adds	r3, #1
 8002dae:	607b      	str	r3, [r7, #4]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	ddf0      	ble.n	8002d98 <shtp_init+0xc>
    }

    // Set the initialized flag so this doesn't happen again.
    shtp_initialized = true;
 8002db6:	4b05      	ldr	r3, [pc, #20]	@ (8002dcc <shtp_init+0x40>)
 8002db8:	2201      	movs	r2, #1
 8002dba:	701a      	strb	r2, [r3, #0]
}
 8002dbc:	bf00      	nop
 8002dbe:	370c      	adds	r7, #12
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr
 8002dc8:	2000077c 	.word	0x2000077c
 8002dcc:	20001090 	.word	0x20001090

08002dd0 <getInstance>:

static shtp_t *getInstance(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
    for (int n = 0; n < SHTP_INSTANCES; n++) {
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	607b      	str	r3, [r7, #4]
 8002dda:	e014      	b.n	8002e06 <getInstance+0x36>
        if (instances[n].pHal == 0) {
 8002ddc:	4a0f      	ldr	r2, [pc, #60]	@ (8002e1c <getInstance+0x4c>)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f640 1114 	movw	r1, #2324	@ 0x914
 8002de4:	fb01 f303 	mul.w	r3, r1, r3
 8002de8:	4413      	add	r3, r2
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d107      	bne.n	8002e00 <getInstance+0x30>
            // This instance is free
            return &instances[n];
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f640 1214 	movw	r2, #2324	@ 0x914
 8002df6:	fb02 f303 	mul.w	r3, r2, r3
 8002dfa:	4a08      	ldr	r2, [pc, #32]	@ (8002e1c <getInstance+0x4c>)
 8002dfc:	4413      	add	r3, r2
 8002dfe:	e006      	b.n	8002e0e <getInstance+0x3e>
    for (int n = 0; n < SHTP_INSTANCES; n++) {
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	3301      	adds	r3, #1
 8002e04:	607b      	str	r3, [r7, #4]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	dde7      	ble.n	8002ddc <getInstance+0xc>
        }
    }

    // Can't give an instance, none are free
    return 0;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	2000077c 	.word	0x2000077c

08002e20 <rxAssemble>:

    return SH2_OK;
}

static void rxAssemble(shtp_t *pShtp, uint8_t *in, uint16_t len, uint32_t t_us)
{
 8002e20:	b590      	push	{r4, r7, lr}
 8002e22:	b087      	sub	sp, #28
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	603b      	str	r3, [r7, #0]
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	80fb      	strh	r3, [r7, #6]
    uint16_t payloadLen;
    bool continuation;
    uint8_t chan = 0;
 8002e30:	2300      	movs	r3, #0
 8002e32:	75fb      	strb	r3, [r7, #23]
    uint8_t seq = 0;
 8002e34:	2300      	movs	r3, #0
 8002e36:	75bb      	strb	r3, [r7, #22]

    // discard invalid short fragments
    if (len < SHTP_HDR_LEN) {
 8002e38:	88fb      	ldrh	r3, [r7, #6]
 8002e3a:	2b03      	cmp	r3, #3
 8002e3c:	d813      	bhi.n	8002e66 <rxAssemble+0x46>
        pShtp->rxShortFragments++;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	@ 0x8fc
 8002e44:	1c5a      	adds	r2, r3, #1
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f8c3 28fc 	str.w	r2, [r3, #2300]	@ 0x8fc
        if (pShtp->eventCallback) {
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f000 8139 	beq.w	80030c8 <rxAssemble+0x2a8>
            pShtp->eventCallback(pShtp->eventCookie, SHTP_SHORT_FRAGMENT);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	6892      	ldr	r2, [r2, #8]
 8002e5e:	2101      	movs	r1, #1
 8002e60:	4610      	mov	r0, r2
 8002e62:	4798      	blx	r3
        }
        return;
 8002e64:	e130      	b.n	80030c8 <rxAssemble+0x2a8>
    }
    
    // Interpret header fields
    payloadLen = (in[0] + (in[1] << 8)) & (~0x8000);
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	3301      	adds	r3, #1
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	021b      	lsls	r3, r3, #8
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	4413      	add	r3, r2
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002e7e:	82bb      	strh	r3, [r7, #20]
    continuation = ((in[1] & 0x80) != 0);
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	3301      	adds	r3, #1
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	b25b      	sxtb	r3, r3
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	09db      	lsrs	r3, r3, #7
 8002e8c:	74fb      	strb	r3, [r7, #19]
    chan = in[2];
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	789b      	ldrb	r3, [r3, #2]
 8002e92:	75fb      	strb	r3, [r7, #23]
    seq = in[3];
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	78db      	ldrb	r3, [r3, #3]
 8002e98:	75bb      	strb	r3, [r7, #22]

    if (seq != pShtp->chan[chan].nextInSeq){
 8002e9a:	7dfa      	ldrb	r2, [r7, #23]
 8002e9c:	68f9      	ldr	r1, [r7, #12]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	005b      	lsls	r3, r3, #1
 8002ea2:	4413      	add	r3, r2
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	440b      	add	r3, r1
 8002ea8:	f603 0399 	addw	r3, r3, #2201	@ 0x899
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	7dba      	ldrb	r2, [r7, #22]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d00a      	beq.n	8002eca <rxAssemble+0xaa>
        if (pShtp->eventCallback) {
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d006      	beq.n	8002eca <rxAssemble+0xaa>
            pShtp->eventCallback(pShtp->eventCookie,
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	68fa      	ldr	r2, [r7, #12]
 8002ec2:	6892      	ldr	r2, [r2, #8]
 8002ec4:	2106      	movs	r1, #6
 8002ec6:	4610      	mov	r0, r2
 8002ec8:	4798      	blx	r3
                                 SHTP_BAD_SN);
        }
    }
    
    if (payloadLen < SHTP_HDR_LEN) {
 8002eca:	8abb      	ldrh	r3, [r7, #20]
 8002ecc:	2b03      	cmp	r3, #3
 8002ece:	d813      	bhi.n	8002ef8 <rxAssemble+0xd8>
        pShtp->rxShortFragments++;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	@ 0x8fc
 8002ed6:	1c5a      	adds	r2, r3, #1
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f8c3 28fc 	str.w	r2, [r3, #2300]	@ 0x8fc
        if (pShtp->eventCallback) {
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	f000 80f2 	beq.w	80030cc <rxAssemble+0x2ac>
            pShtp->eventCallback(pShtp->eventCookie, SHTP_SHORT_FRAGMENT);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	68fa      	ldr	r2, [r7, #12]
 8002eee:	6892      	ldr	r2, [r2, #8]
 8002ef0:	2101      	movs	r1, #1
 8002ef2:	4610      	mov	r0, r2
 8002ef4:	4798      	blx	r3
        }
        return;
 8002ef6:	e0e9      	b.n	80030cc <rxAssemble+0x2ac>
    }
        
    if (chan >= SHTP_MAX_CHANS) {
 8002ef8:	7dfb      	ldrb	r3, [r7, #23]
 8002efa:	2b07      	cmp	r3, #7
 8002efc:	d913      	bls.n	8002f26 <rxAssemble+0x106>
        // Invalid channel id.
        pShtp->rxBadChan++;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
 8002f04:	1c5a      	adds	r2, r3, #1
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	f8c3 28f8 	str.w	r2, [r3, #2296]	@ 0x8f8

        if (pShtp->eventCallback) {
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f000 80dd 	beq.w	80030d0 <rxAssemble+0x2b0>
            pShtp->eventCallback(pShtp->eventCookie, SHTP_BAD_RX_CHAN);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	68fa      	ldr	r2, [r7, #12]
 8002f1c:	6892      	ldr	r2, [r2, #8]
 8002f1e:	2103      	movs	r1, #3
 8002f20:	4610      	mov	r0, r2
 8002f22:	4798      	blx	r3
        }
        return;
 8002f24:	e0d4      	b.n	80030d0 <rxAssemble+0x2b0>
    }

    // Discard earlier assembly in progress if the received data doesn't match it.
    if (pShtp->inRemaining) {
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d040      	beq.n	8002fb2 <rxAssemble+0x192>
        // Check this against previously received data.
        if (!continuation ||
 8002f30:	7cfb      	ldrb	r3, [r7, #19]
 8002f32:	f083 0301 	eor.w	r3, r3, #1
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d119      	bne.n	8002f70 <rxAssemble+0x150>
            (chan != pShtp->inChan) ||
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f893 308e 	ldrb.w	r3, [r3, #142]	@ 0x8e
        if (!continuation ||
 8002f42:	7dfa      	ldrb	r2, [r7, #23]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d113      	bne.n	8002f70 <rxAssemble+0x150>
            (seq != pShtp->chan[chan].nextInSeq) ||
 8002f48:	7dfa      	ldrb	r2, [r7, #23]
 8002f4a:	68f9      	ldr	r1, [r7, #12]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	4413      	add	r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	440b      	add	r3, r1
 8002f56:	f603 0399 	addw	r3, r3, #2201	@ 0x899
 8002f5a:	781b      	ldrb	r3, [r3, #0]
            (chan != pShtp->inChan) ||
 8002f5c:	7dba      	ldrb	r2, [r7, #22]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d106      	bne.n	8002f70 <rxAssemble+0x150>
            (payloadLen-SHTP_HDR_LEN != pShtp->inRemaining)) {
 8002f62:	8abb      	ldrh	r3, [r7, #20]
 8002f64:	3b04      	subs	r3, #4
 8002f66:	68fa      	ldr	r2, [r7, #12]
 8002f68:	f8b2 208c 	ldrh.w	r2, [r2, #140]	@ 0x8c
            (seq != pShtp->chan[chan].nextInSeq) ||
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d020      	beq.n	8002fb2 <rxAssemble+0x192>
            
            if (pShtp->eventCallback) {
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d006      	beq.n	8002f86 <rxAssemble+0x166>
                pShtp->eventCallback(pShtp->eventCookie,
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	68fa      	ldr	r2, [r7, #12]
 8002f7e:	6892      	ldr	r2, [r2, #8]
 8002f80:	2105      	movs	r1, #5
 8002f82:	4610      	mov	r0, r2
 8002f84:	4798      	blx	r3
                                     SHTP_BAD_FRAGMENT);
            }
            
            // This fragment doesn't fit with previous one, discard earlier data
            pShtp->inRemaining = 0;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c

            pShtp->rxInterruptedPayloads++;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f8d3 3904 	ldr.w	r3, [r3, #2308]	@ 0x904
 8002f94:	1c5a      	adds	r2, r3, #1
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	f8c3 2904 	str.w	r2, [r3, #2308]	@ 0x904
            if (pShtp->eventCallback) {
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d006      	beq.n	8002fb2 <rxAssemble+0x192>
                pShtp->eventCallback(pShtp->eventCookie, SHTP_INTERRUPTED_PAYLOAD);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	68fa      	ldr	r2, [r7, #12]
 8002faa:	6892      	ldr	r2, [r2, #8]
 8002fac:	2107      	movs	r1, #7
 8002fae:	4610      	mov	r0, r2
 8002fb0:	4798      	blx	r3
            }
        }
    }
    
    // Remember next sequence number we expect for this channel.
    pShtp->chan[chan].nextInSeq = seq + 1;
 8002fb2:	7dfa      	ldrb	r2, [r7, #23]
 8002fb4:	7dbb      	ldrb	r3, [r7, #22]
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	b2d8      	uxtb	r0, r3
 8002fba:	68f9      	ldr	r1, [r7, #12]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	005b      	lsls	r3, r3, #1
 8002fc0:	4413      	add	r3, r2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	440b      	add	r3, r1
 8002fc6:	f603 0399 	addw	r3, r3, #2201	@ 0x899
 8002fca:	4602      	mov	r2, r0
 8002fcc:	701a      	strb	r2, [r3, #0]

    if (pShtp->inRemaining == 0) {
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d122      	bne.n	800301e <rxAssemble+0x1fe>
        if (payloadLen > sizeof(pShtp->inPayload)) {
 8002fd8:	8abb      	ldrh	r3, [r7, #20]
 8002fda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fde:	d912      	bls.n	8003006 <rxAssemble+0x1e6>
            // Error: This payload won't fit! Discard it.
            pShtp->rxTooLargePayloads++;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 8002fe6:	1c5a      	adds	r2, r3, #1
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
            
            if (pShtp->eventCallback) {
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d06e      	beq.n	80030d4 <rxAssemble+0x2b4>
                pShtp->eventCallback(pShtp->eventCookie, SHTP_TOO_LARGE_PAYLOADS);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	6892      	ldr	r2, [r2, #8]
 8002ffe:	2102      	movs	r1, #2
 8003000:	4610      	mov	r0, r2
 8003002:	4798      	blx	r3
            }

            return;
 8003004:	e066      	b.n	80030d4 <rxAssemble+0x2b4>
        }

        // This represents a new payload

        // Store timestamp
        pShtp->inTimestamp = t_us;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	683a      	ldr	r2, [r7, #0]
 800300a:	f8c3 2494 	str.w	r2, [r3, #1172]	@ 0x494

        // Start a new assembly.
        pShtp->inCursor = 0;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2200      	movs	r2, #0
 8003012:	f8a3 2490 	strh.w	r2, [r3, #1168]	@ 0x490
        pShtp->inChan = chan;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	7dfa      	ldrb	r2, [r7, #23]
 800301a:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    }

    // Append the new fragment to the payload under construction.
    if (len > payloadLen) {
 800301e:	88fa      	ldrh	r2, [r7, #6]
 8003020:	8abb      	ldrh	r3, [r7, #20]
 8003022:	429a      	cmp	r2, r3
 8003024:	d901      	bls.n	800302a <rxAssemble+0x20a>
        // Only use the valid portion of the transfer
        len = payloadLen;
 8003026:	8abb      	ldrh	r3, [r7, #20]
 8003028:	80fb      	strh	r3, [r7, #6]
    }
    memcpy(pShtp->inPayload + pShtp->inCursor, in+SHTP_HDR_LEN, len-SHTP_HDR_LEN);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	338f      	adds	r3, #143	@ 0x8f
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	f8b2 2490 	ldrh.w	r2, [r2, #1168]	@ 0x490
 8003034:	1898      	adds	r0, r3, r2
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	1d19      	adds	r1, r3, #4
 800303a:	88fb      	ldrh	r3, [r7, #6]
 800303c:	3b04      	subs	r3, #4
 800303e:	461a      	mov	r2, r3
 8003040:	f004 f867 	bl	8007112 <memcpy>
    pShtp->inCursor += len-SHTP_HDR_LEN;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f8b3 2490 	ldrh.w	r2, [r3, #1168]	@ 0x490
 800304a:	88fb      	ldrh	r3, [r7, #6]
 800304c:	4413      	add	r3, r2
 800304e:	b29b      	uxth	r3, r3
 8003050:	3b04      	subs	r3, #4
 8003052:	b29a      	uxth	r2, r3
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f8a3 2490 	strh.w	r2, [r3, #1168]	@ 0x490
    pShtp->inRemaining = payloadLen - len;
 800305a:	8aba      	ldrh	r2, [r7, #20]
 800305c:	88fb      	ldrh	r3, [r7, #6]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	b29a      	uxth	r2, r3
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c

    // If whole payload received, deliver it to channel listener.
    if (pShtp->inRemaining == 0) {
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 800306e:	2b00      	cmp	r3, #0
 8003070:	d131      	bne.n	80030d6 <rxAssemble+0x2b6>

        // Call callback if there is one.
        if (pShtp->chan[chan].callback != 0) {
 8003072:	7dfa      	ldrb	r2, [r7, #23]
 8003074:	68f9      	ldr	r1, [r7, #12]
 8003076:	4613      	mov	r3, r2
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	4413      	add	r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	440b      	add	r3, r1
 8003080:	f603 039c 	addw	r3, r3, #2204	@ 0x89c
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d025      	beq.n	80030d6 <rxAssemble+0x2b6>
            pShtp->chan[chan].callback(pShtp->chan[chan].cookie,
 800308a:	7dfa      	ldrb	r2, [r7, #23]
 800308c:	68f9      	ldr	r1, [r7, #12]
 800308e:	4613      	mov	r3, r2
 8003090:	005b      	lsls	r3, r3, #1
 8003092:	4413      	add	r3, r2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	440b      	add	r3, r1
 8003098:	f603 039c 	addw	r3, r3, #2204	@ 0x89c
 800309c:	681c      	ldr	r4, [r3, #0]
 800309e:	7dfa      	ldrb	r2, [r7, #23]
 80030a0:	68f9      	ldr	r1, [r7, #12]
 80030a2:	4613      	mov	r3, r2
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	4413      	add	r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	440b      	add	r3, r1
 80030ac:	f503 630a 	add.w	r3, r3, #2208	@ 0x8a0
 80030b0:	6818      	ldr	r0, [r3, #0]
                                       pShtp->inPayload, pShtp->inCursor,
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f103 018f 	add.w	r1, r3, #143	@ 0x8f
            pShtp->chan[chan].callback(pShtp->chan[chan].cookie,
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f8b3 2490 	ldrh.w	r2, [r3, #1168]	@ 0x490
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 80030c4:	47a0      	blx	r4
 80030c6:	e006      	b.n	80030d6 <rxAssemble+0x2b6>
        return;
 80030c8:	bf00      	nop
 80030ca:	e004      	b.n	80030d6 <rxAssemble+0x2b6>
        return;
 80030cc:	bf00      	nop
 80030ce:	e002      	b.n	80030d6 <rxAssemble+0x2b6>
        return;
 80030d0:	bf00      	nop
 80030d2:	e000      	b.n	80030d6 <rxAssemble+0x2b6>
            return;
 80030d4:	bf00      	nop
                                       pShtp->inTimestamp);
        }
    }
}
 80030d6:	371c      	adds	r7, #28
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd90      	pop	{r4, r7, pc}

080030dc <shtp_open>:
// Public functions

// Takes HAL pointer, returns shtp ID for use in future calls.
// HAL will be opened by this call.
void *shtp_open(sh2_Hal_t *pHal)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b084      	sub	sp, #16
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
    if (!shtp_initialized) {
 80030e4:	4b16      	ldr	r3, [pc, #88]	@ (8003140 <shtp_open+0x64>)
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	f083 0301 	eor.w	r3, r3, #1
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <shtp_open+0x1a>
        // Perform one-time module initialization
        shtp_init();
 80030f2:	f7ff fe4b 	bl	8002d8c <shtp_init>
    }
    
    // Validate params
    if (pHal == 0) {
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d101      	bne.n	8003100 <shtp_open+0x24>
        // Error
        return 0;
 80030fc:	2300      	movs	r3, #0
 80030fe:	e01b      	b.n	8003138 <shtp_open+0x5c>
    }

    // Find an available instance for this open
    shtp_t *pShtp = getInstance();
 8003100:	f7ff fe66 	bl	8002dd0 <getInstance>
 8003104:	60f8      	str	r0, [r7, #12]
    if (pShtp == 0) {
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d101      	bne.n	8003110 <shtp_open+0x34>
        // No instances available, return error
        return 0;
 800310c:	2300      	movs	r3, #0
 800310e:	e013      	b.n	8003138 <shtp_open+0x5c>
    }

    // Clear the SHTP instance as a shortcut to initializing all fields
    memset(pShtp, 0, sizeof(shtp_t));
 8003110:	f640 1214 	movw	r2, #2324	@ 0x914
 8003114:	2100      	movs	r1, #0
 8003116:	68f8      	ldr	r0, [r7, #12]
 8003118:	f003 ff7f 	bl	800701a <memset>
    
    // Open HAL
    int status = pHal->open(pHal);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	4798      	blx	r3
 8003124:	60b8      	str	r0, [r7, #8]
    if (status != SH2_OK) {
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <shtp_open+0x54>
        return 0;
 800312c:	2300      	movs	r3, #0
 800312e:	e003      	b.n	8003138 <shtp_open+0x5c>
    }

    // Store reference to the HAL
    pShtp->pHal = pHal;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	687a      	ldr	r2, [r7, #4]
 8003134:	601a      	str	r2, [r3, #0]

    return pShtp;
 8003136:	68fb      	ldr	r3, [r7, #12]
}
 8003138:	4618      	mov	r0, r3
 800313a:	3710      	adds	r7, #16
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	20001090 	.word	0x20001090

08003144 <shtp_setEventCallback>:
}

// Register the pointer of the callback function for reporting asynchronous events
void shtp_setEventCallback(void *pInstance, 
                           shtp_EventCallback_t * eventCallback, 
                           void *eventCookie) {
 8003144:	b480      	push	{r7}
 8003146:	b087      	sub	sp, #28
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
    shtp_t *pShtp = (shtp_t *)pInstance;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	617b      	str	r3, [r7, #20]

    pShtp->eventCallback = eventCallback;
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	68ba      	ldr	r2, [r7, #8]
 8003158:	605a      	str	r2, [r3, #4]
    pShtp->eventCookie = eventCookie;
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	609a      	str	r2, [r3, #8]
}
 8003160:	bf00      	nop
 8003162:	371c      	adds	r7, #28
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <shtp_listenChan>:

// Register a listener for an SHTP channel
int shtp_listenChan(void *pInstance,
                    uint8_t channel,
                    shtp_Callback_t *callback, void * cookie)
{
 800316c:	b480      	push	{r7}
 800316e:	b087      	sub	sp, #28
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	607a      	str	r2, [r7, #4]
 8003176:	603b      	str	r3, [r7, #0]
 8003178:	460b      	mov	r3, r1
 800317a:	72fb      	strb	r3, [r7, #11]
    shtp_t *pShtp = (shtp_t *)pInstance;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	617b      	str	r3, [r7, #20]
    
    // Balk if channel is invalid
    if ((channel == 0) || (channel >= SHTP_MAX_CHANS)) {
 8003180:	7afb      	ldrb	r3, [r7, #11]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d002      	beq.n	800318c <shtp_listenChan+0x20>
 8003186:	7afb      	ldrb	r3, [r7, #11]
 8003188:	2b07      	cmp	r3, #7
 800318a:	d902      	bls.n	8003192 <shtp_listenChan+0x26>
        return SH2_ERR_BAD_PARAM;
 800318c:	f06f 0301 	mvn.w	r3, #1
 8003190:	e016      	b.n	80031c0 <shtp_listenChan+0x54>
    }

    pShtp->chan[channel].callback = callback;
 8003192:	7afa      	ldrb	r2, [r7, #11]
 8003194:	6979      	ldr	r1, [r7, #20]
 8003196:	4613      	mov	r3, r2
 8003198:	005b      	lsls	r3, r3, #1
 800319a:	4413      	add	r3, r2
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	440b      	add	r3, r1
 80031a0:	f603 039c 	addw	r3, r3, #2204	@ 0x89c
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	601a      	str	r2, [r3, #0]
    pShtp->chan[channel].cookie = cookie;
 80031a8:	7afa      	ldrb	r2, [r7, #11]
 80031aa:	6979      	ldr	r1, [r7, #20]
 80031ac:	4613      	mov	r3, r2
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	4413      	add	r3, r2
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	440b      	add	r3, r1
 80031b6:	f503 630a 	add.w	r3, r3, #2208	@ 0x8a0
 80031ba:	683a      	ldr	r2, [r7, #0]
 80031bc:	601a      	str	r2, [r3, #0]

    return SH2_OK;
 80031be:	2300      	movs	r3, #0
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	371c      	adds	r7, #28
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr

080031cc <shtp_service>:
    return txProcess(pShtp, channel, payload, len);
}

// Check for received data and process it.
void shtp_service(void *pInstance)
{
 80031cc:	b590      	push	{r4, r7, lr}
 80031ce:	b087      	sub	sp, #28
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
    shtp_t *pShtp = (shtp_t *)pInstance;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	617b      	str	r3, [r7, #20]
    uint32_t t_us = 0;
 80031d8:	2300      	movs	r3, #0
 80031da:	60fb      	str	r3, [r7, #12]
    
    int len = pShtp->pHal->read(pShtp->pHal, pShtp->inTransfer, sizeof(pShtp->inTransfer), &t_us);
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	689c      	ldr	r4, [r3, #8]
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	6818      	ldr	r0, [r3, #0]
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	f503 6193 	add.w	r1, r3, #1176	@ 0x498
 80031ec:	f107 030c 	add.w	r3, r7, #12
 80031f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80031f4:	47a0      	blx	r4
 80031f6:	6138      	str	r0, [r7, #16]
    if (len > 0) {
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	dd08      	ble.n	8003210 <shtp_service+0x44>
        rxAssemble(pShtp, pShtp->inTransfer, len, t_us);
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	f503 6193 	add.w	r1, r3, #1176	@ 0x498
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	b29a      	uxth	r2, r3
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6978      	ldr	r0, [r7, #20]
 800320c:	f7ff fe08 	bl	8002e20 <rxAssemble>
    }
}
 8003210:	bf00      	nop
 8003212:	371c      	adds	r7, #28
 8003214:	46bd      	mov	sp, r7
 8003216:	bd90      	pop	{r4, r7, pc}

08003218 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800321e:	2300      	movs	r3, #0
 8003220:	607b      	str	r3, [r7, #4]
 8003222:	4b10      	ldr	r3, [pc, #64]	@ (8003264 <HAL_MspInit+0x4c>)
 8003224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003226:	4a0f      	ldr	r2, [pc, #60]	@ (8003264 <HAL_MspInit+0x4c>)
 8003228:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800322c:	6453      	str	r3, [r2, #68]	@ 0x44
 800322e:	4b0d      	ldr	r3, [pc, #52]	@ (8003264 <HAL_MspInit+0x4c>)
 8003230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003232:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003236:	607b      	str	r3, [r7, #4]
 8003238:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800323a:	2300      	movs	r3, #0
 800323c:	603b      	str	r3, [r7, #0]
 800323e:	4b09      	ldr	r3, [pc, #36]	@ (8003264 <HAL_MspInit+0x4c>)
 8003240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003242:	4a08      	ldr	r2, [pc, #32]	@ (8003264 <HAL_MspInit+0x4c>)
 8003244:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003248:	6413      	str	r3, [r2, #64]	@ 0x40
 800324a:	4b06      	ldr	r3, [pc, #24]	@ (8003264 <HAL_MspInit+0x4c>)
 800324c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800324e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003252:	603b      	str	r3, [r7, #0]
 8003254:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003256:	bf00      	nop
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop
 8003264:	40023800 	.word	0x40023800

08003268 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b08a      	sub	sp, #40	@ 0x28
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003270:	f107 0314 	add.w	r3, r7, #20
 8003274:	2200      	movs	r2, #0
 8003276:	601a      	str	r2, [r3, #0]
 8003278:	605a      	str	r2, [r3, #4]
 800327a:	609a      	str	r2, [r3, #8]
 800327c:	60da      	str	r2, [r3, #12]
 800327e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a19      	ldr	r2, [pc, #100]	@ (80032ec <HAL_I2C_MspInit+0x84>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d12b      	bne.n	80032e2 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800328a:	2300      	movs	r3, #0
 800328c:	613b      	str	r3, [r7, #16]
 800328e:	4b18      	ldr	r3, [pc, #96]	@ (80032f0 <HAL_I2C_MspInit+0x88>)
 8003290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003292:	4a17      	ldr	r2, [pc, #92]	@ (80032f0 <HAL_I2C_MspInit+0x88>)
 8003294:	f043 0302 	orr.w	r3, r3, #2
 8003298:	6313      	str	r3, [r2, #48]	@ 0x30
 800329a:	4b15      	ldr	r3, [pc, #84]	@ (80032f0 <HAL_I2C_MspInit+0x88>)
 800329c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	613b      	str	r3, [r7, #16]
 80032a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80032a6:	23c0      	movs	r3, #192	@ 0xc0
 80032a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80032aa:	2312      	movs	r3, #18
 80032ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ae:	2300      	movs	r3, #0
 80032b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032b2:	2303      	movs	r3, #3
 80032b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80032b6:	2304      	movs	r3, #4
 80032b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032ba:	f107 0314 	add.w	r3, r7, #20
 80032be:	4619      	mov	r1, r3
 80032c0:	480c      	ldr	r0, [pc, #48]	@ (80032f4 <HAL_I2C_MspInit+0x8c>)
 80032c2:	f000 fb73 	bl	80039ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80032c6:	2300      	movs	r3, #0
 80032c8:	60fb      	str	r3, [r7, #12]
 80032ca:	4b09      	ldr	r3, [pc, #36]	@ (80032f0 <HAL_I2C_MspInit+0x88>)
 80032cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ce:	4a08      	ldr	r2, [pc, #32]	@ (80032f0 <HAL_I2C_MspInit+0x88>)
 80032d0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80032d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80032d6:	4b06      	ldr	r3, [pc, #24]	@ (80032f0 <HAL_I2C_MspInit+0x88>)
 80032d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032de:	60fb      	str	r3, [r7, #12]
 80032e0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80032e2:	bf00      	nop
 80032e4:	3728      	adds	r7, #40	@ 0x28
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	40005400 	.word	0x40005400
 80032f0:	40023800 	.word	0x40023800
 80032f4:	40020400 	.word	0x40020400

080032f8 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a0a      	ldr	r2, [pc, #40]	@ (8003330 <HAL_I2C_MspDeInit+0x38>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d10d      	bne.n	8003326 <HAL_I2C_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800330a:	4b0a      	ldr	r3, [pc, #40]	@ (8003334 <HAL_I2C_MspDeInit+0x3c>)
 800330c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330e:	4a09      	ldr	r2, [pc, #36]	@ (8003334 <HAL_I2C_MspDeInit+0x3c>)
 8003310:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003314:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8003316:	2140      	movs	r1, #64	@ 0x40
 8003318:	4807      	ldr	r0, [pc, #28]	@ (8003338 <HAL_I2C_MspDeInit+0x40>)
 800331a:	f000 fce3 	bl	8003ce4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 800331e:	2180      	movs	r1, #128	@ 0x80
 8003320:	4805      	ldr	r0, [pc, #20]	@ (8003338 <HAL_I2C_MspDeInit+0x40>)
 8003322:	f000 fcdf 	bl	8003ce4 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8003326:	bf00      	nop
 8003328:	3708      	adds	r7, #8
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	40005400 	.word	0x40005400
 8003334:	40023800 	.word	0x40023800
 8003338:	40020400 	.word	0x40020400

0800333c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800333c:	b480      	push	{r7}
 800333e:	b085      	sub	sp, #20
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800334c:	d10d      	bne.n	800336a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800334e:	2300      	movs	r3, #0
 8003350:	60fb      	str	r3, [r7, #12]
 8003352:	4b09      	ldr	r3, [pc, #36]	@ (8003378 <HAL_TIM_Base_MspInit+0x3c>)
 8003354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003356:	4a08      	ldr	r2, [pc, #32]	@ (8003378 <HAL_TIM_Base_MspInit+0x3c>)
 8003358:	f043 0301 	orr.w	r3, r3, #1
 800335c:	6413      	str	r3, [r2, #64]	@ 0x40
 800335e:	4b06      	ldr	r3, [pc, #24]	@ (8003378 <HAL_TIM_Base_MspInit+0x3c>)
 8003360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003362:	f003 0301 	and.w	r3, r3, #1
 8003366:	60fb      	str	r3, [r7, #12]
 8003368:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800336a:	bf00      	nop
 800336c:	3714      	adds	r7, #20
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	40023800 	.word	0x40023800

0800337c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003380:	bf00      	nop
 8003382:	e7fd      	b.n	8003380 <NMI_Handler+0x4>

08003384 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003388:	bf00      	nop
 800338a:	e7fd      	b.n	8003388 <HardFault_Handler+0x4>

0800338c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800338c:	b480      	push	{r7}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003390:	bf00      	nop
 8003392:	e7fd      	b.n	8003390 <MemManage_Handler+0x4>

08003394 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003398:	bf00      	nop
 800339a:	e7fd      	b.n	8003398 <BusFault_Handler+0x4>

0800339c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033a0:	bf00      	nop
 80033a2:	e7fd      	b.n	80033a0 <UsageFault_Handler+0x4>

080033a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033a8:	bf00      	nop
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr

080033b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033b2:	b480      	push	{r7}
 80033b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033b6:	bf00      	nop
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033c4:	bf00      	nop
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr

080033ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033d2:	f000 f933 	bl	800363c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033d6:	bf00      	nop
 80033d8:	bd80      	pop	{r7, pc}

080033da <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	b086      	sub	sp, #24
 80033de:	af00      	add	r7, sp, #0
 80033e0:	60f8      	str	r0, [r7, #12]
 80033e2:	60b9      	str	r1, [r7, #8]
 80033e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033e6:	2300      	movs	r3, #0
 80033e8:	617b      	str	r3, [r7, #20]
 80033ea:	e00a      	b.n	8003402 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80033ec:	f3af 8000 	nop.w
 80033f0:	4601      	mov	r1, r0
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	1c5a      	adds	r2, r3, #1
 80033f6:	60ba      	str	r2, [r7, #8]
 80033f8:	b2ca      	uxtb	r2, r1
 80033fa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	3301      	adds	r3, #1
 8003400:	617b      	str	r3, [r7, #20]
 8003402:	697a      	ldr	r2, [r7, #20]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	429a      	cmp	r2, r3
 8003408:	dbf0      	blt.n	80033ec <_read+0x12>
  }

  return len;
 800340a:	687b      	ldr	r3, [r7, #4]
}
 800340c:	4618      	mov	r0, r3
 800340e:	3718      	adds	r7, #24
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b086      	sub	sp, #24
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003420:	2300      	movs	r3, #0
 8003422:	617b      	str	r3, [r7, #20]
 8003424:	e009      	b.n	800343a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	1c5a      	adds	r2, r3, #1
 800342a:	60ba      	str	r2, [r7, #8]
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	4618      	mov	r0, r3
 8003430:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	3301      	adds	r3, #1
 8003438:	617b      	str	r3, [r7, #20]
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	429a      	cmp	r2, r3
 8003440:	dbf1      	blt.n	8003426 <_write+0x12>
  }
  return len;
 8003442:	687b      	ldr	r3, [r7, #4]
}
 8003444:	4618      	mov	r0, r3
 8003446:	3718      	adds	r7, #24
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <_close>:

int _close(int file)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003454:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003458:	4618      	mov	r0, r3
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003474:	605a      	str	r2, [r3, #4]
  return 0;
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <_isatty>:

int _isatty(int file)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800348c:	2301      	movs	r3, #1
}
 800348e:	4618      	mov	r0, r3
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr

0800349a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800349a:	b480      	push	{r7}
 800349c:	b085      	sub	sp, #20
 800349e:	af00      	add	r7, sp, #0
 80034a0:	60f8      	str	r0, [r7, #12]
 80034a2:	60b9      	str	r1, [r7, #8]
 80034a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3714      	adds	r7, #20
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr

080034b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034bc:	4a14      	ldr	r2, [pc, #80]	@ (8003510 <_sbrk+0x5c>)
 80034be:	4b15      	ldr	r3, [pc, #84]	@ (8003514 <_sbrk+0x60>)
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80034c8:	4b13      	ldr	r3, [pc, #76]	@ (8003518 <_sbrk+0x64>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d102      	bne.n	80034d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80034d0:	4b11      	ldr	r3, [pc, #68]	@ (8003518 <_sbrk+0x64>)
 80034d2:	4a12      	ldr	r2, [pc, #72]	@ (800351c <_sbrk+0x68>)
 80034d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80034d6:	4b10      	ldr	r3, [pc, #64]	@ (8003518 <_sbrk+0x64>)
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4413      	add	r3, r2
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d207      	bcs.n	80034f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80034e4:	f003 fde8 	bl	80070b8 <__errno>
 80034e8:	4603      	mov	r3, r0
 80034ea:	220c      	movs	r2, #12
 80034ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80034ee:	f04f 33ff 	mov.w	r3, #4294967295
 80034f2:	e009      	b.n	8003508 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80034f4:	4b08      	ldr	r3, [pc, #32]	@ (8003518 <_sbrk+0x64>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034fa:	4b07      	ldr	r3, [pc, #28]	@ (8003518 <_sbrk+0x64>)
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4413      	add	r3, r2
 8003502:	4a05      	ldr	r2, [pc, #20]	@ (8003518 <_sbrk+0x64>)
 8003504:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003506:	68fb      	ldr	r3, [r7, #12]
}
 8003508:	4618      	mov	r0, r3
 800350a:	3718      	adds	r7, #24
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	20020000 	.word	0x20020000
 8003514:	00000400 	.word	0x00000400
 8003518:	20001094 	.word	0x20001094
 800351c:	200011e8 	.word	0x200011e8

08003520 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003524:	4b06      	ldr	r3, [pc, #24]	@ (8003540 <SystemInit+0x20>)
 8003526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800352a:	4a05      	ldr	r2, [pc, #20]	@ (8003540 <SystemInit+0x20>)
 800352c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003530:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003534:	bf00      	nop
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	e000ed00 	.word	0xe000ed00

08003544 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003544:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800357c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003548:	f7ff ffea 	bl	8003520 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800354c:	480c      	ldr	r0, [pc, #48]	@ (8003580 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800354e:	490d      	ldr	r1, [pc, #52]	@ (8003584 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003550:	4a0d      	ldr	r2, [pc, #52]	@ (8003588 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003552:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003554:	e002      	b.n	800355c <LoopCopyDataInit>

08003556 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003556:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003558:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800355a:	3304      	adds	r3, #4

0800355c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800355c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800355e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003560:	d3f9      	bcc.n	8003556 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003562:	4a0a      	ldr	r2, [pc, #40]	@ (800358c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003564:	4c0a      	ldr	r4, [pc, #40]	@ (8003590 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003566:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003568:	e001      	b.n	800356e <LoopFillZerobss>

0800356a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800356a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800356c:	3204      	adds	r2, #4

0800356e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800356e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003570:	d3fb      	bcc.n	800356a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003572:	f003 fda7 	bl	80070c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003576:	f7fd fcb1 	bl	8000edc <main>
  bx  lr    
 800357a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800357c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003580:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003584:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8003588:	08007d48 	.word	0x08007d48
  ldr r2, =_sbss
 800358c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8003590:	200011e8 	.word	0x200011e8

08003594 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003594:	e7fe      	b.n	8003594 <ADC_IRQHandler>
	...

08003598 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800359c:	4b0e      	ldr	r3, [pc, #56]	@ (80035d8 <HAL_Init+0x40>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a0d      	ldr	r2, [pc, #52]	@ (80035d8 <HAL_Init+0x40>)
 80035a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80035a8:	4b0b      	ldr	r3, [pc, #44]	@ (80035d8 <HAL_Init+0x40>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a0a      	ldr	r2, [pc, #40]	@ (80035d8 <HAL_Init+0x40>)
 80035ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035b4:	4b08      	ldr	r3, [pc, #32]	@ (80035d8 <HAL_Init+0x40>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a07      	ldr	r2, [pc, #28]	@ (80035d8 <HAL_Init+0x40>)
 80035ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035c0:	2003      	movs	r0, #3
 80035c2:	f000 f973 	bl	80038ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80035c6:	200f      	movs	r0, #15
 80035c8:	f000 f808 	bl	80035dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035cc:	f7ff fe24 	bl	8003218 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	40023c00 	.word	0x40023c00

080035dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80035e4:	4b12      	ldr	r3, [pc, #72]	@ (8003630 <HAL_InitTick+0x54>)
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	4b12      	ldr	r3, [pc, #72]	@ (8003634 <HAL_InitTick+0x58>)
 80035ea:	781b      	ldrb	r3, [r3, #0]
 80035ec:	4619      	mov	r1, r3
 80035ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80035f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035fa:	4618      	mov	r0, r3
 80035fc:	f000 f999 	bl	8003932 <HAL_SYSTICK_Config>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e00e      	b.n	8003628 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2b0f      	cmp	r3, #15
 800360e:	d80a      	bhi.n	8003626 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003610:	2200      	movs	r2, #0
 8003612:	6879      	ldr	r1, [r7, #4]
 8003614:	f04f 30ff 	mov.w	r0, #4294967295
 8003618:	f000 f953 	bl	80038c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800361c:	4a06      	ldr	r2, [pc, #24]	@ (8003638 <HAL_InitTick+0x5c>)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003622:	2300      	movs	r3, #0
 8003624:	e000      	b.n	8003628 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
}
 8003628:	4618      	mov	r0, r3
 800362a:	3708      	adds	r7, #8
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}
 8003630:	20000000 	.word	0x20000000
 8003634:	20000008 	.word	0x20000008
 8003638:	20000004 	.word	0x20000004

0800363c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800363c:	b480      	push	{r7}
 800363e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003640:	4b06      	ldr	r3, [pc, #24]	@ (800365c <HAL_IncTick+0x20>)
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	461a      	mov	r2, r3
 8003646:	4b06      	ldr	r3, [pc, #24]	@ (8003660 <HAL_IncTick+0x24>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4413      	add	r3, r2
 800364c:	4a04      	ldr	r2, [pc, #16]	@ (8003660 <HAL_IncTick+0x24>)
 800364e:	6013      	str	r3, [r2, #0]
}
 8003650:	bf00      	nop
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	20000008 	.word	0x20000008
 8003660:	20001098 	.word	0x20001098

08003664 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
  return uwTick;
 8003668:	4b03      	ldr	r3, [pc, #12]	@ (8003678 <HAL_GetTick+0x14>)
 800366a:	681b      	ldr	r3, [r3, #0]
}
 800366c:	4618      	mov	r0, r3
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	20001098 	.word	0x20001098

0800367c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b084      	sub	sp, #16
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003684:	f7ff ffee 	bl	8003664 <HAL_GetTick>
 8003688:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003694:	d005      	beq.n	80036a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003696:	4b0a      	ldr	r3, [pc, #40]	@ (80036c0 <HAL_Delay+0x44>)
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	461a      	mov	r2, r3
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	4413      	add	r3, r2
 80036a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80036a2:	bf00      	nop
 80036a4:	f7ff ffde 	bl	8003664 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d8f7      	bhi.n	80036a4 <HAL_Delay+0x28>
  {
  }
}
 80036b4:	bf00      	nop
 80036b6:	bf00      	nop
 80036b8:	3710      	adds	r7, #16
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	20000008 	.word	0x20000008

080036c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b085      	sub	sp, #20
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f003 0307 	and.w	r3, r3, #7
 80036d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003708 <__NVIC_SetPriorityGrouping+0x44>)
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036da:	68ba      	ldr	r2, [r7, #8]
 80036dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80036e0:	4013      	ands	r3, r2
 80036e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80036f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036f6:	4a04      	ldr	r2, [pc, #16]	@ (8003708 <__NVIC_SetPriorityGrouping+0x44>)
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	60d3      	str	r3, [r2, #12]
}
 80036fc:	bf00      	nop
 80036fe:	3714      	adds	r7, #20
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr
 8003708:	e000ed00 	.word	0xe000ed00

0800370c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003710:	4b04      	ldr	r3, [pc, #16]	@ (8003724 <__NVIC_GetPriorityGrouping+0x18>)
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	0a1b      	lsrs	r3, r3, #8
 8003716:	f003 0307 	and.w	r3, r3, #7
}
 800371a:	4618      	mov	r0, r3
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr
 8003724:	e000ed00 	.word	0xe000ed00

08003728 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	4603      	mov	r3, r0
 8003730:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003736:	2b00      	cmp	r3, #0
 8003738:	db0b      	blt.n	8003752 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800373a:	79fb      	ldrb	r3, [r7, #7]
 800373c:	f003 021f 	and.w	r2, r3, #31
 8003740:	4907      	ldr	r1, [pc, #28]	@ (8003760 <__NVIC_EnableIRQ+0x38>)
 8003742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003746:	095b      	lsrs	r3, r3, #5
 8003748:	2001      	movs	r0, #1
 800374a:	fa00 f202 	lsl.w	r2, r0, r2
 800374e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003752:	bf00      	nop
 8003754:	370c      	adds	r7, #12
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	e000e100 	.word	0xe000e100

08003764 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	4603      	mov	r3, r0
 800376c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800376e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003772:	2b00      	cmp	r3, #0
 8003774:	db12      	blt.n	800379c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003776:	79fb      	ldrb	r3, [r7, #7]
 8003778:	f003 021f 	and.w	r2, r3, #31
 800377c:	490a      	ldr	r1, [pc, #40]	@ (80037a8 <__NVIC_DisableIRQ+0x44>)
 800377e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003782:	095b      	lsrs	r3, r3, #5
 8003784:	2001      	movs	r0, #1
 8003786:	fa00 f202 	lsl.w	r2, r0, r2
 800378a:	3320      	adds	r3, #32
 800378c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003790:	f3bf 8f4f 	dsb	sy
}
 8003794:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003796:	f3bf 8f6f 	isb	sy
}
 800379a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr
 80037a8:	e000e100 	.word	0xe000e100

080037ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	4603      	mov	r3, r0
 80037b4:	6039      	str	r1, [r7, #0]
 80037b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	db0a      	blt.n	80037d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	b2da      	uxtb	r2, r3
 80037c4:	490c      	ldr	r1, [pc, #48]	@ (80037f8 <__NVIC_SetPriority+0x4c>)
 80037c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ca:	0112      	lsls	r2, r2, #4
 80037cc:	b2d2      	uxtb	r2, r2
 80037ce:	440b      	add	r3, r1
 80037d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037d4:	e00a      	b.n	80037ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	b2da      	uxtb	r2, r3
 80037da:	4908      	ldr	r1, [pc, #32]	@ (80037fc <__NVIC_SetPriority+0x50>)
 80037dc:	79fb      	ldrb	r3, [r7, #7]
 80037de:	f003 030f 	and.w	r3, r3, #15
 80037e2:	3b04      	subs	r3, #4
 80037e4:	0112      	lsls	r2, r2, #4
 80037e6:	b2d2      	uxtb	r2, r2
 80037e8:	440b      	add	r3, r1
 80037ea:	761a      	strb	r2, [r3, #24]
}
 80037ec:	bf00      	nop
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr
 80037f8:	e000e100 	.word	0xe000e100
 80037fc:	e000ed00 	.word	0xe000ed00

08003800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003800:	b480      	push	{r7}
 8003802:	b089      	sub	sp, #36	@ 0x24
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f003 0307 	and.w	r3, r3, #7
 8003812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	f1c3 0307 	rsb	r3, r3, #7
 800381a:	2b04      	cmp	r3, #4
 800381c:	bf28      	it	cs
 800381e:	2304      	movcs	r3, #4
 8003820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	3304      	adds	r3, #4
 8003826:	2b06      	cmp	r3, #6
 8003828:	d902      	bls.n	8003830 <NVIC_EncodePriority+0x30>
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	3b03      	subs	r3, #3
 800382e:	e000      	b.n	8003832 <NVIC_EncodePriority+0x32>
 8003830:	2300      	movs	r3, #0
 8003832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003834:	f04f 32ff 	mov.w	r2, #4294967295
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	fa02 f303 	lsl.w	r3, r2, r3
 800383e:	43da      	mvns	r2, r3
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	401a      	ands	r2, r3
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003848:	f04f 31ff 	mov.w	r1, #4294967295
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	fa01 f303 	lsl.w	r3, r1, r3
 8003852:	43d9      	mvns	r1, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003858:	4313      	orrs	r3, r2
         );
}
 800385a:	4618      	mov	r0, r3
 800385c:	3724      	adds	r7, #36	@ 0x24
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
	...

08003868 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	3b01      	subs	r3, #1
 8003874:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003878:	d301      	bcc.n	800387e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800387a:	2301      	movs	r3, #1
 800387c:	e00f      	b.n	800389e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800387e:	4a0a      	ldr	r2, [pc, #40]	@ (80038a8 <SysTick_Config+0x40>)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	3b01      	subs	r3, #1
 8003884:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003886:	210f      	movs	r1, #15
 8003888:	f04f 30ff 	mov.w	r0, #4294967295
 800388c:	f7ff ff8e 	bl	80037ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003890:	4b05      	ldr	r3, [pc, #20]	@ (80038a8 <SysTick_Config+0x40>)
 8003892:	2200      	movs	r2, #0
 8003894:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003896:	4b04      	ldr	r3, [pc, #16]	@ (80038a8 <SysTick_Config+0x40>)
 8003898:	2207      	movs	r2, #7
 800389a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3708      	adds	r7, #8
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	e000e010 	.word	0xe000e010

080038ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f7ff ff05 	bl	80036c4 <__NVIC_SetPriorityGrouping>
}
 80038ba:	bf00      	nop
 80038bc:	3708      	adds	r7, #8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b086      	sub	sp, #24
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	4603      	mov	r3, r0
 80038ca:	60b9      	str	r1, [r7, #8]
 80038cc:	607a      	str	r2, [r7, #4]
 80038ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038d0:	2300      	movs	r3, #0
 80038d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038d4:	f7ff ff1a 	bl	800370c <__NVIC_GetPriorityGrouping>
 80038d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	68b9      	ldr	r1, [r7, #8]
 80038de:	6978      	ldr	r0, [r7, #20]
 80038e0:	f7ff ff8e 	bl	8003800 <NVIC_EncodePriority>
 80038e4:	4602      	mov	r2, r0
 80038e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038ea:	4611      	mov	r1, r2
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff ff5d 	bl	80037ac <__NVIC_SetPriority>
}
 80038f2:	bf00      	nop
 80038f4:	3718      	adds	r7, #24
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038fa:	b580      	push	{r7, lr}
 80038fc:	b082      	sub	sp, #8
 80038fe:	af00      	add	r7, sp, #0
 8003900:	4603      	mov	r3, r0
 8003902:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003908:	4618      	mov	r0, r3
 800390a:	f7ff ff0d 	bl	8003728 <__NVIC_EnableIRQ>
}
 800390e:	bf00      	nop
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}

08003916 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003916:	b580      	push	{r7, lr}
 8003918:	b082      	sub	sp, #8
 800391a:	af00      	add	r7, sp, #0
 800391c:	4603      	mov	r3, r0
 800391e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003924:	4618      	mov	r0, r3
 8003926:	f7ff ff1d 	bl	8003764 <__NVIC_DisableIRQ>
}
 800392a:	bf00      	nop
 800392c:	3708      	adds	r7, #8
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}

08003932 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003932:	b580      	push	{r7, lr}
 8003934:	b082      	sub	sp, #8
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f7ff ff94 	bl	8003868 <SysTick_Config>
 8003940:	4603      	mov	r3, r0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}

0800394a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800394a:	b480      	push	{r7}
 800394c:	b083      	sub	sp, #12
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b02      	cmp	r3, #2
 800395c:	d004      	beq.n	8003968 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2280      	movs	r2, #128	@ 0x80
 8003962:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e00c      	b.n	8003982 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2205      	movs	r2, #5
 800396c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 0201 	bic.w	r2, r2, #1
 800397e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	370c      	adds	r7, #12
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr

0800398e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800398e:	b480      	push	{r7}
 8003990:	b083      	sub	sp, #12
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800399c:	b2db      	uxtb	r3, r3
}
 800399e:	4618      	mov	r0, r3
 80039a0:	370c      	adds	r7, #12
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
	...

080039ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b089      	sub	sp, #36	@ 0x24
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039b6:	2300      	movs	r3, #0
 80039b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039ba:	2300      	movs	r3, #0
 80039bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039be:	2300      	movs	r3, #0
 80039c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039c2:	2300      	movs	r3, #0
 80039c4:	61fb      	str	r3, [r7, #28]
 80039c6:	e16b      	b.n	8003ca0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039c8:	2201      	movs	r2, #1
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	fa02 f303 	lsl.w	r3, r2, r3
 80039d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	697a      	ldr	r2, [r7, #20]
 80039d8:	4013      	ands	r3, r2
 80039da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039dc:	693a      	ldr	r2, [r7, #16]
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	f040 815a 	bne.w	8003c9a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f003 0303 	and.w	r3, r3, #3
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d005      	beq.n	80039fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d130      	bne.n	8003a60 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	005b      	lsls	r3, r3, #1
 8003a08:	2203      	movs	r2, #3
 8003a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	4013      	ands	r3, r2
 8003a14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	68da      	ldr	r2, [r3, #12]
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	005b      	lsls	r3, r3, #1
 8003a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a34:	2201      	movs	r2, #1
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	4013      	ands	r3, r2
 8003a42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	091b      	lsrs	r3, r3, #4
 8003a4a:	f003 0201 	and.w	r2, r3, #1
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f003 0303 	and.w	r3, r3, #3
 8003a68:	2b03      	cmp	r3, #3
 8003a6a:	d017      	beq.n	8003a9c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	2203      	movs	r2, #3
 8003a78:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7c:	43db      	mvns	r3, r3
 8003a7e:	69ba      	ldr	r2, [r7, #24]
 8003a80:	4013      	ands	r3, r2
 8003a82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	689a      	ldr	r2, [r3, #8]
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	005b      	lsls	r3, r3, #1
 8003a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f003 0303 	and.w	r3, r3, #3
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d123      	bne.n	8003af0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	08da      	lsrs	r2, r3, #3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	3208      	adds	r2, #8
 8003ab0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	f003 0307 	and.w	r3, r3, #7
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	220f      	movs	r2, #15
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	43db      	mvns	r3, r3
 8003ac6:	69ba      	ldr	r2, [r7, #24]
 8003ac8:	4013      	ands	r3, r2
 8003aca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	691a      	ldr	r2, [r3, #16]
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8003adc:	69ba      	ldr	r2, [r7, #24]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	08da      	lsrs	r2, r3, #3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	3208      	adds	r2, #8
 8003aea:	69b9      	ldr	r1, [r7, #24]
 8003aec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	005b      	lsls	r3, r3, #1
 8003afa:	2203      	movs	r2, #3
 8003afc:	fa02 f303 	lsl.w	r3, r2, r3
 8003b00:	43db      	mvns	r3, r3
 8003b02:	69ba      	ldr	r2, [r7, #24]
 8003b04:	4013      	ands	r3, r2
 8003b06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f003 0203 	and.w	r2, r3, #3
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	fa02 f303 	lsl.w	r3, r2, r3
 8003b18:	69ba      	ldr	r2, [r7, #24]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	69ba      	ldr	r2, [r7, #24]
 8003b22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f000 80b4 	beq.w	8003c9a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b32:	2300      	movs	r3, #0
 8003b34:	60fb      	str	r3, [r7, #12]
 8003b36:	4b60      	ldr	r3, [pc, #384]	@ (8003cb8 <HAL_GPIO_Init+0x30c>)
 8003b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b3a:	4a5f      	ldr	r2, [pc, #380]	@ (8003cb8 <HAL_GPIO_Init+0x30c>)
 8003b3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b40:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b42:	4b5d      	ldr	r3, [pc, #372]	@ (8003cb8 <HAL_GPIO_Init+0x30c>)
 8003b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b4a:	60fb      	str	r3, [r7, #12]
 8003b4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b4e:	4a5b      	ldr	r2, [pc, #364]	@ (8003cbc <HAL_GPIO_Init+0x310>)
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	089b      	lsrs	r3, r3, #2
 8003b54:	3302      	adds	r3, #2
 8003b56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	f003 0303 	and.w	r3, r3, #3
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	220f      	movs	r2, #15
 8003b66:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6a:	43db      	mvns	r3, r3
 8003b6c:	69ba      	ldr	r2, [r7, #24]
 8003b6e:	4013      	ands	r3, r2
 8003b70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a52      	ldr	r2, [pc, #328]	@ (8003cc0 <HAL_GPIO_Init+0x314>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d02b      	beq.n	8003bd2 <HAL_GPIO_Init+0x226>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a51      	ldr	r2, [pc, #324]	@ (8003cc4 <HAL_GPIO_Init+0x318>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d025      	beq.n	8003bce <HAL_GPIO_Init+0x222>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a50      	ldr	r2, [pc, #320]	@ (8003cc8 <HAL_GPIO_Init+0x31c>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d01f      	beq.n	8003bca <HAL_GPIO_Init+0x21e>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a4f      	ldr	r2, [pc, #316]	@ (8003ccc <HAL_GPIO_Init+0x320>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d019      	beq.n	8003bc6 <HAL_GPIO_Init+0x21a>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	4a4e      	ldr	r2, [pc, #312]	@ (8003cd0 <HAL_GPIO_Init+0x324>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d013      	beq.n	8003bc2 <HAL_GPIO_Init+0x216>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a4d      	ldr	r2, [pc, #308]	@ (8003cd4 <HAL_GPIO_Init+0x328>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d00d      	beq.n	8003bbe <HAL_GPIO_Init+0x212>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a4c      	ldr	r2, [pc, #304]	@ (8003cd8 <HAL_GPIO_Init+0x32c>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d007      	beq.n	8003bba <HAL_GPIO_Init+0x20e>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a4b      	ldr	r2, [pc, #300]	@ (8003cdc <HAL_GPIO_Init+0x330>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d101      	bne.n	8003bb6 <HAL_GPIO_Init+0x20a>
 8003bb2:	2307      	movs	r3, #7
 8003bb4:	e00e      	b.n	8003bd4 <HAL_GPIO_Init+0x228>
 8003bb6:	2308      	movs	r3, #8
 8003bb8:	e00c      	b.n	8003bd4 <HAL_GPIO_Init+0x228>
 8003bba:	2306      	movs	r3, #6
 8003bbc:	e00a      	b.n	8003bd4 <HAL_GPIO_Init+0x228>
 8003bbe:	2305      	movs	r3, #5
 8003bc0:	e008      	b.n	8003bd4 <HAL_GPIO_Init+0x228>
 8003bc2:	2304      	movs	r3, #4
 8003bc4:	e006      	b.n	8003bd4 <HAL_GPIO_Init+0x228>
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e004      	b.n	8003bd4 <HAL_GPIO_Init+0x228>
 8003bca:	2302      	movs	r3, #2
 8003bcc:	e002      	b.n	8003bd4 <HAL_GPIO_Init+0x228>
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e000      	b.n	8003bd4 <HAL_GPIO_Init+0x228>
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	69fa      	ldr	r2, [r7, #28]
 8003bd6:	f002 0203 	and.w	r2, r2, #3
 8003bda:	0092      	lsls	r2, r2, #2
 8003bdc:	4093      	lsls	r3, r2
 8003bde:	69ba      	ldr	r2, [r7, #24]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003be4:	4935      	ldr	r1, [pc, #212]	@ (8003cbc <HAL_GPIO_Init+0x310>)
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	089b      	lsrs	r3, r3, #2
 8003bea:	3302      	adds	r3, #2
 8003bec:	69ba      	ldr	r2, [r7, #24]
 8003bee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bf2:	4b3b      	ldr	r3, [pc, #236]	@ (8003ce0 <HAL_GPIO_Init+0x334>)
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	43db      	mvns	r3, r3
 8003bfc:	69ba      	ldr	r2, [r7, #24]
 8003bfe:	4013      	ands	r3, r2
 8003c00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d003      	beq.n	8003c16 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003c0e:	69ba      	ldr	r2, [r7, #24]
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c16:	4a32      	ldr	r2, [pc, #200]	@ (8003ce0 <HAL_GPIO_Init+0x334>)
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c1c:	4b30      	ldr	r3, [pc, #192]	@ (8003ce0 <HAL_GPIO_Init+0x334>)
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	43db      	mvns	r3, r3
 8003c26:	69ba      	ldr	r2, [r7, #24]
 8003c28:	4013      	ands	r3, r2
 8003c2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d003      	beq.n	8003c40 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c40:	4a27      	ldr	r2, [pc, #156]	@ (8003ce0 <HAL_GPIO_Init+0x334>)
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c46:	4b26      	ldr	r3, [pc, #152]	@ (8003ce0 <HAL_GPIO_Init+0x334>)
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	43db      	mvns	r3, r3
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	4013      	ands	r3, r2
 8003c54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d003      	beq.n	8003c6a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c6a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ce0 <HAL_GPIO_Init+0x334>)
 8003c6c:	69bb      	ldr	r3, [r7, #24]
 8003c6e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c70:	4b1b      	ldr	r3, [pc, #108]	@ (8003ce0 <HAL_GPIO_Init+0x334>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	43db      	mvns	r3, r3
 8003c7a:	69ba      	ldr	r2, [r7, #24]
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d003      	beq.n	8003c94 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003c8c:	69ba      	ldr	r2, [r7, #24]
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c94:	4a12      	ldr	r2, [pc, #72]	@ (8003ce0 <HAL_GPIO_Init+0x334>)
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	3301      	adds	r3, #1
 8003c9e:	61fb      	str	r3, [r7, #28]
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	2b0f      	cmp	r3, #15
 8003ca4:	f67f ae90 	bls.w	80039c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ca8:	bf00      	nop
 8003caa:	bf00      	nop
 8003cac:	3724      	adds	r7, #36	@ 0x24
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr
 8003cb6:	bf00      	nop
 8003cb8:	40023800 	.word	0x40023800
 8003cbc:	40013800 	.word	0x40013800
 8003cc0:	40020000 	.word	0x40020000
 8003cc4:	40020400 	.word	0x40020400
 8003cc8:	40020800 	.word	0x40020800
 8003ccc:	40020c00 	.word	0x40020c00
 8003cd0:	40021000 	.word	0x40021000
 8003cd4:	40021400 	.word	0x40021400
 8003cd8:	40021800 	.word	0x40021800
 8003cdc:	40021c00 	.word	0x40021c00
 8003ce0:	40013c00 	.word	0x40013c00

08003ce4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b087      	sub	sp, #28
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	617b      	str	r3, [r7, #20]
 8003cfe:	e0cd      	b.n	8003e9c <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d00:	2201      	movs	r2, #1
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	fa02 f303 	lsl.w	r3, r2, r3
 8003d08:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003d0a:	683a      	ldr	r2, [r7, #0]
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003d12:	68fa      	ldr	r2, [r7, #12]
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	f040 80bd 	bne.w	8003e96 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003d1c:	4a65      	ldr	r2, [pc, #404]	@ (8003eb4 <HAL_GPIO_DeInit+0x1d0>)
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	089b      	lsrs	r3, r3, #2
 8003d22:	3302      	adds	r3, #2
 8003d24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d28:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	f003 0303 	and.w	r3, r3, #3
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	220f      	movs	r2, #15
 8003d34:	fa02 f303 	lsl.w	r3, r2, r3
 8003d38:	68ba      	ldr	r2, [r7, #8]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a5d      	ldr	r2, [pc, #372]	@ (8003eb8 <HAL_GPIO_DeInit+0x1d4>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d02b      	beq.n	8003d9e <HAL_GPIO_DeInit+0xba>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a5c      	ldr	r2, [pc, #368]	@ (8003ebc <HAL_GPIO_DeInit+0x1d8>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d025      	beq.n	8003d9a <HAL_GPIO_DeInit+0xb6>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a5b      	ldr	r2, [pc, #364]	@ (8003ec0 <HAL_GPIO_DeInit+0x1dc>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d01f      	beq.n	8003d96 <HAL_GPIO_DeInit+0xb2>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a5a      	ldr	r2, [pc, #360]	@ (8003ec4 <HAL_GPIO_DeInit+0x1e0>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d019      	beq.n	8003d92 <HAL_GPIO_DeInit+0xae>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a59      	ldr	r2, [pc, #356]	@ (8003ec8 <HAL_GPIO_DeInit+0x1e4>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d013      	beq.n	8003d8e <HAL_GPIO_DeInit+0xaa>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a58      	ldr	r2, [pc, #352]	@ (8003ecc <HAL_GPIO_DeInit+0x1e8>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d00d      	beq.n	8003d8a <HAL_GPIO_DeInit+0xa6>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a57      	ldr	r2, [pc, #348]	@ (8003ed0 <HAL_GPIO_DeInit+0x1ec>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d007      	beq.n	8003d86 <HAL_GPIO_DeInit+0xa2>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a56      	ldr	r2, [pc, #344]	@ (8003ed4 <HAL_GPIO_DeInit+0x1f0>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d101      	bne.n	8003d82 <HAL_GPIO_DeInit+0x9e>
 8003d7e:	2307      	movs	r3, #7
 8003d80:	e00e      	b.n	8003da0 <HAL_GPIO_DeInit+0xbc>
 8003d82:	2308      	movs	r3, #8
 8003d84:	e00c      	b.n	8003da0 <HAL_GPIO_DeInit+0xbc>
 8003d86:	2306      	movs	r3, #6
 8003d88:	e00a      	b.n	8003da0 <HAL_GPIO_DeInit+0xbc>
 8003d8a:	2305      	movs	r3, #5
 8003d8c:	e008      	b.n	8003da0 <HAL_GPIO_DeInit+0xbc>
 8003d8e:	2304      	movs	r3, #4
 8003d90:	e006      	b.n	8003da0 <HAL_GPIO_DeInit+0xbc>
 8003d92:	2303      	movs	r3, #3
 8003d94:	e004      	b.n	8003da0 <HAL_GPIO_DeInit+0xbc>
 8003d96:	2302      	movs	r3, #2
 8003d98:	e002      	b.n	8003da0 <HAL_GPIO_DeInit+0xbc>
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e000      	b.n	8003da0 <HAL_GPIO_DeInit+0xbc>
 8003d9e:	2300      	movs	r3, #0
 8003da0:	697a      	ldr	r2, [r7, #20]
 8003da2:	f002 0203 	and.w	r2, r2, #3
 8003da6:	0092      	lsls	r2, r2, #2
 8003da8:	4093      	lsls	r3, r2
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d132      	bne.n	8003e16 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003db0:	4b49      	ldr	r3, [pc, #292]	@ (8003ed8 <HAL_GPIO_DeInit+0x1f4>)
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	43db      	mvns	r3, r3
 8003db8:	4947      	ldr	r1, [pc, #284]	@ (8003ed8 <HAL_GPIO_DeInit+0x1f4>)
 8003dba:	4013      	ands	r3, r2
 8003dbc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003dbe:	4b46      	ldr	r3, [pc, #280]	@ (8003ed8 <HAL_GPIO_DeInit+0x1f4>)
 8003dc0:	685a      	ldr	r2, [r3, #4]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	43db      	mvns	r3, r3
 8003dc6:	4944      	ldr	r1, [pc, #272]	@ (8003ed8 <HAL_GPIO_DeInit+0x1f4>)
 8003dc8:	4013      	ands	r3, r2
 8003dca:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003dcc:	4b42      	ldr	r3, [pc, #264]	@ (8003ed8 <HAL_GPIO_DeInit+0x1f4>)
 8003dce:	68da      	ldr	r2, [r3, #12]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	43db      	mvns	r3, r3
 8003dd4:	4940      	ldr	r1, [pc, #256]	@ (8003ed8 <HAL_GPIO_DeInit+0x1f4>)
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003dda:	4b3f      	ldr	r3, [pc, #252]	@ (8003ed8 <HAL_GPIO_DeInit+0x1f4>)
 8003ddc:	689a      	ldr	r2, [r3, #8]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	43db      	mvns	r3, r3
 8003de2:	493d      	ldr	r1, [pc, #244]	@ (8003ed8 <HAL_GPIO_DeInit+0x1f4>)
 8003de4:	4013      	ands	r3, r2
 8003de6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	f003 0303 	and.w	r3, r3, #3
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	220f      	movs	r2, #15
 8003df2:	fa02 f303 	lsl.w	r3, r2, r3
 8003df6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003df8:	4a2e      	ldr	r2, [pc, #184]	@ (8003eb4 <HAL_GPIO_DeInit+0x1d0>)
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	089b      	lsrs	r3, r3, #2
 8003dfe:	3302      	adds	r3, #2
 8003e00:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	43da      	mvns	r2, r3
 8003e08:	482a      	ldr	r0, [pc, #168]	@ (8003eb4 <HAL_GPIO_DeInit+0x1d0>)
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	089b      	lsrs	r3, r3, #2
 8003e0e:	400a      	ands	r2, r1
 8003e10:	3302      	adds	r3, #2
 8003e12:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	2103      	movs	r1, #3
 8003e20:	fa01 f303 	lsl.w	r3, r1, r3
 8003e24:	43db      	mvns	r3, r3
 8003e26:	401a      	ands	r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	08da      	lsrs	r2, r3, #3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	3208      	adds	r2, #8
 8003e34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	f003 0307 	and.w	r3, r3, #7
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	220f      	movs	r2, #15
 8003e42:	fa02 f303 	lsl.w	r3, r2, r3
 8003e46:	43db      	mvns	r3, r3
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	08d2      	lsrs	r2, r2, #3
 8003e4c:	4019      	ands	r1, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	3208      	adds	r2, #8
 8003e52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	68da      	ldr	r2, [r3, #12]
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	005b      	lsls	r3, r3, #1
 8003e5e:	2103      	movs	r1, #3
 8003e60:	fa01 f303 	lsl.w	r3, r1, r3
 8003e64:	43db      	mvns	r3, r3
 8003e66:	401a      	ands	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	2101      	movs	r1, #1
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	fa01 f303 	lsl.w	r3, r1, r3
 8003e78:	43db      	mvns	r3, r3
 8003e7a:	401a      	ands	r2, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	689a      	ldr	r2, [r3, #8]
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	005b      	lsls	r3, r3, #1
 8003e88:	2103      	movs	r1, #3
 8003e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e8e:	43db      	mvns	r3, r3
 8003e90:	401a      	ands	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	3301      	adds	r3, #1
 8003e9a:	617b      	str	r3, [r7, #20]
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	2b0f      	cmp	r3, #15
 8003ea0:	f67f af2e 	bls.w	8003d00 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003ea4:	bf00      	nop
 8003ea6:	bf00      	nop
 8003ea8:	371c      	adds	r7, #28
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	40013800 	.word	0x40013800
 8003eb8:	40020000 	.word	0x40020000
 8003ebc:	40020400 	.word	0x40020400
 8003ec0:	40020800 	.word	0x40020800
 8003ec4:	40020c00 	.word	0x40020c00
 8003ec8:	40021000 	.word	0x40021000
 8003ecc:	40021400 	.word	0x40021400
 8003ed0:	40021800 	.word	0x40021800
 8003ed4:	40021c00 	.word	0x40021c00
 8003ed8:	40013c00 	.word	0x40013c00

08003edc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	460b      	mov	r3, r1
 8003ee6:	807b      	strh	r3, [r7, #2]
 8003ee8:	4613      	mov	r3, r2
 8003eea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003eec:	787b      	ldrb	r3, [r7, #1]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d003      	beq.n	8003efa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ef2:	887a      	ldrh	r2, [r7, #2]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ef8:	e003      	b.n	8003f02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003efa:	887b      	ldrh	r3, [r7, #2]
 8003efc:	041a      	lsls	r2, r3, #16
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	619a      	str	r2, [r3, #24]
}
 8003f02:	bf00      	nop
 8003f04:	370c      	adds	r7, #12
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
	...

08003f10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d101      	bne.n	8003f22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e12b      	b.n	800417a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d106      	bne.n	8003f3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f7ff f996 	bl	8003268 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2224      	movs	r2, #36	@ 0x24
 8003f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f022 0201 	bic.w	r2, r2, #1
 8003f52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003f74:	f002 fbea 	bl	800674c <HAL_RCC_GetPCLK1Freq>
 8003f78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	4a81      	ldr	r2, [pc, #516]	@ (8004184 <HAL_I2C_Init+0x274>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d807      	bhi.n	8003f94 <HAL_I2C_Init+0x84>
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	4a80      	ldr	r2, [pc, #512]	@ (8004188 <HAL_I2C_Init+0x278>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	bf94      	ite	ls
 8003f8c:	2301      	movls	r3, #1
 8003f8e:	2300      	movhi	r3, #0
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	e006      	b.n	8003fa2 <HAL_I2C_Init+0x92>
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	4a7d      	ldr	r2, [pc, #500]	@ (800418c <HAL_I2C_Init+0x27c>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	bf94      	ite	ls
 8003f9c:	2301      	movls	r3, #1
 8003f9e:	2300      	movhi	r3, #0
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d001      	beq.n	8003faa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e0e7      	b.n	800417a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	4a78      	ldr	r2, [pc, #480]	@ (8004190 <HAL_I2C_Init+0x280>)
 8003fae:	fba2 2303 	umull	r2, r3, r2, r3
 8003fb2:	0c9b      	lsrs	r3, r3, #18
 8003fb4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68ba      	ldr	r2, [r7, #8]
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	6a1b      	ldr	r3, [r3, #32]
 8003fd0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	4a6a      	ldr	r2, [pc, #424]	@ (8004184 <HAL_I2C_Init+0x274>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d802      	bhi.n	8003fe4 <HAL_I2C_Init+0xd4>
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	3301      	adds	r3, #1
 8003fe2:	e009      	b.n	8003ff8 <HAL_I2C_Init+0xe8>
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003fea:	fb02 f303 	mul.w	r3, r2, r3
 8003fee:	4a69      	ldr	r2, [pc, #420]	@ (8004194 <HAL_I2C_Init+0x284>)
 8003ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff4:	099b      	lsrs	r3, r3, #6
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6812      	ldr	r2, [r2, #0]
 8003ffc:	430b      	orrs	r3, r1
 8003ffe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	69db      	ldr	r3, [r3, #28]
 8004006:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800400a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	495c      	ldr	r1, [pc, #368]	@ (8004184 <HAL_I2C_Init+0x274>)
 8004014:	428b      	cmp	r3, r1
 8004016:	d819      	bhi.n	800404c <HAL_I2C_Init+0x13c>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	1e59      	subs	r1, r3, #1
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	005b      	lsls	r3, r3, #1
 8004022:	fbb1 f3f3 	udiv	r3, r1, r3
 8004026:	1c59      	adds	r1, r3, #1
 8004028:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800402c:	400b      	ands	r3, r1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00a      	beq.n	8004048 <HAL_I2C_Init+0x138>
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	1e59      	subs	r1, r3, #1
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	005b      	lsls	r3, r3, #1
 800403c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004040:	3301      	adds	r3, #1
 8004042:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004046:	e051      	b.n	80040ec <HAL_I2C_Init+0x1dc>
 8004048:	2304      	movs	r3, #4
 800404a:	e04f      	b.n	80040ec <HAL_I2C_Init+0x1dc>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d111      	bne.n	8004078 <HAL_I2C_Init+0x168>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	1e58      	subs	r0, r3, #1
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6859      	ldr	r1, [r3, #4]
 800405c:	460b      	mov	r3, r1
 800405e:	005b      	lsls	r3, r3, #1
 8004060:	440b      	add	r3, r1
 8004062:	fbb0 f3f3 	udiv	r3, r0, r3
 8004066:	3301      	adds	r3, #1
 8004068:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800406c:	2b00      	cmp	r3, #0
 800406e:	bf0c      	ite	eq
 8004070:	2301      	moveq	r3, #1
 8004072:	2300      	movne	r3, #0
 8004074:	b2db      	uxtb	r3, r3
 8004076:	e012      	b.n	800409e <HAL_I2C_Init+0x18e>
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	1e58      	subs	r0, r3, #1
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6859      	ldr	r1, [r3, #4]
 8004080:	460b      	mov	r3, r1
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	440b      	add	r3, r1
 8004086:	0099      	lsls	r1, r3, #2
 8004088:	440b      	add	r3, r1
 800408a:	fbb0 f3f3 	udiv	r3, r0, r3
 800408e:	3301      	adds	r3, #1
 8004090:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004094:	2b00      	cmp	r3, #0
 8004096:	bf0c      	ite	eq
 8004098:	2301      	moveq	r3, #1
 800409a:	2300      	movne	r3, #0
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <HAL_I2C_Init+0x196>
 80040a2:	2301      	movs	r3, #1
 80040a4:	e022      	b.n	80040ec <HAL_I2C_Init+0x1dc>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d10e      	bne.n	80040cc <HAL_I2C_Init+0x1bc>
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	1e58      	subs	r0, r3, #1
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6859      	ldr	r1, [r3, #4]
 80040b6:	460b      	mov	r3, r1
 80040b8:	005b      	lsls	r3, r3, #1
 80040ba:	440b      	add	r3, r1
 80040bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80040c0:	3301      	adds	r3, #1
 80040c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040ca:	e00f      	b.n	80040ec <HAL_I2C_Init+0x1dc>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	1e58      	subs	r0, r3, #1
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6859      	ldr	r1, [r3, #4]
 80040d4:	460b      	mov	r3, r1
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	440b      	add	r3, r1
 80040da:	0099      	lsls	r1, r3, #2
 80040dc:	440b      	add	r3, r1
 80040de:	fbb0 f3f3 	udiv	r3, r0, r3
 80040e2:	3301      	adds	r3, #1
 80040e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80040ec:	6879      	ldr	r1, [r7, #4]
 80040ee:	6809      	ldr	r1, [r1, #0]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	69da      	ldr	r2, [r3, #28]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6a1b      	ldr	r3, [r3, #32]
 8004106:	431a      	orrs	r2, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	430a      	orrs	r2, r1
 800410e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800411a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	6911      	ldr	r1, [r2, #16]
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	68d2      	ldr	r2, [r2, #12]
 8004126:	4311      	orrs	r1, r2
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	6812      	ldr	r2, [r2, #0]
 800412c:	430b      	orrs	r3, r1
 800412e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	695a      	ldr	r2, [r3, #20]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	431a      	orrs	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	430a      	orrs	r2, r1
 800414a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f042 0201 	orr.w	r2, r2, #1
 800415a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2220      	movs	r2, #32
 8004166:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3710      	adds	r7, #16
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	000186a0 	.word	0x000186a0
 8004188:	001e847f 	.word	0x001e847f
 800418c:	003d08ff 	.word	0x003d08ff
 8004190:	431bde83 	.word	0x431bde83
 8004194:	10624dd3 	.word	0x10624dd3

08004198 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e021      	b.n	80041ee <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2224      	movs	r2, #36	@ 0x24
 80041ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f022 0201 	bic.w	r2, r2, #1
 80041c0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f7ff f898 	bl	80032f8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3708      	adds	r7, #8
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80041f6:	b480      	push	{r7}
 80041f8:	b083      	sub	sp, #12
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	695b      	ldr	r3, [r3, #20]
 8004204:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004208:	2b80      	cmp	r3, #128	@ 0x80
 800420a:	d103      	bne.n	8004214 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2200      	movs	r2, #0
 8004212:	611a      	str	r2, [r3, #16]
  }
}
 8004214:	bf00      	nop
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8004220:	b480      	push	{r7}
 8004222:	b087      	sub	sp, #28
 8004224:	af00      	add	r7, sp, #0
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	607a      	str	r2, [r7, #4]
 800422a:	461a      	mov	r2, r3
 800422c:	460b      	mov	r3, r1
 800422e:	817b      	strh	r3, [r7, #10]
 8004230:	4613      	mov	r3, r2
 8004232:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004234:	2300      	movs	r3, #0
 8004236:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800423e:	b2db      	uxtb	r3, r3
 8004240:	2b20      	cmp	r3, #32
 8004242:	f040 8081 	bne.w	8004348 <HAL_I2C_Master_Transmit_IT+0x128>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004246:	4b44      	ldr	r3, [pc, #272]	@ (8004358 <HAL_I2C_Master_Transmit_IT+0x138>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	08db      	lsrs	r3, r3, #3
 800424c:	4a43      	ldr	r2, [pc, #268]	@ (800435c <HAL_I2C_Master_Transmit_IT+0x13c>)
 800424e:	fba2 2303 	umull	r2, r3, r2, r3
 8004252:	0a1a      	lsrs	r2, r3, #8
 8004254:	4613      	mov	r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	4413      	add	r3, r2
 800425a:	009a      	lsls	r2, r3, #2
 800425c:	4413      	add	r3, r2
 800425e:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	3b01      	subs	r3, #1
 8004264:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d112      	bne.n	8004292 <HAL_I2C_Master_Transmit_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2200      	movs	r2, #0
 8004270:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2220      	movs	r2, #32
 8004276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004286:	f043 0220 	orr.w	r2, r3, #32
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800428e:	2302      	movs	r3, #2
 8004290:	e05b      	b.n	800434a <HAL_I2C_Master_Transmit_IT+0x12a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	699b      	ldr	r3, [r3, #24]
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b02      	cmp	r3, #2
 800429e:	d0df      	beq.n	8004260 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d101      	bne.n	80042ae <HAL_I2C_Master_Transmit_IT+0x8e>
 80042aa:	2302      	movs	r3, #2
 80042ac:	e04d      	b.n	800434a <HAL_I2C_Master_Transmit_IT+0x12a>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2201      	movs	r2, #1
 80042b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d007      	beq.n	80042d4 <HAL_I2C_Master_Transmit_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f042 0201 	orr.w	r2, r2, #1
 80042d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2221      	movs	r2, #33	@ 0x21
 80042e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2210      	movs	r2, #16
 80042f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2200      	movs	r2, #0
 80042f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	893a      	ldrh	r2, [r7, #8]
 8004304:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800430a:	b29a      	uxth	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	4a13      	ldr	r2, [pc, #76]	@ (8004360 <HAL_I2C_Master_Transmit_IT+0x140>)
 8004314:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8004316:	897a      	ldrh	r2, [r7, #10]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	685a      	ldr	r2, [r3, #4]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8004332:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004342:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004344:	2300      	movs	r3, #0
 8004346:	e000      	b.n	800434a <HAL_I2C_Master_Transmit_IT+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004348:	2302      	movs	r3, #2
  }
}
 800434a:	4618      	mov	r0, r3
 800434c:	371c      	adds	r7, #28
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	20000000 	.word	0x20000000
 800435c:	14f8b589 	.word	0x14f8b589
 8004360:	ffff0000 	.word	0xffff0000

08004364 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8004364:	b480      	push	{r7}
 8004366:	b087      	sub	sp, #28
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	607a      	str	r2, [r7, #4]
 800436e:	461a      	mov	r2, r3
 8004370:	460b      	mov	r3, r1
 8004372:	817b      	strh	r3, [r7, #10]
 8004374:	4613      	mov	r3, r2
 8004376:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004378:	2300      	movs	r3, #0
 800437a:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004382:	b2db      	uxtb	r3, r3
 8004384:	2b20      	cmp	r3, #32
 8004386:	f040 8089 	bne.w	800449c <HAL_I2C_Master_Receive_IT+0x138>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800438a:	4b48      	ldr	r3, [pc, #288]	@ (80044ac <HAL_I2C_Master_Receive_IT+0x148>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	08db      	lsrs	r3, r3, #3
 8004390:	4a47      	ldr	r2, [pc, #284]	@ (80044b0 <HAL_I2C_Master_Receive_IT+0x14c>)
 8004392:	fba2 2303 	umull	r2, r3, r2, r3
 8004396:	0a1a      	lsrs	r2, r3, #8
 8004398:	4613      	mov	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	4413      	add	r3, r2
 800439e:	009a      	lsls	r2, r3, #2
 80043a0:	4413      	add	r3, r2
 80043a2:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	3b01      	subs	r3, #1
 80043a8:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d112      	bne.n	80043d6 <HAL_I2C_Master_Receive_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2220      	movs	r2, #32
 80043ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ca:	f043 0220 	orr.w	r2, r3, #32
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80043d2:	2302      	movs	r3, #2
 80043d4:	e063      	b.n	800449e <HAL_I2C_Master_Receive_IT+0x13a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	699b      	ldr	r3, [r3, #24]
 80043dc:	f003 0302 	and.w	r3, r3, #2
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d0df      	beq.n	80043a4 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d101      	bne.n	80043f2 <HAL_I2C_Master_Receive_IT+0x8e>
 80043ee:	2302      	movs	r3, #2
 80043f0:	e055      	b.n	800449e <HAL_I2C_Master_Receive_IT+0x13a>
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0301 	and.w	r3, r3, #1
 8004404:	2b01      	cmp	r3, #1
 8004406:	d007      	beq.n	8004418 <HAL_I2C_Master_Receive_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f042 0201 	orr.w	r2, r2, #1
 8004416:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004426:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2222      	movs	r2, #34	@ 0x22
 800442c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2210      	movs	r2, #16
 8004434:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	893a      	ldrh	r2, [r7, #8]
 8004448:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800444e:	b29a      	uxth	r2, r3
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	4a17      	ldr	r2, [pc, #92]	@ (80044b4 <HAL_I2C_Master_Receive_IT+0x150>)
 8004458:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800445a:	897a      	ldrh	r2, [r7, #10]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	645a      	str	r2, [r3, #68]	@ 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	685a      	ldr	r2, [r3, #4]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8004476:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004486:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004496:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004498:	2300      	movs	r3, #0
 800449a:	e000      	b.n	800449e <HAL_I2C_Master_Receive_IT+0x13a>
  }
  else
  {
    return HAL_BUSY;
 800449c:	2302      	movs	r3, #2
  }
}
 800449e:	4618      	mov	r0, r3
 80044a0:	371c      	adds	r7, #28
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	20000000 	.word	0x20000000
 80044b0:	14f8b589 	.word	0x14f8b589
 80044b4:	ffff0000 	.word	0xffff0000

080044b8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b088      	sub	sp, #32
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80044c0:	2300      	movs	r3, #0
 80044c2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044d8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044e0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80044e2:	7bfb      	ldrb	r3, [r7, #15]
 80044e4:	2b10      	cmp	r3, #16
 80044e6:	d003      	beq.n	80044f0 <HAL_I2C_EV_IRQHandler+0x38>
 80044e8:	7bfb      	ldrb	r3, [r7, #15]
 80044ea:	2b40      	cmp	r3, #64	@ 0x40
 80044ec:	f040 80c1 	bne.w	8004672 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	699b      	ldr	r3, [r3, #24]
 80044f6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	695b      	ldr	r3, [r3, #20]
 80044fe:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004500:	69fb      	ldr	r3, [r7, #28]
 8004502:	f003 0301 	and.w	r3, r3, #1
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10d      	bne.n	8004526 <HAL_I2C_EV_IRQHandler+0x6e>
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004510:	d003      	beq.n	800451a <HAL_I2C_EV_IRQHandler+0x62>
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004518:	d101      	bne.n	800451e <HAL_I2C_EV_IRQHandler+0x66>
 800451a:	2301      	movs	r3, #1
 800451c:	e000      	b.n	8004520 <HAL_I2C_EV_IRQHandler+0x68>
 800451e:	2300      	movs	r3, #0
 8004520:	2b01      	cmp	r3, #1
 8004522:	f000 8132 	beq.w	800478a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	f003 0301 	and.w	r3, r3, #1
 800452c:	2b00      	cmp	r3, #0
 800452e:	d00c      	beq.n	800454a <HAL_I2C_EV_IRQHandler+0x92>
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	0a5b      	lsrs	r3, r3, #9
 8004534:	f003 0301 	and.w	r3, r3, #1
 8004538:	2b00      	cmp	r3, #0
 800453a:	d006      	beq.n	800454a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f001 fc79 	bl	8005e34 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 fd7d 	bl	8005042 <I2C_Master_SB>
 8004548:	e092      	b.n	8004670 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	08db      	lsrs	r3, r3, #3
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	2b00      	cmp	r3, #0
 8004554:	d009      	beq.n	800456a <HAL_I2C_EV_IRQHandler+0xb2>
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	0a5b      	lsrs	r3, r3, #9
 800455a:	f003 0301 	and.w	r3, r3, #1
 800455e:	2b00      	cmp	r3, #0
 8004560:	d003      	beq.n	800456a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 fdf3 	bl	800514e <I2C_Master_ADD10>
 8004568:	e082      	b.n	8004670 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	085b      	lsrs	r3, r3, #1
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d009      	beq.n	800458a <HAL_I2C_EV_IRQHandler+0xd2>
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	0a5b      	lsrs	r3, r3, #9
 800457a:	f003 0301 	and.w	r3, r3, #1
 800457e:	2b00      	cmp	r3, #0
 8004580:	d003      	beq.n	800458a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 fe0d 	bl	80051a2 <I2C_Master_ADDR>
 8004588:	e072      	b.n	8004670 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800458a:	69bb      	ldr	r3, [r7, #24]
 800458c:	089b      	lsrs	r3, r3, #2
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	2b00      	cmp	r3, #0
 8004594:	d03b      	beq.n	800460e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045a4:	f000 80f3 	beq.w	800478e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	09db      	lsrs	r3, r3, #7
 80045ac:	f003 0301 	and.w	r3, r3, #1
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d00f      	beq.n	80045d4 <HAL_I2C_EV_IRQHandler+0x11c>
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	0a9b      	lsrs	r3, r3, #10
 80045b8:	f003 0301 	and.w	r3, r3, #1
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d009      	beq.n	80045d4 <HAL_I2C_EV_IRQHandler+0x11c>
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	089b      	lsrs	r3, r3, #2
 80045c4:	f003 0301 	and.w	r3, r3, #1
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d103      	bne.n	80045d4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f000 f9d5 	bl	800497c <I2C_MasterTransmit_TXE>
 80045d2:	e04d      	b.n	8004670 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	089b      	lsrs	r3, r3, #2
 80045d8:	f003 0301 	and.w	r3, r3, #1
 80045dc:	2b00      	cmp	r3, #0
 80045de:	f000 80d6 	beq.w	800478e <HAL_I2C_EV_IRQHandler+0x2d6>
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	0a5b      	lsrs	r3, r3, #9
 80045e6:	f003 0301 	and.w	r3, r3, #1
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f000 80cf 	beq.w	800478e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80045f0:	7bbb      	ldrb	r3, [r7, #14]
 80045f2:	2b21      	cmp	r3, #33	@ 0x21
 80045f4:	d103      	bne.n	80045fe <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 fa5c 	bl	8004ab4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045fc:	e0c7      	b.n	800478e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80045fe:	7bfb      	ldrb	r3, [r7, #15]
 8004600:	2b40      	cmp	r3, #64	@ 0x40
 8004602:	f040 80c4 	bne.w	800478e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 faca 	bl	8004ba0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800460c:	e0bf      	b.n	800478e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004618:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800461c:	f000 80b7 	beq.w	800478e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004620:	69fb      	ldr	r3, [r7, #28]
 8004622:	099b      	lsrs	r3, r3, #6
 8004624:	f003 0301 	and.w	r3, r3, #1
 8004628:	2b00      	cmp	r3, #0
 800462a:	d00f      	beq.n	800464c <HAL_I2C_EV_IRQHandler+0x194>
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	0a9b      	lsrs	r3, r3, #10
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b00      	cmp	r3, #0
 8004636:	d009      	beq.n	800464c <HAL_I2C_EV_IRQHandler+0x194>
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	089b      	lsrs	r3, r3, #2
 800463c:	f003 0301 	and.w	r3, r3, #1
 8004640:	2b00      	cmp	r3, #0
 8004642:	d103      	bne.n	800464c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f000 fb43 	bl	8004cd0 <I2C_MasterReceive_RXNE>
 800464a:	e011      	b.n	8004670 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800464c:	69fb      	ldr	r3, [r7, #28]
 800464e:	089b      	lsrs	r3, r3, #2
 8004650:	f003 0301 	and.w	r3, r3, #1
 8004654:	2b00      	cmp	r3, #0
 8004656:	f000 809a 	beq.w	800478e <HAL_I2C_EV_IRQHandler+0x2d6>
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	0a5b      	lsrs	r3, r3, #9
 800465e:	f003 0301 	and.w	r3, r3, #1
 8004662:	2b00      	cmp	r3, #0
 8004664:	f000 8093 	beq.w	800478e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f000 fbf9 	bl	8004e60 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800466e:	e08e      	b.n	800478e <HAL_I2C_EV_IRQHandler+0x2d6>
 8004670:	e08d      	b.n	800478e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004676:	2b00      	cmp	r3, #0
 8004678:	d004      	beq.n	8004684 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	695b      	ldr	r3, [r3, #20]
 8004680:	61fb      	str	r3, [r7, #28]
 8004682:	e007      	b.n	8004694 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	695b      	ldr	r3, [r3, #20]
 8004692:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	085b      	lsrs	r3, r3, #1
 8004698:	f003 0301 	and.w	r3, r3, #1
 800469c:	2b00      	cmp	r3, #0
 800469e:	d012      	beq.n	80046c6 <HAL_I2C_EV_IRQHandler+0x20e>
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	0a5b      	lsrs	r3, r3, #9
 80046a4:	f003 0301 	and.w	r3, r3, #1
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d00c      	beq.n	80046c6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d003      	beq.n	80046bc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	699b      	ldr	r3, [r3, #24]
 80046ba:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80046bc:	69b9      	ldr	r1, [r7, #24]
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 ffbe 	bl	8005640 <I2C_Slave_ADDR>
 80046c4:	e066      	b.n	8004794 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	091b      	lsrs	r3, r3, #4
 80046ca:	f003 0301 	and.w	r3, r3, #1
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d009      	beq.n	80046e6 <HAL_I2C_EV_IRQHandler+0x22e>
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	0a5b      	lsrs	r3, r3, #9
 80046d6:	f003 0301 	and.w	r3, r3, #1
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d003      	beq.n	80046e6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f000 fff8 	bl	80056d4 <I2C_Slave_STOPF>
 80046e4:	e056      	b.n	8004794 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80046e6:	7bbb      	ldrb	r3, [r7, #14]
 80046e8:	2b21      	cmp	r3, #33	@ 0x21
 80046ea:	d002      	beq.n	80046f2 <HAL_I2C_EV_IRQHandler+0x23a>
 80046ec:	7bbb      	ldrb	r3, [r7, #14]
 80046ee:	2b29      	cmp	r3, #41	@ 0x29
 80046f0:	d125      	bne.n	800473e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	09db      	lsrs	r3, r3, #7
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00f      	beq.n	800471e <HAL_I2C_EV_IRQHandler+0x266>
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	0a9b      	lsrs	r3, r3, #10
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d009      	beq.n	800471e <HAL_I2C_EV_IRQHandler+0x266>
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	089b      	lsrs	r3, r3, #2
 800470e:	f003 0301 	and.w	r3, r3, #1
 8004712:	2b00      	cmp	r3, #0
 8004714:	d103      	bne.n	800471e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 fed4 	bl	80054c4 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800471c:	e039      	b.n	8004792 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	089b      	lsrs	r3, r3, #2
 8004722:	f003 0301 	and.w	r3, r3, #1
 8004726:	2b00      	cmp	r3, #0
 8004728:	d033      	beq.n	8004792 <HAL_I2C_EV_IRQHandler+0x2da>
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	0a5b      	lsrs	r3, r3, #9
 800472e:	f003 0301 	and.w	r3, r3, #1
 8004732:	2b00      	cmp	r3, #0
 8004734:	d02d      	beq.n	8004792 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 ff01 	bl	800553e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800473c:	e029      	b.n	8004792 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	099b      	lsrs	r3, r3, #6
 8004742:	f003 0301 	and.w	r3, r3, #1
 8004746:	2b00      	cmp	r3, #0
 8004748:	d00f      	beq.n	800476a <HAL_I2C_EV_IRQHandler+0x2b2>
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	0a9b      	lsrs	r3, r3, #10
 800474e:	f003 0301 	and.w	r3, r3, #1
 8004752:	2b00      	cmp	r3, #0
 8004754:	d009      	beq.n	800476a <HAL_I2C_EV_IRQHandler+0x2b2>
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	089b      	lsrs	r3, r3, #2
 800475a:	f003 0301 	and.w	r3, r3, #1
 800475e:	2b00      	cmp	r3, #0
 8004760:	d103      	bne.n	800476a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 ff0c 	bl	8005580 <I2C_SlaveReceive_RXNE>
 8004768:	e014      	b.n	8004794 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	089b      	lsrs	r3, r3, #2
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00e      	beq.n	8004794 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	0a5b      	lsrs	r3, r3, #9
 800477a:	f003 0301 	and.w	r3, r3, #1
 800477e:	2b00      	cmp	r3, #0
 8004780:	d008      	beq.n	8004794 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f000 ff3a 	bl	80055fc <I2C_SlaveReceive_BTF>
 8004788:	e004      	b.n	8004794 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800478a:	bf00      	nop
 800478c:	e002      	b.n	8004794 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800478e:	bf00      	nop
 8004790:	e000      	b.n	8004794 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004792:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004794:	3720      	adds	r7, #32
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}

0800479a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800479a:	b580      	push	{r7, lr}
 800479c:	b08a      	sub	sp, #40	@ 0x28
 800479e:	af00      	add	r7, sp, #0
 80047a0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80047b2:	2300      	movs	r3, #0
 80047b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80047bc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80047be:	6a3b      	ldr	r3, [r7, #32]
 80047c0:	0a1b      	lsrs	r3, r3, #8
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00e      	beq.n	80047e8 <HAL_I2C_ER_IRQHandler+0x4e>
 80047ca:	69fb      	ldr	r3, [r7, #28]
 80047cc:	0a1b      	lsrs	r3, r3, #8
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d008      	beq.n	80047e8 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80047d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d8:	f043 0301 	orr.w	r3, r3, #1
 80047dc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80047e6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80047e8:	6a3b      	ldr	r3, [r7, #32]
 80047ea:	0a5b      	lsrs	r3, r3, #9
 80047ec:	f003 0301 	and.w	r3, r3, #1
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00e      	beq.n	8004812 <HAL_I2C_ER_IRQHandler+0x78>
 80047f4:	69fb      	ldr	r3, [r7, #28]
 80047f6:	0a1b      	lsrs	r3, r3, #8
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d008      	beq.n	8004812 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004802:	f043 0302 	orr.w	r3, r3, #2
 8004806:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8004810:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004812:	6a3b      	ldr	r3, [r7, #32]
 8004814:	0a9b      	lsrs	r3, r3, #10
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	2b00      	cmp	r3, #0
 800481c:	d03f      	beq.n	800489e <HAL_I2C_ER_IRQHandler+0x104>
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	0a1b      	lsrs	r3, r3, #8
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b00      	cmp	r3, #0
 8004828:	d039      	beq.n	800489e <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800482a:	7efb      	ldrb	r3, [r7, #27]
 800482c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004832:	b29b      	uxth	r3, r3
 8004834:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800483c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004842:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004844:	7ebb      	ldrb	r3, [r7, #26]
 8004846:	2b20      	cmp	r3, #32
 8004848:	d112      	bne.n	8004870 <HAL_I2C_ER_IRQHandler+0xd6>
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d10f      	bne.n	8004870 <HAL_I2C_ER_IRQHandler+0xd6>
 8004850:	7cfb      	ldrb	r3, [r7, #19]
 8004852:	2b21      	cmp	r3, #33	@ 0x21
 8004854:	d008      	beq.n	8004868 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004856:	7cfb      	ldrb	r3, [r7, #19]
 8004858:	2b29      	cmp	r3, #41	@ 0x29
 800485a:	d005      	beq.n	8004868 <HAL_I2C_ER_IRQHandler+0xce>
 800485c:	7cfb      	ldrb	r3, [r7, #19]
 800485e:	2b28      	cmp	r3, #40	@ 0x28
 8004860:	d106      	bne.n	8004870 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2b21      	cmp	r3, #33	@ 0x21
 8004866:	d103      	bne.n	8004870 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f001 f863 	bl	8005934 <I2C_Slave_AF>
 800486e:	e016      	b.n	800489e <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004878:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800487a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487c:	f043 0304 	orr.w	r3, r3, #4
 8004880:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004882:	7efb      	ldrb	r3, [r7, #27]
 8004884:	2b10      	cmp	r3, #16
 8004886:	d002      	beq.n	800488e <HAL_I2C_ER_IRQHandler+0xf4>
 8004888:	7efb      	ldrb	r3, [r7, #27]
 800488a:	2b40      	cmp	r3, #64	@ 0x40
 800488c:	d107      	bne.n	800489e <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800489c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800489e:	6a3b      	ldr	r3, [r7, #32]
 80048a0:	0adb      	lsrs	r3, r3, #11
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00e      	beq.n	80048c8 <HAL_I2C_ER_IRQHandler+0x12e>
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	0a1b      	lsrs	r3, r3, #8
 80048ae:	f003 0301 	and.w	r3, r3, #1
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d008      	beq.n	80048c8 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80048b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b8:	f043 0308 	orr.w	r3, r3, #8
 80048bc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80048c6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80048c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d008      	beq.n	80048e0 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80048d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d4:	431a      	orrs	r2, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f001 f89e 	bl	8005a1c <I2C_ITError>
  }
}
 80048e0:	bf00      	nop
 80048e2:	3728      	adds	r7, #40	@ 0x28
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80048f0:	bf00      	nop
 80048f2:	370c      	adds	r7, #12
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr

080048fc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b083      	sub	sp, #12
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004904:	bf00      	nop
 8004906:	370c      	adds	r7, #12
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr

08004910 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	460b      	mov	r3, r1
 800491a:	70fb      	strb	r3, [r7, #3]
 800491c:	4613      	mov	r3, r2
 800491e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004920:	bf00      	nop
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr

08004940 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004948:	bf00      	nop
 800494a:	370c      	adds	r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr

08004954 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800495c:	bf00      	nop
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800498a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004992:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004998:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d150      	bne.n	8004a44 <I2C_MasterTransmit_TXE+0xc8>
 80049a2:	7bfb      	ldrb	r3, [r7, #15]
 80049a4:	2b21      	cmp	r3, #33	@ 0x21
 80049a6:	d14d      	bne.n	8004a44 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	2b08      	cmp	r3, #8
 80049ac:	d01d      	beq.n	80049ea <I2C_MasterTransmit_TXE+0x6e>
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	2b20      	cmp	r3, #32
 80049b2:	d01a      	beq.n	80049ea <I2C_MasterTransmit_TXE+0x6e>
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80049ba:	d016      	beq.n	80049ea <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	685a      	ldr	r2, [r3, #4]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80049ca:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2211      	movs	r2, #17
 80049d0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2220      	movs	r2, #32
 80049de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f7fb fffe 	bl	80009e4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80049e8:	e060      	b.n	8004aac <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	685a      	ldr	r2, [r3, #4]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80049f8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a08:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2220      	movs	r2, #32
 8004a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	2b40      	cmp	r3, #64	@ 0x40
 8004a22:	d107      	bne.n	8004a34 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f7ff ff87 	bl	8004940 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004a32:	e03b      	b.n	8004aac <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f7fb ffd1 	bl	80009e4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004a42:	e033      	b.n	8004aac <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004a44:	7bfb      	ldrb	r3, [r7, #15]
 8004a46:	2b21      	cmp	r3, #33	@ 0x21
 8004a48:	d005      	beq.n	8004a56 <I2C_MasterTransmit_TXE+0xda>
 8004a4a:	7bbb      	ldrb	r3, [r7, #14]
 8004a4c:	2b40      	cmp	r3, #64	@ 0x40
 8004a4e:	d12d      	bne.n	8004aac <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004a50:	7bfb      	ldrb	r3, [r7, #15]
 8004a52:	2b22      	cmp	r3, #34	@ 0x22
 8004a54:	d12a      	bne.n	8004aac <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d108      	bne.n	8004a72 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	685a      	ldr	r2, [r3, #4]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a6e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004a70:	e01c      	b.n	8004aac <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	2b40      	cmp	r3, #64	@ 0x40
 8004a7c:	d103      	bne.n	8004a86 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f88e 	bl	8004ba0 <I2C_MemoryTransmit_TXE_BTF>
}
 8004a84:	e012      	b.n	8004aac <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a8a:	781a      	ldrb	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a96:	1c5a      	adds	r2, r3, #1
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	3b01      	subs	r3, #1
 8004aa4:	b29a      	uxth	r2, r3
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004aaa:	e7ff      	b.n	8004aac <I2C_MasterTransmit_TXE+0x130>
 8004aac:	bf00      	nop
 8004aae:	3710      	adds	r7, #16
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b084      	sub	sp, #16
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	2b21      	cmp	r3, #33	@ 0x21
 8004acc:	d164      	bne.n	8004b98 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d012      	beq.n	8004afe <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004adc:	781a      	ldrb	r2, [r3, #0]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae8:	1c5a      	adds	r2, r3, #1
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	3b01      	subs	r3, #1
 8004af6:	b29a      	uxth	r2, r3
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004afc:	e04c      	b.n	8004b98 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2b08      	cmp	r3, #8
 8004b02:	d01d      	beq.n	8004b40 <I2C_MasterTransmit_BTF+0x8c>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2b20      	cmp	r3, #32
 8004b08:	d01a      	beq.n	8004b40 <I2C_MasterTransmit_BTF+0x8c>
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b10:	d016      	beq.n	8004b40 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	685a      	ldr	r2, [r3, #4]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004b20:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2211      	movs	r2, #17
 8004b26:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2220      	movs	r2, #32
 8004b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f7fb ff53 	bl	80009e4 <HAL_I2C_MasterTxCpltCallback>
}
 8004b3e:	e02b      	b.n	8004b98 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	685a      	ldr	r2, [r3, #4]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004b4e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b5e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2220      	movs	r2, #32
 8004b6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b40      	cmp	r3, #64	@ 0x40
 8004b78:	d107      	bne.n	8004b8a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f7ff fedc 	bl	8004940 <HAL_I2C_MemTxCpltCallback>
}
 8004b88:	e006      	b.n	8004b98 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f7fb ff26 	bl	80009e4 <HAL_I2C_MasterTxCpltCallback>
}
 8004b98:	bf00      	nop
 8004b9a:	3710      	adds	r7, #16
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bae:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d11d      	bne.n	8004bf4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d10b      	bne.n	8004bd8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bc4:	b2da      	uxtb	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bd0:	1c9a      	adds	r2, r3, #2
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004bd6:	e077      	b.n	8004cc8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	121b      	asrs	r3, r3, #8
 8004be0:	b2da      	uxtb	r2, r3
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bec:	1c5a      	adds	r2, r3, #1
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004bf2:	e069      	b.n	8004cc8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d10b      	bne.n	8004c14 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c00:	b2da      	uxtb	r2, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c0c:	1c5a      	adds	r2, r3, #1
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004c12:	e059      	b.n	8004cc8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d152      	bne.n	8004cc2 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004c1c:	7bfb      	ldrb	r3, [r7, #15]
 8004c1e:	2b22      	cmp	r3, #34	@ 0x22
 8004c20:	d10d      	bne.n	8004c3e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c30:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c36:	1c5a      	adds	r2, r3, #1
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004c3c:	e044      	b.n	8004cc8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d015      	beq.n	8004c74 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004c48:	7bfb      	ldrb	r3, [r7, #15]
 8004c4a:	2b21      	cmp	r3, #33	@ 0x21
 8004c4c:	d112      	bne.n	8004c74 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c52:	781a      	ldrb	r2, [r3, #0]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5e:	1c5a      	adds	r2, r3, #1
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c68:	b29b      	uxth	r3, r3
 8004c6a:	3b01      	subs	r3, #1
 8004c6c:	b29a      	uxth	r2, r3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004c72:	e029      	b.n	8004cc8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d124      	bne.n	8004cc8 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004c7e:	7bfb      	ldrb	r3, [r7, #15]
 8004c80:	2b21      	cmp	r3, #33	@ 0x21
 8004c82:	d121      	bne.n	8004cc8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	685a      	ldr	r2, [r3, #4]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004c92:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ca2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2220      	movs	r2, #32
 8004cae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f7ff fe40 	bl	8004940 <HAL_I2C_MemTxCpltCallback>
}
 8004cc0:	e002      	b.n	8004cc8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f7ff fa97 	bl	80041f6 <I2C_Flush_DR>
}
 8004cc8:	bf00      	nop
 8004cca:	3710      	adds	r7, #16
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b22      	cmp	r3, #34	@ 0x22
 8004ce2:	f040 80b9 	bne.w	8004e58 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cea:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	2b03      	cmp	r3, #3
 8004cf8:	d921      	bls.n	8004d3e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	691a      	ldr	r2, [r3, #16]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d04:	b2d2      	uxtb	r2, r2
 8004d06:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d0c:	1c5a      	adds	r2, r3, #1
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	3b01      	subs	r3, #1
 8004d1a:	b29a      	uxth	r2, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	2b03      	cmp	r3, #3
 8004d28:	f040 8096 	bne.w	8004e58 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	685a      	ldr	r2, [r3, #4]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d3a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004d3c:	e08c      	b.n	8004e58 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d07f      	beq.n	8004e46 <I2C_MasterReceive_RXNE+0x176>
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d002      	beq.n	8004d52 <I2C_MasterReceive_RXNE+0x82>
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d179      	bne.n	8004e46 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f001 f83c 	bl	8005dd0 <I2C_WaitOnSTOPRequestThroughIT>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d14c      	bne.n	8004df8 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d6c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	685a      	ldr	r2, [r3, #4]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004d7c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	691a      	ldr	r2, [r3, #16]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d88:	b2d2      	uxtb	r2, r2
 8004d8a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d90:	1c5a      	adds	r2, r3, #1
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	b29a      	uxth	r2, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2220      	movs	r2, #32
 8004da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	2b40      	cmp	r3, #64	@ 0x40
 8004db6:	d10a      	bne.n	8004dce <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f7ff fdc4 	bl	8004954 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004dcc:	e044      	b.n	8004e58 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2b08      	cmp	r3, #8
 8004dda:	d002      	beq.n	8004de2 <I2C_MasterReceive_RXNE+0x112>
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2b20      	cmp	r3, #32
 8004de0:	d103      	bne.n	8004dea <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	631a      	str	r2, [r3, #48]	@ 0x30
 8004de8:	e002      	b.n	8004df0 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2212      	movs	r2, #18
 8004dee:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f7fb fda3 	bl	800093c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004df6:	e02f      	b.n	8004e58 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	685a      	ldr	r2, [r3, #4]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004e06:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	691a      	ldr	r2, [r3, #16]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e12:	b2d2      	uxtb	r2, r2
 8004e14:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e1a:	1c5a      	adds	r2, r3, #1
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	3b01      	subs	r3, #1
 8004e28:	b29a      	uxth	r2, r3
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2220      	movs	r2, #32
 8004e32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7fb fdec 	bl	8000a1c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004e44:	e008      	b.n	8004e58 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e54:	605a      	str	r2, [r3, #4]
}
 8004e56:	e7ff      	b.n	8004e58 <I2C_MasterReceive_RXNE+0x188>
 8004e58:	bf00      	nop
 8004e5a:	3710      	adds	r7, #16
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e6c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	2b04      	cmp	r3, #4
 8004e76:	d11b      	bne.n	8004eb0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	685a      	ldr	r2, [r3, #4]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e86:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	691a      	ldr	r2, [r3, #16]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e92:	b2d2      	uxtb	r2, r2
 8004e94:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9a:	1c5a      	adds	r2, r3, #1
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ea4:	b29b      	uxth	r3, r3
 8004ea6:	3b01      	subs	r3, #1
 8004ea8:	b29a      	uxth	r2, r3
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004eae:	e0c4      	b.n	800503a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	2b03      	cmp	r3, #3
 8004eb8:	d129      	bne.n	8004f0e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	685a      	ldr	r2, [r3, #4]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ec8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2b04      	cmp	r3, #4
 8004ece:	d00a      	beq.n	8004ee6 <I2C_MasterReceive_BTF+0x86>
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d007      	beq.n	8004ee6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ee4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	691a      	ldr	r2, [r3, #16]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef0:	b2d2      	uxtb	r2, r2
 8004ef2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef8:	1c5a      	adds	r2, r3, #1
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	3b01      	subs	r3, #1
 8004f06:	b29a      	uxth	r2, r3
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004f0c:	e095      	b.n	800503a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d17d      	bne.n	8005014 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d002      	beq.n	8004f24 <I2C_MasterReceive_BTF+0xc4>
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2b10      	cmp	r3, #16
 8004f22:	d108      	bne.n	8004f36 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f32:	601a      	str	r2, [r3, #0]
 8004f34:	e016      	b.n	8004f64 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2b04      	cmp	r3, #4
 8004f3a:	d002      	beq.n	8004f42 <I2C_MasterReceive_BTF+0xe2>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d108      	bne.n	8004f54 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f50:	601a      	str	r2, [r3, #0]
 8004f52:	e007      	b.n	8004f64 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f62:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	691a      	ldr	r2, [r3, #16]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6e:	b2d2      	uxtb	r2, r2
 8004f70:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f76:	1c5a      	adds	r2, r3, #1
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	3b01      	subs	r3, #1
 8004f84:	b29a      	uxth	r2, r3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	691a      	ldr	r2, [r3, #16]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f94:	b2d2      	uxtb	r2, r2
 8004f96:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9c:	1c5a      	adds	r2, r3, #1
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	3b01      	subs	r3, #1
 8004faa:	b29a      	uxth	r2, r3
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	685a      	ldr	r2, [r3, #4]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004fbe:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2220      	movs	r2, #32
 8004fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	2b40      	cmp	r3, #64	@ 0x40
 8004fd2:	d10a      	bne.n	8004fea <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f7ff fcb6 	bl	8004954 <HAL_I2C_MemRxCpltCallback>
}
 8004fe8:	e027      	b.n	800503a <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2b08      	cmp	r3, #8
 8004ff6:	d002      	beq.n	8004ffe <I2C_MasterReceive_BTF+0x19e>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2b20      	cmp	r3, #32
 8004ffc:	d103      	bne.n	8005006 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	631a      	str	r2, [r3, #48]	@ 0x30
 8005004:	e002      	b.n	800500c <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2212      	movs	r2, #18
 800500a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f7fb fc95 	bl	800093c <HAL_I2C_MasterRxCpltCallback>
}
 8005012:	e012      	b.n	800503a <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	691a      	ldr	r2, [r3, #16]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800501e:	b2d2      	uxtb	r2, r2
 8005020:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005026:	1c5a      	adds	r2, r3, #1
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005030:	b29b      	uxth	r3, r3
 8005032:	3b01      	subs	r3, #1
 8005034:	b29a      	uxth	r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800503a:	bf00      	nop
 800503c:	3710      	adds	r7, #16
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}

08005042 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005042:	b480      	push	{r7}
 8005044:	b083      	sub	sp, #12
 8005046:	af00      	add	r7, sp, #0
 8005048:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005050:	b2db      	uxtb	r3, r3
 8005052:	2b40      	cmp	r3, #64	@ 0x40
 8005054:	d117      	bne.n	8005086 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800505a:	2b00      	cmp	r3, #0
 800505c:	d109      	bne.n	8005072 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005062:	b2db      	uxtb	r3, r3
 8005064:	461a      	mov	r2, r3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800506e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005070:	e067      	b.n	8005142 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005076:	b2db      	uxtb	r3, r3
 8005078:	f043 0301 	orr.w	r3, r3, #1
 800507c:	b2da      	uxtb	r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	611a      	str	r2, [r3, #16]
}
 8005084:	e05d      	b.n	8005142 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800508e:	d133      	bne.n	80050f8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005096:	b2db      	uxtb	r3, r3
 8005098:	2b21      	cmp	r3, #33	@ 0x21
 800509a:	d109      	bne.n	80050b0 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	461a      	mov	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80050ac:	611a      	str	r2, [r3, #16]
 80050ae:	e008      	b.n	80050c2 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	f043 0301 	orr.w	r3, r3, #1
 80050ba:	b2da      	uxtb	r2, r3
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d004      	beq.n	80050d4 <I2C_Master_SB+0x92>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d108      	bne.n	80050e6 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d032      	beq.n	8005142 <I2C_Master_SB+0x100>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d02d      	beq.n	8005142 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	685a      	ldr	r2, [r3, #4]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050f4:	605a      	str	r2, [r3, #4]
}
 80050f6:	e024      	b.n	8005142 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10e      	bne.n	800511e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005104:	b29b      	uxth	r3, r3
 8005106:	11db      	asrs	r3, r3, #7
 8005108:	b2db      	uxtb	r3, r3
 800510a:	f003 0306 	and.w	r3, r3, #6
 800510e:	b2db      	uxtb	r3, r3
 8005110:	f063 030f 	orn	r3, r3, #15
 8005114:	b2da      	uxtb	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	611a      	str	r2, [r3, #16]
}
 800511c:	e011      	b.n	8005142 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005122:	2b01      	cmp	r3, #1
 8005124:	d10d      	bne.n	8005142 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800512a:	b29b      	uxth	r3, r3
 800512c:	11db      	asrs	r3, r3, #7
 800512e:	b2db      	uxtb	r3, r3
 8005130:	f003 0306 	and.w	r3, r3, #6
 8005134:	b2db      	uxtb	r3, r3
 8005136:	f063 030e 	orn	r3, r3, #14
 800513a:	b2da      	uxtb	r2, r3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	611a      	str	r2, [r3, #16]
}
 8005142:	bf00      	nop
 8005144:	370c      	adds	r7, #12
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr

0800514e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800514e:	b480      	push	{r7}
 8005150:	b083      	sub	sp, #12
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800515a:	b2da      	uxtb	r2, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005166:	2b00      	cmp	r3, #0
 8005168:	d004      	beq.n	8005174 <I2C_Master_ADD10+0x26>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800516e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005170:	2b00      	cmp	r3, #0
 8005172:	d108      	bne.n	8005186 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005178:	2b00      	cmp	r3, #0
 800517a:	d00c      	beq.n	8005196 <I2C_Master_ADD10+0x48>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005182:	2b00      	cmp	r3, #0
 8005184:	d007      	beq.n	8005196 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	685a      	ldr	r2, [r3, #4]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005194:	605a      	str	r2, [r3, #4]
  }
}
 8005196:	bf00      	nop
 8005198:	370c      	adds	r7, #12
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr

080051a2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80051a2:	b480      	push	{r7}
 80051a4:	b091      	sub	sp, #68	@ 0x44
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80051b0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051be:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	2b22      	cmp	r3, #34	@ 0x22
 80051ca:	f040 8169 	bne.w	80054a0 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d10f      	bne.n	80051f6 <I2C_Master_ADDR+0x54>
 80051d6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80051da:	2b40      	cmp	r3, #64	@ 0x40
 80051dc:	d10b      	bne.n	80051f6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051de:	2300      	movs	r3, #0
 80051e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	695b      	ldr	r3, [r3, #20]
 80051e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80051f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f4:	e160      	b.n	80054b8 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d11d      	bne.n	800523a <I2C_Master_ADDR+0x98>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005206:	d118      	bne.n	800523a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005208:	2300      	movs	r3, #0
 800520a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	695b      	ldr	r3, [r3, #20]
 8005212:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	699b      	ldr	r3, [r3, #24]
 800521a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800521c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800522c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005232:	1c5a      	adds	r2, r3, #1
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	651a      	str	r2, [r3, #80]	@ 0x50
 8005238:	e13e      	b.n	80054b8 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800523e:	b29b      	uxth	r3, r3
 8005240:	2b00      	cmp	r3, #0
 8005242:	d113      	bne.n	800526c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005244:	2300      	movs	r3, #0
 8005246:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	699b      	ldr	r3, [r3, #24]
 8005256:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005258:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005268:	601a      	str	r2, [r3, #0]
 800526a:	e115      	b.n	8005498 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005270:	b29b      	uxth	r3, r3
 8005272:	2b01      	cmp	r3, #1
 8005274:	f040 808a 	bne.w	800538c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800527a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800527e:	d137      	bne.n	80052f0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800528e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800529a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800529e:	d113      	bne.n	80052c8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052ae:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052b0:	2300      	movs	r3, #0
 80052b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	695b      	ldr	r3, [r3, #20]
 80052ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	699b      	ldr	r3, [r3, #24]
 80052c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80052c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c6:	e0e7      	b.n	8005498 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052c8:	2300      	movs	r3, #0
 80052ca:	623b      	str	r3, [r7, #32]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	695b      	ldr	r3, [r3, #20]
 80052d2:	623b      	str	r3, [r7, #32]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	699b      	ldr	r3, [r3, #24]
 80052da:	623b      	str	r3, [r7, #32]
 80052dc:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052ec:	601a      	str	r2, [r3, #0]
 80052ee:	e0d3      	b.n	8005498 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80052f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052f2:	2b08      	cmp	r3, #8
 80052f4:	d02e      	beq.n	8005354 <I2C_Master_ADDR+0x1b2>
 80052f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052f8:	2b20      	cmp	r3, #32
 80052fa:	d02b      	beq.n	8005354 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80052fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052fe:	2b12      	cmp	r3, #18
 8005300:	d102      	bne.n	8005308 <I2C_Master_ADDR+0x166>
 8005302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005304:	2b01      	cmp	r3, #1
 8005306:	d125      	bne.n	8005354 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800530a:	2b04      	cmp	r3, #4
 800530c:	d00e      	beq.n	800532c <I2C_Master_ADDR+0x18a>
 800530e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005310:	2b02      	cmp	r3, #2
 8005312:	d00b      	beq.n	800532c <I2C_Master_ADDR+0x18a>
 8005314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005316:	2b10      	cmp	r3, #16
 8005318:	d008      	beq.n	800532c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005328:	601a      	str	r2, [r3, #0]
 800532a:	e007      	b.n	800533c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800533a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800533c:	2300      	movs	r3, #0
 800533e:	61fb      	str	r3, [r7, #28]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	695b      	ldr	r3, [r3, #20]
 8005346:	61fb      	str	r3, [r7, #28]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	61fb      	str	r3, [r7, #28]
 8005350:	69fb      	ldr	r3, [r7, #28]
 8005352:	e0a1      	b.n	8005498 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005362:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005364:	2300      	movs	r3, #0
 8005366:	61bb      	str	r3, [r7, #24]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	695b      	ldr	r3, [r3, #20]
 800536e:	61bb      	str	r3, [r7, #24]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	699b      	ldr	r3, [r3, #24]
 8005376:	61bb      	str	r3, [r7, #24]
 8005378:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005388:	601a      	str	r2, [r3, #0]
 800538a:	e085      	b.n	8005498 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005390:	b29b      	uxth	r3, r3
 8005392:	2b02      	cmp	r3, #2
 8005394:	d14d      	bne.n	8005432 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005398:	2b04      	cmp	r3, #4
 800539a:	d016      	beq.n	80053ca <I2C_Master_ADDR+0x228>
 800539c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d013      	beq.n	80053ca <I2C_Master_ADDR+0x228>
 80053a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053a4:	2b10      	cmp	r3, #16
 80053a6:	d010      	beq.n	80053ca <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053b6:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053c6:	601a      	str	r2, [r3, #0]
 80053c8:	e007      	b.n	80053da <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80053d8:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053e8:	d117      	bne.n	800541a <I2C_Master_ADDR+0x278>
 80053ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80053f0:	d00b      	beq.n	800540a <I2C_Master_ADDR+0x268>
 80053f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d008      	beq.n	800540a <I2C_Master_ADDR+0x268>
 80053f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053fa:	2b08      	cmp	r3, #8
 80053fc:	d005      	beq.n	800540a <I2C_Master_ADDR+0x268>
 80053fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005400:	2b10      	cmp	r3, #16
 8005402:	d002      	beq.n	800540a <I2C_Master_ADDR+0x268>
 8005404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005406:	2b20      	cmp	r3, #32
 8005408:	d107      	bne.n	800541a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	685a      	ldr	r2, [r3, #4]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005418:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800541a:	2300      	movs	r3, #0
 800541c:	617b      	str	r3, [r7, #20]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	695b      	ldr	r3, [r3, #20]
 8005424:	617b      	str	r3, [r7, #20]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	699b      	ldr	r3, [r3, #24]
 800542c:	617b      	str	r3, [r7, #20]
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	e032      	b.n	8005498 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005440:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800544c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005450:	d117      	bne.n	8005482 <I2C_Master_ADDR+0x2e0>
 8005452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005454:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005458:	d00b      	beq.n	8005472 <I2C_Master_ADDR+0x2d0>
 800545a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800545c:	2b01      	cmp	r3, #1
 800545e:	d008      	beq.n	8005472 <I2C_Master_ADDR+0x2d0>
 8005460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005462:	2b08      	cmp	r3, #8
 8005464:	d005      	beq.n	8005472 <I2C_Master_ADDR+0x2d0>
 8005466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005468:	2b10      	cmp	r3, #16
 800546a:	d002      	beq.n	8005472 <I2C_Master_ADDR+0x2d0>
 800546c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800546e:	2b20      	cmp	r3, #32
 8005470:	d107      	bne.n	8005482 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	685a      	ldr	r2, [r3, #4]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005480:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005482:	2300      	movs	r3, #0
 8005484:	613b      	str	r3, [r7, #16]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	695b      	ldr	r3, [r3, #20]
 800548c:	613b      	str	r3, [r7, #16]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	613b      	str	r3, [r7, #16]
 8005496:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800549e:	e00b      	b.n	80054b8 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054a0:	2300      	movs	r3, #0
 80054a2:	60fb      	str	r3, [r7, #12]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	695b      	ldr	r3, [r3, #20]
 80054aa:	60fb      	str	r3, [r7, #12]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	699b      	ldr	r3, [r3, #24]
 80054b2:	60fb      	str	r3, [r7, #12]
 80054b4:	68fb      	ldr	r3, [r7, #12]
}
 80054b6:	e7ff      	b.n	80054b8 <I2C_Master_ADDR+0x316>
 80054b8:	bf00      	nop
 80054ba:	3744      	adds	r7, #68	@ 0x44
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr

080054c4 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b084      	sub	sp, #16
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054d2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054d8:	b29b      	uxth	r3, r3
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d02b      	beq.n	8005536 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e2:	781a      	ldrb	r2, [r3, #0]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ee:	1c5a      	adds	r2, r3, #1
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054f8:	b29b      	uxth	r3, r3
 80054fa:	3b01      	subs	r3, #1
 80054fc:	b29a      	uxth	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005506:	b29b      	uxth	r3, r3
 8005508:	2b00      	cmp	r3, #0
 800550a:	d114      	bne.n	8005536 <I2C_SlaveTransmit_TXE+0x72>
 800550c:	7bfb      	ldrb	r3, [r7, #15]
 800550e:	2b29      	cmp	r3, #41	@ 0x29
 8005510:	d111      	bne.n	8005536 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	685a      	ldr	r2, [r3, #4]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005520:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2221      	movs	r2, #33	@ 0x21
 8005526:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2228      	movs	r2, #40	@ 0x28
 800552c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f7ff f9d9 	bl	80048e8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005536:	bf00      	nop
 8005538:	3710      	adds	r7, #16
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}

0800553e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800553e:	b480      	push	{r7}
 8005540:	b083      	sub	sp, #12
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800554a:	b29b      	uxth	r3, r3
 800554c:	2b00      	cmp	r3, #0
 800554e:	d011      	beq.n	8005574 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005554:	781a      	ldrb	r2, [r3, #0]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005560:	1c5a      	adds	r2, r3, #1
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800556a:	b29b      	uxth	r3, r3
 800556c:	3b01      	subs	r3, #1
 800556e:	b29a      	uxth	r2, r3
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005574:	bf00      	nop
 8005576:	370c      	adds	r7, #12
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr

08005580 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800558e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005594:	b29b      	uxth	r3, r3
 8005596:	2b00      	cmp	r3, #0
 8005598:	d02c      	beq.n	80055f4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	691a      	ldr	r2, [r3, #16]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a4:	b2d2      	uxtb	r2, r2
 80055a6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ac:	1c5a      	adds	r2, r3, #1
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	3b01      	subs	r3, #1
 80055ba:	b29a      	uxth	r2, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d114      	bne.n	80055f4 <I2C_SlaveReceive_RXNE+0x74>
 80055ca:	7bfb      	ldrb	r3, [r7, #15]
 80055cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80055ce:	d111      	bne.n	80055f4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	685a      	ldr	r2, [r3, #4]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055de:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2222      	movs	r2, #34	@ 0x22
 80055e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2228      	movs	r2, #40	@ 0x28
 80055ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f7ff f984 	bl	80048fc <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80055f4:	bf00      	nop
 80055f6:	3710      	adds	r7, #16
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}

080055fc <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005608:	b29b      	uxth	r3, r3
 800560a:	2b00      	cmp	r3, #0
 800560c:	d012      	beq.n	8005634 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	691a      	ldr	r2, [r3, #16]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005618:	b2d2      	uxtb	r2, r2
 800561a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005620:	1c5a      	adds	r2, r3, #1
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800562a:	b29b      	uxth	r3, r3
 800562c:	3b01      	subs	r3, #1
 800562e:	b29a      	uxth	r2, r3
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005634:	bf00      	nop
 8005636:	370c      	adds	r7, #12
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800564a:	2300      	movs	r3, #0
 800564c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005654:	b2db      	uxtb	r3, r3
 8005656:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800565a:	2b28      	cmp	r3, #40	@ 0x28
 800565c:	d127      	bne.n	80056ae <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	685a      	ldr	r2, [r3, #4]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800566c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	089b      	lsrs	r3, r3, #2
 8005672:	f003 0301 	and.w	r3, r3, #1
 8005676:	2b00      	cmp	r3, #0
 8005678:	d101      	bne.n	800567e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800567a:	2301      	movs	r3, #1
 800567c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	09db      	lsrs	r3, r3, #7
 8005682:	f003 0301 	and.w	r3, r3, #1
 8005686:	2b00      	cmp	r3, #0
 8005688:	d103      	bne.n	8005692 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	68db      	ldr	r3, [r3, #12]
 800568e:	81bb      	strh	r3, [r7, #12]
 8005690:	e002      	b.n	8005698 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	699b      	ldr	r3, [r3, #24]
 8005696:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2200      	movs	r2, #0
 800569c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80056a0:	89ba      	ldrh	r2, [r7, #12]
 80056a2:	7bfb      	ldrb	r3, [r7, #15]
 80056a4:	4619      	mov	r1, r3
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f7ff f932 	bl	8004910 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80056ac:	e00e      	b.n	80056cc <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056ae:	2300      	movs	r3, #0
 80056b0:	60bb      	str	r3, [r7, #8]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	695b      	ldr	r3, [r3, #20]
 80056b8:	60bb      	str	r3, [r7, #8]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	699b      	ldr	r3, [r3, #24]
 80056c0:	60bb      	str	r3, [r7, #8]
 80056c2:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80056cc:	bf00      	nop
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056e2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	685a      	ldr	r2, [r3, #4]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80056f2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80056f4:	2300      	movs	r3, #0
 80056f6:	60bb      	str	r3, [r7, #8]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	695b      	ldr	r3, [r3, #20]
 80056fe:	60bb      	str	r3, [r7, #8]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f042 0201 	orr.w	r2, r2, #1
 800570e:	601a      	str	r2, [r3, #0]
 8005710:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005720:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800572c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005730:	d172      	bne.n	8005818 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005732:	7bfb      	ldrb	r3, [r7, #15]
 8005734:	2b22      	cmp	r3, #34	@ 0x22
 8005736:	d002      	beq.n	800573e <I2C_Slave_STOPF+0x6a>
 8005738:	7bfb      	ldrb	r3, [r7, #15]
 800573a:	2b2a      	cmp	r3, #42	@ 0x2a
 800573c:	d135      	bne.n	80057aa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	b29a      	uxth	r2, r3
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005750:	b29b      	uxth	r3, r3
 8005752:	2b00      	cmp	r3, #0
 8005754:	d005      	beq.n	8005762 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800575a:	f043 0204 	orr.w	r2, r3, #4
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	685a      	ldr	r2, [r3, #4]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005770:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005776:	4618      	mov	r0, r3
 8005778:	f7fe f909 	bl	800398e <HAL_DMA_GetState>
 800577c:	4603      	mov	r3, r0
 800577e:	2b01      	cmp	r3, #1
 8005780:	d049      	beq.n	8005816 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005786:	4a69      	ldr	r2, [pc, #420]	@ (800592c <I2C_Slave_STOPF+0x258>)
 8005788:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800578e:	4618      	mov	r0, r3
 8005790:	f7fe f8db 	bl	800394a <HAL_DMA_Abort_IT>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d03d      	beq.n	8005816 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800579e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80057a4:	4610      	mov	r0, r2
 80057a6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80057a8:	e035      	b.n	8005816 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	b29a      	uxth	r2, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057bc:	b29b      	uxth	r3, r3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d005      	beq.n	80057ce <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c6:	f043 0204 	orr.w	r2, r3, #4
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	685a      	ldr	r2, [r3, #4]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057dc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7fe f8d3 	bl	800398e <HAL_DMA_GetState>
 80057e8:	4603      	mov	r3, r0
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d014      	beq.n	8005818 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057f2:	4a4e      	ldr	r2, [pc, #312]	@ (800592c <I2C_Slave_STOPF+0x258>)
 80057f4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7fe f8a5 	bl	800394a <HAL_DMA_Abort_IT>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d008      	beq.n	8005818 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800580a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005810:	4610      	mov	r0, r2
 8005812:	4798      	blx	r3
 8005814:	e000      	b.n	8005818 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005816:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800581c:	b29b      	uxth	r3, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	d03e      	beq.n	80058a0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	695b      	ldr	r3, [r3, #20]
 8005828:	f003 0304 	and.w	r3, r3, #4
 800582c:	2b04      	cmp	r3, #4
 800582e:	d112      	bne.n	8005856 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	691a      	ldr	r2, [r3, #16]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800583a:	b2d2      	uxtb	r2, r2
 800583c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005842:	1c5a      	adds	r2, r3, #1
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800584c:	b29b      	uxth	r3, r3
 800584e:	3b01      	subs	r3, #1
 8005850:	b29a      	uxth	r2, r3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	695b      	ldr	r3, [r3, #20]
 800585c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005860:	2b40      	cmp	r3, #64	@ 0x40
 8005862:	d112      	bne.n	800588a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	691a      	ldr	r2, [r3, #16]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800586e:	b2d2      	uxtb	r2, r2
 8005870:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005876:	1c5a      	adds	r2, r3, #1
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005880:	b29b      	uxth	r3, r3
 8005882:	3b01      	subs	r3, #1
 8005884:	b29a      	uxth	r2, r3
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800588e:	b29b      	uxth	r3, r3
 8005890:	2b00      	cmp	r3, #0
 8005892:	d005      	beq.n	80058a0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005898:	f043 0204 	orr.w	r2, r3, #4
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d003      	beq.n	80058b0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 f8b7 	bl	8005a1c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80058ae:	e039      	b.n	8005924 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80058b0:	7bfb      	ldrb	r3, [r7, #15]
 80058b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80058b4:	d109      	bne.n	80058ca <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2200      	movs	r2, #0
 80058ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2228      	movs	r2, #40	@ 0x28
 80058c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f7ff f819 	bl	80048fc <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b28      	cmp	r3, #40	@ 0x28
 80058d4:	d111      	bne.n	80058fa <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	4a15      	ldr	r2, [pc, #84]	@ (8005930 <I2C_Slave_STOPF+0x25c>)
 80058da:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2220      	movs	r2, #32
 80058e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f7ff f81a 	bl	800492c <HAL_I2C_ListenCpltCallback>
}
 80058f8:	e014      	b.n	8005924 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058fe:	2b22      	cmp	r3, #34	@ 0x22
 8005900:	d002      	beq.n	8005908 <I2C_Slave_STOPF+0x234>
 8005902:	7bfb      	ldrb	r3, [r7, #15]
 8005904:	2b22      	cmp	r3, #34	@ 0x22
 8005906:	d10d      	bne.n	8005924 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2200      	movs	r2, #0
 800590c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2220      	movs	r2, #32
 8005912:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f7fe ffec 	bl	80048fc <HAL_I2C_SlaveRxCpltCallback>
}
 8005924:	bf00      	nop
 8005926:	3710      	adds	r7, #16
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}
 800592c:	08005c81 	.word	0x08005c81
 8005930:	ffff0000 	.word	0xffff0000

08005934 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005942:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005948:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	2b08      	cmp	r3, #8
 800594e:	d002      	beq.n	8005956 <I2C_Slave_AF+0x22>
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	2b20      	cmp	r3, #32
 8005954:	d129      	bne.n	80059aa <I2C_Slave_AF+0x76>
 8005956:	7bfb      	ldrb	r3, [r7, #15]
 8005958:	2b28      	cmp	r3, #40	@ 0x28
 800595a:	d126      	bne.n	80059aa <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	4a2e      	ldr	r2, [pc, #184]	@ (8005a18 <I2C_Slave_AF+0xe4>)
 8005960:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	685a      	ldr	r2, [r3, #4]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005970:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800597a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800598a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2200      	movs	r2, #0
 8005990:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2220      	movs	r2, #32
 8005996:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2200      	movs	r2, #0
 800599e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f7fe ffc2 	bl	800492c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80059a8:	e031      	b.n	8005a0e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80059aa:	7bfb      	ldrb	r3, [r7, #15]
 80059ac:	2b21      	cmp	r3, #33	@ 0x21
 80059ae:	d129      	bne.n	8005a04 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4a19      	ldr	r2, [pc, #100]	@ (8005a18 <I2C_Slave_AF+0xe4>)
 80059b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2221      	movs	r2, #33	@ 0x21
 80059ba:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2220      	movs	r2, #32
 80059c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2200      	movs	r2, #0
 80059c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	685a      	ldr	r2, [r3, #4]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80059da:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80059e4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059f4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f7fe fbfd 	bl	80041f6 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f7fe ff73 	bl	80048e8 <HAL_I2C_SlaveTxCpltCallback>
}
 8005a02:	e004      	b.n	8005a0e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a0c:	615a      	str	r2, [r3, #20]
}
 8005a0e:	bf00      	nop
 8005a10:	3710      	adds	r7, #16
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	ffff0000 	.word	0xffff0000

08005a1c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a2a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a32:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005a34:	7bbb      	ldrb	r3, [r7, #14]
 8005a36:	2b10      	cmp	r3, #16
 8005a38:	d002      	beq.n	8005a40 <I2C_ITError+0x24>
 8005a3a:	7bbb      	ldrb	r3, [r7, #14]
 8005a3c:	2b40      	cmp	r3, #64	@ 0x40
 8005a3e:	d10a      	bne.n	8005a56 <I2C_ITError+0x3a>
 8005a40:	7bfb      	ldrb	r3, [r7, #15]
 8005a42:	2b22      	cmp	r3, #34	@ 0x22
 8005a44:	d107      	bne.n	8005a56 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	681a      	ldr	r2, [r3, #0]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a54:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005a56:	7bfb      	ldrb	r3, [r7, #15]
 8005a58:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005a5c:	2b28      	cmp	r3, #40	@ 0x28
 8005a5e:	d107      	bne.n	8005a70 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2228      	movs	r2, #40	@ 0x28
 8005a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005a6e:	e015      	b.n	8005a9c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a7e:	d00a      	beq.n	8005a96 <I2C_ITError+0x7a>
 8005a80:	7bfb      	ldrb	r3, [r7, #15]
 8005a82:	2b60      	cmp	r3, #96	@ 0x60
 8005a84:	d007      	beq.n	8005a96 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2220      	movs	r2, #32
 8005a8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005aa6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005aaa:	d162      	bne.n	8005b72 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	685a      	ldr	r2, [r3, #4]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005aba:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ac0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d020      	beq.n	8005b0c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ace:	4a6a      	ldr	r2, [pc, #424]	@ (8005c78 <I2C_ITError+0x25c>)
 8005ad0:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f7fd ff37 	bl	800394a <HAL_DMA_Abort_IT>
 8005adc:	4603      	mov	r3, r0
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	f000 8089 	beq.w	8005bf6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f022 0201 	bic.w	r2, r2, #1
 8005af2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2220      	movs	r2, #32
 8005af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005b06:	4610      	mov	r0, r2
 8005b08:	4798      	blx	r3
 8005b0a:	e074      	b.n	8005bf6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b10:	4a59      	ldr	r2, [pc, #356]	@ (8005c78 <I2C_ITError+0x25c>)
 8005b12:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f7fd ff16 	bl	800394a <HAL_DMA_Abort_IT>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d068      	beq.n	8005bf6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	695b      	ldr	r3, [r3, #20]
 8005b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b2e:	2b40      	cmp	r3, #64	@ 0x40
 8005b30:	d10b      	bne.n	8005b4a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	691a      	ldr	r2, [r3, #16]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b3c:	b2d2      	uxtb	r2, r2
 8005b3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b44:	1c5a      	adds	r2, r3, #1
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f022 0201 	bic.w	r2, r2, #1
 8005b58:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2220      	movs	r2, #32
 8005b5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b68:	687a      	ldr	r2, [r7, #4]
 8005b6a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005b6c:	4610      	mov	r0, r2
 8005b6e:	4798      	blx	r3
 8005b70:	e041      	b.n	8005bf6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	2b60      	cmp	r3, #96	@ 0x60
 8005b7c:	d125      	bne.n	8005bca <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2220      	movs	r2, #32
 8005b82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	695b      	ldr	r3, [r3, #20]
 8005b92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b96:	2b40      	cmp	r3, #64	@ 0x40
 8005b98:	d10b      	bne.n	8005bb2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	691a      	ldr	r2, [r3, #16]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ba4:	b2d2      	uxtb	r2, r2
 8005ba6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bac:	1c5a      	adds	r2, r3, #1
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f022 0201 	bic.w	r2, r2, #1
 8005bc0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f7fe fed0 	bl	8004968 <HAL_I2C_AbortCpltCallback>
 8005bc8:	e015      	b.n	8005bf6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	695b      	ldr	r3, [r3, #20]
 8005bd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bd4:	2b40      	cmp	r3, #64	@ 0x40
 8005bd6:	d10b      	bne.n	8005bf0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	691a      	ldr	r2, [r3, #16]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be2:	b2d2      	uxtb	r2, r2
 8005be4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bea:	1c5a      	adds	r2, r3, #1
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005bf0:	6878      	ldr	r0, [r7, #4]
 8005bf2:	f7fa ff13 	bl	8000a1c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bfa:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	f003 0301 	and.w	r3, r3, #1
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d10e      	bne.n	8005c24 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d109      	bne.n	8005c24 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d104      	bne.n	8005c24 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d007      	beq.n	8005c34 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	685a      	ldr	r2, [r3, #4]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005c32:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c3a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c40:	f003 0304 	and.w	r3, r3, #4
 8005c44:	2b04      	cmp	r3, #4
 8005c46:	d113      	bne.n	8005c70 <I2C_ITError+0x254>
 8005c48:	7bfb      	ldrb	r3, [r7, #15]
 8005c4a:	2b28      	cmp	r3, #40	@ 0x28
 8005c4c:	d110      	bne.n	8005c70 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a0a      	ldr	r2, [pc, #40]	@ (8005c7c <I2C_ITError+0x260>)
 8005c52:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2220      	movs	r2, #32
 8005c5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2200      	movs	r2, #0
 8005c66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f7fe fe5e 	bl	800492c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005c70:	bf00      	nop
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}
 8005c78:	08005c81 	.word	0x08005c81
 8005c7c:	ffff0000 	.word	0xffff0000

08005c80 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b086      	sub	sp, #24
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c90:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c98:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005c9a:	4b4b      	ldr	r3, [pc, #300]	@ (8005dc8 <I2C_DMAAbort+0x148>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	08db      	lsrs	r3, r3, #3
 8005ca0:	4a4a      	ldr	r2, [pc, #296]	@ (8005dcc <I2C_DMAAbort+0x14c>)
 8005ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ca6:	0a1a      	lsrs	r2, r3, #8
 8005ca8:	4613      	mov	r3, r2
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	4413      	add	r3, r2
 8005cae:	00da      	lsls	r2, r3, #3
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d106      	bne.n	8005cc8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cbe:	f043 0220 	orr.w	r2, r3, #32
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005cc6:	e00a      	b.n	8005cde <I2C_DMAAbort+0x5e>
    }
    count--;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	3b01      	subs	r3, #1
 8005ccc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cdc:	d0ea      	beq.n	8005cb4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d003      	beq.n	8005cee <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cea:	2200      	movs	r2, #0
 8005cec:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d003      	beq.n	8005cfe <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d0c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	2200      	movs	r2, #0
 8005d12:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d003      	beq.n	8005d24 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d20:	2200      	movs	r2, #0
 8005d22:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d003      	beq.n	8005d34 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d30:	2200      	movs	r2, #0
 8005d32:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f022 0201 	bic.w	r2, r2, #1
 8005d42:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	2b60      	cmp	r3, #96	@ 0x60
 8005d4e:	d10e      	bne.n	8005d6e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	2220      	movs	r2, #32
 8005d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	2200      	movs	r2, #0
 8005d64:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005d66:	6978      	ldr	r0, [r7, #20]
 8005d68:	f7fe fdfe 	bl	8004968 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005d6c:	e027      	b.n	8005dbe <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005d6e:	7cfb      	ldrb	r3, [r7, #19]
 8005d70:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005d74:	2b28      	cmp	r3, #40	@ 0x28
 8005d76:	d117      	bne.n	8005da8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f042 0201 	orr.w	r2, r2, #1
 8005d86:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005d96:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	2228      	movs	r2, #40	@ 0x28
 8005da2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005da6:	e007      	b.n	8005db8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	2220      	movs	r2, #32
 8005dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005db8:	6978      	ldr	r0, [r7, #20]
 8005dba:	f7fa fe2f 	bl	8000a1c <HAL_I2C_ErrorCallback>
}
 8005dbe:	bf00      	nop
 8005dc0:	3718      	adds	r7, #24
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	bf00      	nop
 8005dc8:	20000000 	.word	0x20000000
 8005dcc:	14f8b589 	.word	0x14f8b589

08005dd0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b085      	sub	sp, #20
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005ddc:	4b13      	ldr	r3, [pc, #76]	@ (8005e2c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	08db      	lsrs	r3, r3, #3
 8005de2:	4a13      	ldr	r2, [pc, #76]	@ (8005e30 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005de4:	fba2 2303 	umull	r2, r3, r2, r3
 8005de8:	0a1a      	lsrs	r2, r3, #8
 8005dea:	4613      	mov	r3, r2
 8005dec:	009b      	lsls	r3, r3, #2
 8005dee:	4413      	add	r3, r2
 8005df0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	3b01      	subs	r3, #1
 8005df6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d107      	bne.n	8005e0e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e02:	f043 0220 	orr.w	r2, r3, #32
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e008      	b.n	8005e20 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e1c:	d0e9      	beq.n	8005df2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005e1e:	2300      	movs	r3, #0
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3714      	adds	r7, #20
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr
 8005e2c:	20000000 	.word	0x20000000
 8005e30:	14f8b589 	.word	0x14f8b589

08005e34 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b083      	sub	sp, #12
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e40:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005e44:	d103      	bne.n	8005e4e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2201      	movs	r2, #1
 8005e4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005e4c:	e007      	b.n	8005e5e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e52:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005e56:	d102      	bne.n	8005e5e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2208      	movs	r2, #8
 8005e5c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005e5e:	bf00      	nop
 8005e60:	370c      	adds	r7, #12
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr
	...

08005e6c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b086      	sub	sp, #24
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d101      	bne.n	8005e7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e267      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 0301 	and.w	r3, r3, #1
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d075      	beq.n	8005f76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005e8a:	4b88      	ldr	r3, [pc, #544]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005e8c:	689b      	ldr	r3, [r3, #8]
 8005e8e:	f003 030c 	and.w	r3, r3, #12
 8005e92:	2b04      	cmp	r3, #4
 8005e94:	d00c      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e96:	4b85      	ldr	r3, [pc, #532]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005e9e:	2b08      	cmp	r3, #8
 8005ea0:	d112      	bne.n	8005ec8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ea2:	4b82      	ldr	r3, [pc, #520]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005eaa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005eae:	d10b      	bne.n	8005ec8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005eb0:	4b7e      	ldr	r3, [pc, #504]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d05b      	beq.n	8005f74 <HAL_RCC_OscConfig+0x108>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d157      	bne.n	8005f74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e242      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ed0:	d106      	bne.n	8005ee0 <HAL_RCC_OscConfig+0x74>
 8005ed2:	4b76      	ldr	r3, [pc, #472]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a75      	ldr	r2, [pc, #468]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005ed8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005edc:	6013      	str	r3, [r2, #0]
 8005ede:	e01d      	b.n	8005f1c <HAL_RCC_OscConfig+0xb0>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ee8:	d10c      	bne.n	8005f04 <HAL_RCC_OscConfig+0x98>
 8005eea:	4b70      	ldr	r3, [pc, #448]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a6f      	ldr	r2, [pc, #444]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005ef0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005ef4:	6013      	str	r3, [r2, #0]
 8005ef6:	4b6d      	ldr	r3, [pc, #436]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a6c      	ldr	r2, [pc, #432]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005efc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f00:	6013      	str	r3, [r2, #0]
 8005f02:	e00b      	b.n	8005f1c <HAL_RCC_OscConfig+0xb0>
 8005f04:	4b69      	ldr	r3, [pc, #420]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a68      	ldr	r2, [pc, #416]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005f0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f0e:	6013      	str	r3, [r2, #0]
 8005f10:	4b66      	ldr	r3, [pc, #408]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a65      	ldr	r2, [pc, #404]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005f16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d013      	beq.n	8005f4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f24:	f7fd fb9e 	bl	8003664 <HAL_GetTick>
 8005f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f2a:	e008      	b.n	8005f3e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f2c:	f7fd fb9a 	bl	8003664 <HAL_GetTick>
 8005f30:	4602      	mov	r2, r0
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	2b64      	cmp	r3, #100	@ 0x64
 8005f38:	d901      	bls.n	8005f3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	e207      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f3e:	4b5b      	ldr	r3, [pc, #364]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d0f0      	beq.n	8005f2c <HAL_RCC_OscConfig+0xc0>
 8005f4a:	e014      	b.n	8005f76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f4c:	f7fd fb8a 	bl	8003664 <HAL_GetTick>
 8005f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f52:	e008      	b.n	8005f66 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f54:	f7fd fb86 	bl	8003664 <HAL_GetTick>
 8005f58:	4602      	mov	r2, r0
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	1ad3      	subs	r3, r2, r3
 8005f5e:	2b64      	cmp	r3, #100	@ 0x64
 8005f60:	d901      	bls.n	8005f66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005f62:	2303      	movs	r3, #3
 8005f64:	e1f3      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f66:	4b51      	ldr	r3, [pc, #324]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d1f0      	bne.n	8005f54 <HAL_RCC_OscConfig+0xe8>
 8005f72:	e000      	b.n	8005f76 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f003 0302 	and.w	r3, r3, #2
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d063      	beq.n	800604a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005f82:	4b4a      	ldr	r3, [pc, #296]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005f84:	689b      	ldr	r3, [r3, #8]
 8005f86:	f003 030c 	and.w	r3, r3, #12
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d00b      	beq.n	8005fa6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f8e:	4b47      	ldr	r3, [pc, #284]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005f96:	2b08      	cmp	r3, #8
 8005f98:	d11c      	bne.n	8005fd4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f9a:	4b44      	ldr	r3, [pc, #272]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d116      	bne.n	8005fd4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fa6:	4b41      	ldr	r3, [pc, #260]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 0302 	and.w	r3, r3, #2
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d005      	beq.n	8005fbe <HAL_RCC_OscConfig+0x152>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	2b01      	cmp	r3, #1
 8005fb8:	d001      	beq.n	8005fbe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e1c7      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fbe:	4b3b      	ldr	r3, [pc, #236]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	691b      	ldr	r3, [r3, #16]
 8005fca:	00db      	lsls	r3, r3, #3
 8005fcc:	4937      	ldr	r1, [pc, #220]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fd2:	e03a      	b.n	800604a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d020      	beq.n	800601e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005fdc:	4b34      	ldr	r3, [pc, #208]	@ (80060b0 <HAL_RCC_OscConfig+0x244>)
 8005fde:	2201      	movs	r2, #1
 8005fe0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe2:	f7fd fb3f 	bl	8003664 <HAL_GetTick>
 8005fe6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fe8:	e008      	b.n	8005ffc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fea:	f7fd fb3b 	bl	8003664 <HAL_GetTick>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	1ad3      	subs	r3, r2, r3
 8005ff4:	2b02      	cmp	r3, #2
 8005ff6:	d901      	bls.n	8005ffc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ff8:	2303      	movs	r3, #3
 8005ffa:	e1a8      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ffc:	4b2b      	ldr	r3, [pc, #172]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 0302 	and.w	r3, r3, #2
 8006004:	2b00      	cmp	r3, #0
 8006006:	d0f0      	beq.n	8005fea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006008:	4b28      	ldr	r3, [pc, #160]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	691b      	ldr	r3, [r3, #16]
 8006014:	00db      	lsls	r3, r3, #3
 8006016:	4925      	ldr	r1, [pc, #148]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8006018:	4313      	orrs	r3, r2
 800601a:	600b      	str	r3, [r1, #0]
 800601c:	e015      	b.n	800604a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800601e:	4b24      	ldr	r3, [pc, #144]	@ (80060b0 <HAL_RCC_OscConfig+0x244>)
 8006020:	2200      	movs	r2, #0
 8006022:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006024:	f7fd fb1e 	bl	8003664 <HAL_GetTick>
 8006028:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800602a:	e008      	b.n	800603e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800602c:	f7fd fb1a 	bl	8003664 <HAL_GetTick>
 8006030:	4602      	mov	r2, r0
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	2b02      	cmp	r3, #2
 8006038:	d901      	bls.n	800603e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e187      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800603e:	4b1b      	ldr	r3, [pc, #108]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f003 0302 	and.w	r3, r3, #2
 8006046:	2b00      	cmp	r3, #0
 8006048:	d1f0      	bne.n	800602c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 0308 	and.w	r3, r3, #8
 8006052:	2b00      	cmp	r3, #0
 8006054:	d036      	beq.n	80060c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	695b      	ldr	r3, [r3, #20]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d016      	beq.n	800608c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800605e:	4b15      	ldr	r3, [pc, #84]	@ (80060b4 <HAL_RCC_OscConfig+0x248>)
 8006060:	2201      	movs	r2, #1
 8006062:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006064:	f7fd fafe 	bl	8003664 <HAL_GetTick>
 8006068:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800606a:	e008      	b.n	800607e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800606c:	f7fd fafa 	bl	8003664 <HAL_GetTick>
 8006070:	4602      	mov	r2, r0
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	1ad3      	subs	r3, r2, r3
 8006076:	2b02      	cmp	r3, #2
 8006078:	d901      	bls.n	800607e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800607a:	2303      	movs	r3, #3
 800607c:	e167      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800607e:	4b0b      	ldr	r3, [pc, #44]	@ (80060ac <HAL_RCC_OscConfig+0x240>)
 8006080:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006082:	f003 0302 	and.w	r3, r3, #2
 8006086:	2b00      	cmp	r3, #0
 8006088:	d0f0      	beq.n	800606c <HAL_RCC_OscConfig+0x200>
 800608a:	e01b      	b.n	80060c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800608c:	4b09      	ldr	r3, [pc, #36]	@ (80060b4 <HAL_RCC_OscConfig+0x248>)
 800608e:	2200      	movs	r2, #0
 8006090:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006092:	f7fd fae7 	bl	8003664 <HAL_GetTick>
 8006096:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006098:	e00e      	b.n	80060b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800609a:	f7fd fae3 	bl	8003664 <HAL_GetTick>
 800609e:	4602      	mov	r2, r0
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	1ad3      	subs	r3, r2, r3
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d907      	bls.n	80060b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80060a8:	2303      	movs	r3, #3
 80060aa:	e150      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
 80060ac:	40023800 	.word	0x40023800
 80060b0:	42470000 	.word	0x42470000
 80060b4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060b8:	4b88      	ldr	r3, [pc, #544]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 80060ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060bc:	f003 0302 	and.w	r3, r3, #2
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d1ea      	bne.n	800609a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0304 	and.w	r3, r3, #4
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	f000 8097 	beq.w	8006200 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80060d2:	2300      	movs	r3, #0
 80060d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80060d6:	4b81      	ldr	r3, [pc, #516]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 80060d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10f      	bne.n	8006102 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060e2:	2300      	movs	r3, #0
 80060e4:	60bb      	str	r3, [r7, #8]
 80060e6:	4b7d      	ldr	r3, [pc, #500]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 80060e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ea:	4a7c      	ldr	r2, [pc, #496]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 80060ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80060f2:	4b7a      	ldr	r3, [pc, #488]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 80060f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060fa:	60bb      	str	r3, [r7, #8]
 80060fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80060fe:	2301      	movs	r3, #1
 8006100:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006102:	4b77      	ldr	r3, [pc, #476]	@ (80062e0 <HAL_RCC_OscConfig+0x474>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800610a:	2b00      	cmp	r3, #0
 800610c:	d118      	bne.n	8006140 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800610e:	4b74      	ldr	r3, [pc, #464]	@ (80062e0 <HAL_RCC_OscConfig+0x474>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a73      	ldr	r2, [pc, #460]	@ (80062e0 <HAL_RCC_OscConfig+0x474>)
 8006114:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006118:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800611a:	f7fd faa3 	bl	8003664 <HAL_GetTick>
 800611e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006120:	e008      	b.n	8006134 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006122:	f7fd fa9f 	bl	8003664 <HAL_GetTick>
 8006126:	4602      	mov	r2, r0
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	1ad3      	subs	r3, r2, r3
 800612c:	2b02      	cmp	r3, #2
 800612e:	d901      	bls.n	8006134 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006130:	2303      	movs	r3, #3
 8006132:	e10c      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006134:	4b6a      	ldr	r3, [pc, #424]	@ (80062e0 <HAL_RCC_OscConfig+0x474>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800613c:	2b00      	cmp	r3, #0
 800613e:	d0f0      	beq.n	8006122 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	2b01      	cmp	r3, #1
 8006146:	d106      	bne.n	8006156 <HAL_RCC_OscConfig+0x2ea>
 8006148:	4b64      	ldr	r3, [pc, #400]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 800614a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800614c:	4a63      	ldr	r2, [pc, #396]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 800614e:	f043 0301 	orr.w	r3, r3, #1
 8006152:	6713      	str	r3, [r2, #112]	@ 0x70
 8006154:	e01c      	b.n	8006190 <HAL_RCC_OscConfig+0x324>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	2b05      	cmp	r3, #5
 800615c:	d10c      	bne.n	8006178 <HAL_RCC_OscConfig+0x30c>
 800615e:	4b5f      	ldr	r3, [pc, #380]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 8006160:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006162:	4a5e      	ldr	r2, [pc, #376]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 8006164:	f043 0304 	orr.w	r3, r3, #4
 8006168:	6713      	str	r3, [r2, #112]	@ 0x70
 800616a:	4b5c      	ldr	r3, [pc, #368]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 800616c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800616e:	4a5b      	ldr	r2, [pc, #364]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 8006170:	f043 0301 	orr.w	r3, r3, #1
 8006174:	6713      	str	r3, [r2, #112]	@ 0x70
 8006176:	e00b      	b.n	8006190 <HAL_RCC_OscConfig+0x324>
 8006178:	4b58      	ldr	r3, [pc, #352]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 800617a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800617c:	4a57      	ldr	r2, [pc, #348]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 800617e:	f023 0301 	bic.w	r3, r3, #1
 8006182:	6713      	str	r3, [r2, #112]	@ 0x70
 8006184:	4b55      	ldr	r3, [pc, #340]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 8006186:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006188:	4a54      	ldr	r2, [pc, #336]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 800618a:	f023 0304 	bic.w	r3, r3, #4
 800618e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d015      	beq.n	80061c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006198:	f7fd fa64 	bl	8003664 <HAL_GetTick>
 800619c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800619e:	e00a      	b.n	80061b6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061a0:	f7fd fa60 	bl	8003664 <HAL_GetTick>
 80061a4:	4602      	mov	r2, r0
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	1ad3      	subs	r3, r2, r3
 80061aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d901      	bls.n	80061b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80061b2:	2303      	movs	r3, #3
 80061b4:	e0cb      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061b6:	4b49      	ldr	r3, [pc, #292]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 80061b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061ba:	f003 0302 	and.w	r3, r3, #2
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d0ee      	beq.n	80061a0 <HAL_RCC_OscConfig+0x334>
 80061c2:	e014      	b.n	80061ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061c4:	f7fd fa4e 	bl	8003664 <HAL_GetTick>
 80061c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061ca:	e00a      	b.n	80061e2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061cc:	f7fd fa4a 	bl	8003664 <HAL_GetTick>
 80061d0:	4602      	mov	r2, r0
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061da:	4293      	cmp	r3, r2
 80061dc:	d901      	bls.n	80061e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e0b5      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061e2:	4b3e      	ldr	r3, [pc, #248]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 80061e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061e6:	f003 0302 	and.w	r3, r3, #2
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1ee      	bne.n	80061cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80061ee:	7dfb      	ldrb	r3, [r7, #23]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d105      	bne.n	8006200 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061f4:	4b39      	ldr	r3, [pc, #228]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 80061f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061f8:	4a38      	ldr	r2, [pc, #224]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 80061fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061fe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	699b      	ldr	r3, [r3, #24]
 8006204:	2b00      	cmp	r3, #0
 8006206:	f000 80a1 	beq.w	800634c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800620a:	4b34      	ldr	r3, [pc, #208]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	f003 030c 	and.w	r3, r3, #12
 8006212:	2b08      	cmp	r3, #8
 8006214:	d05c      	beq.n	80062d0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	699b      	ldr	r3, [r3, #24]
 800621a:	2b02      	cmp	r3, #2
 800621c:	d141      	bne.n	80062a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800621e:	4b31      	ldr	r3, [pc, #196]	@ (80062e4 <HAL_RCC_OscConfig+0x478>)
 8006220:	2200      	movs	r2, #0
 8006222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006224:	f7fd fa1e 	bl	8003664 <HAL_GetTick>
 8006228:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800622a:	e008      	b.n	800623e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800622c:	f7fd fa1a 	bl	8003664 <HAL_GetTick>
 8006230:	4602      	mov	r2, r0
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	2b02      	cmp	r3, #2
 8006238:	d901      	bls.n	800623e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800623a:	2303      	movs	r3, #3
 800623c:	e087      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800623e:	4b27      	ldr	r3, [pc, #156]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006246:	2b00      	cmp	r3, #0
 8006248:	d1f0      	bne.n	800622c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	69da      	ldr	r2, [r3, #28]
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a1b      	ldr	r3, [r3, #32]
 8006252:	431a      	orrs	r2, r3
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006258:	019b      	lsls	r3, r3, #6
 800625a:	431a      	orrs	r2, r3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006260:	085b      	lsrs	r3, r3, #1
 8006262:	3b01      	subs	r3, #1
 8006264:	041b      	lsls	r3, r3, #16
 8006266:	431a      	orrs	r2, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800626c:	061b      	lsls	r3, r3, #24
 800626e:	491b      	ldr	r1, [pc, #108]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 8006270:	4313      	orrs	r3, r2
 8006272:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006274:	4b1b      	ldr	r3, [pc, #108]	@ (80062e4 <HAL_RCC_OscConfig+0x478>)
 8006276:	2201      	movs	r2, #1
 8006278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800627a:	f7fd f9f3 	bl	8003664 <HAL_GetTick>
 800627e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006280:	e008      	b.n	8006294 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006282:	f7fd f9ef 	bl	8003664 <HAL_GetTick>
 8006286:	4602      	mov	r2, r0
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	1ad3      	subs	r3, r2, r3
 800628c:	2b02      	cmp	r3, #2
 800628e:	d901      	bls.n	8006294 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006290:	2303      	movs	r3, #3
 8006292:	e05c      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006294:	4b11      	ldr	r3, [pc, #68]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800629c:	2b00      	cmp	r3, #0
 800629e:	d0f0      	beq.n	8006282 <HAL_RCC_OscConfig+0x416>
 80062a0:	e054      	b.n	800634c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062a2:	4b10      	ldr	r3, [pc, #64]	@ (80062e4 <HAL_RCC_OscConfig+0x478>)
 80062a4:	2200      	movs	r2, #0
 80062a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062a8:	f7fd f9dc 	bl	8003664 <HAL_GetTick>
 80062ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062ae:	e008      	b.n	80062c2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062b0:	f7fd f9d8 	bl	8003664 <HAL_GetTick>
 80062b4:	4602      	mov	r2, r0
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d901      	bls.n	80062c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80062be:	2303      	movs	r3, #3
 80062c0:	e045      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062c2:	4b06      	ldr	r3, [pc, #24]	@ (80062dc <HAL_RCC_OscConfig+0x470>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d1f0      	bne.n	80062b0 <HAL_RCC_OscConfig+0x444>
 80062ce:	e03d      	b.n	800634c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d107      	bne.n	80062e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e038      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
 80062dc:	40023800 	.word	0x40023800
 80062e0:	40007000 	.word	0x40007000
 80062e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80062e8:	4b1b      	ldr	r3, [pc, #108]	@ (8006358 <HAL_RCC_OscConfig+0x4ec>)
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	699b      	ldr	r3, [r3, #24]
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d028      	beq.n	8006348 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006300:	429a      	cmp	r2, r3
 8006302:	d121      	bne.n	8006348 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800630e:	429a      	cmp	r2, r3
 8006310:	d11a      	bne.n	8006348 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006312:	68fa      	ldr	r2, [r7, #12]
 8006314:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006318:	4013      	ands	r3, r2
 800631a:	687a      	ldr	r2, [r7, #4]
 800631c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800631e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006320:	4293      	cmp	r3, r2
 8006322:	d111      	bne.n	8006348 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800632e:	085b      	lsrs	r3, r3, #1
 8006330:	3b01      	subs	r3, #1
 8006332:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006334:	429a      	cmp	r2, r3
 8006336:	d107      	bne.n	8006348 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006342:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006344:	429a      	cmp	r2, r3
 8006346:	d001      	beq.n	800634c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	e000      	b.n	800634e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3718      	adds	r7, #24
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
 8006356:	bf00      	nop
 8006358:	40023800 	.word	0x40023800

0800635c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d101      	bne.n	8006370 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	e0cc      	b.n	800650a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006370:	4b68      	ldr	r3, [pc, #416]	@ (8006514 <HAL_RCC_ClockConfig+0x1b8>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f003 0307 	and.w	r3, r3, #7
 8006378:	683a      	ldr	r2, [r7, #0]
 800637a:	429a      	cmp	r2, r3
 800637c:	d90c      	bls.n	8006398 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800637e:	4b65      	ldr	r3, [pc, #404]	@ (8006514 <HAL_RCC_ClockConfig+0x1b8>)
 8006380:	683a      	ldr	r2, [r7, #0]
 8006382:	b2d2      	uxtb	r2, r2
 8006384:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006386:	4b63      	ldr	r3, [pc, #396]	@ (8006514 <HAL_RCC_ClockConfig+0x1b8>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f003 0307 	and.w	r3, r3, #7
 800638e:	683a      	ldr	r2, [r7, #0]
 8006390:	429a      	cmp	r2, r3
 8006392:	d001      	beq.n	8006398 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006394:	2301      	movs	r3, #1
 8006396:	e0b8      	b.n	800650a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0302 	and.w	r3, r3, #2
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d020      	beq.n	80063e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 0304 	and.w	r3, r3, #4
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d005      	beq.n	80063bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80063b0:	4b59      	ldr	r3, [pc, #356]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	4a58      	ldr	r2, [pc, #352]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 80063b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80063ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 0308 	and.w	r3, r3, #8
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d005      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80063c8:	4b53      	ldr	r3, [pc, #332]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	4a52      	ldr	r2, [pc, #328]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 80063ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80063d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063d4:	4b50      	ldr	r3, [pc, #320]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	494d      	ldr	r1, [pc, #308]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 80063e2:	4313      	orrs	r3, r2
 80063e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f003 0301 	and.w	r3, r3, #1
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d044      	beq.n	800647c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d107      	bne.n	800640a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063fa:	4b47      	ldr	r3, [pc, #284]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006402:	2b00      	cmp	r3, #0
 8006404:	d119      	bne.n	800643a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e07f      	b.n	800650a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	2b02      	cmp	r3, #2
 8006410:	d003      	beq.n	800641a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006416:	2b03      	cmp	r3, #3
 8006418:	d107      	bne.n	800642a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800641a:	4b3f      	ldr	r3, [pc, #252]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006422:	2b00      	cmp	r3, #0
 8006424:	d109      	bne.n	800643a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	e06f      	b.n	800650a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800642a:	4b3b      	ldr	r3, [pc, #236]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f003 0302 	and.w	r3, r3, #2
 8006432:	2b00      	cmp	r3, #0
 8006434:	d101      	bne.n	800643a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e067      	b.n	800650a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800643a:	4b37      	ldr	r3, [pc, #220]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	f023 0203 	bic.w	r2, r3, #3
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	4934      	ldr	r1, [pc, #208]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 8006448:	4313      	orrs	r3, r2
 800644a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800644c:	f7fd f90a 	bl	8003664 <HAL_GetTick>
 8006450:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006452:	e00a      	b.n	800646a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006454:	f7fd f906 	bl	8003664 <HAL_GetTick>
 8006458:	4602      	mov	r2, r0
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	1ad3      	subs	r3, r2, r3
 800645e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006462:	4293      	cmp	r3, r2
 8006464:	d901      	bls.n	800646a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006466:	2303      	movs	r3, #3
 8006468:	e04f      	b.n	800650a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800646a:	4b2b      	ldr	r3, [pc, #172]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f003 020c 	and.w	r2, r3, #12
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	429a      	cmp	r2, r3
 800647a:	d1eb      	bne.n	8006454 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800647c:	4b25      	ldr	r3, [pc, #148]	@ (8006514 <HAL_RCC_ClockConfig+0x1b8>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0307 	and.w	r3, r3, #7
 8006484:	683a      	ldr	r2, [r7, #0]
 8006486:	429a      	cmp	r2, r3
 8006488:	d20c      	bcs.n	80064a4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800648a:	4b22      	ldr	r3, [pc, #136]	@ (8006514 <HAL_RCC_ClockConfig+0x1b8>)
 800648c:	683a      	ldr	r2, [r7, #0]
 800648e:	b2d2      	uxtb	r2, r2
 8006490:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006492:	4b20      	ldr	r3, [pc, #128]	@ (8006514 <HAL_RCC_ClockConfig+0x1b8>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 0307 	and.w	r3, r3, #7
 800649a:	683a      	ldr	r2, [r7, #0]
 800649c:	429a      	cmp	r2, r3
 800649e:	d001      	beq.n	80064a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	e032      	b.n	800650a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 0304 	and.w	r3, r3, #4
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d008      	beq.n	80064c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064b0:	4b19      	ldr	r3, [pc, #100]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	4916      	ldr	r1, [pc, #88]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 80064be:	4313      	orrs	r3, r2
 80064c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 0308 	and.w	r3, r3, #8
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d009      	beq.n	80064e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064ce:	4b12      	ldr	r3, [pc, #72]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	00db      	lsls	r3, r3, #3
 80064dc:	490e      	ldr	r1, [pc, #56]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 80064de:	4313      	orrs	r3, r2
 80064e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80064e2:	f000 f821 	bl	8006528 <HAL_RCC_GetSysClockFreq>
 80064e6:	4602      	mov	r2, r0
 80064e8:	4b0b      	ldr	r3, [pc, #44]	@ (8006518 <HAL_RCC_ClockConfig+0x1bc>)
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	091b      	lsrs	r3, r3, #4
 80064ee:	f003 030f 	and.w	r3, r3, #15
 80064f2:	490a      	ldr	r1, [pc, #40]	@ (800651c <HAL_RCC_ClockConfig+0x1c0>)
 80064f4:	5ccb      	ldrb	r3, [r1, r3]
 80064f6:	fa22 f303 	lsr.w	r3, r2, r3
 80064fa:	4a09      	ldr	r2, [pc, #36]	@ (8006520 <HAL_RCC_ClockConfig+0x1c4>)
 80064fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80064fe:	4b09      	ldr	r3, [pc, #36]	@ (8006524 <HAL_RCC_ClockConfig+0x1c8>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4618      	mov	r0, r3
 8006504:	f7fd f86a 	bl	80035dc <HAL_InitTick>

  return HAL_OK;
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3710      	adds	r7, #16
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	40023c00 	.word	0x40023c00
 8006518:	40023800 	.word	0x40023800
 800651c:	08007cec 	.word	0x08007cec
 8006520:	20000000 	.word	0x20000000
 8006524:	20000004 	.word	0x20000004

08006528 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006528:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800652c:	b094      	sub	sp, #80	@ 0x50
 800652e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006530:	2300      	movs	r3, #0
 8006532:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006534:	2300      	movs	r3, #0
 8006536:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006538:	2300      	movs	r3, #0
 800653a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800653c:	2300      	movs	r3, #0
 800653e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006540:	4b79      	ldr	r3, [pc, #484]	@ (8006728 <HAL_RCC_GetSysClockFreq+0x200>)
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	f003 030c 	and.w	r3, r3, #12
 8006548:	2b08      	cmp	r3, #8
 800654a:	d00d      	beq.n	8006568 <HAL_RCC_GetSysClockFreq+0x40>
 800654c:	2b08      	cmp	r3, #8
 800654e:	f200 80e1 	bhi.w	8006714 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006552:	2b00      	cmp	r3, #0
 8006554:	d002      	beq.n	800655c <HAL_RCC_GetSysClockFreq+0x34>
 8006556:	2b04      	cmp	r3, #4
 8006558:	d003      	beq.n	8006562 <HAL_RCC_GetSysClockFreq+0x3a>
 800655a:	e0db      	b.n	8006714 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800655c:	4b73      	ldr	r3, [pc, #460]	@ (800672c <HAL_RCC_GetSysClockFreq+0x204>)
 800655e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006560:	e0db      	b.n	800671a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006562:	4b73      	ldr	r3, [pc, #460]	@ (8006730 <HAL_RCC_GetSysClockFreq+0x208>)
 8006564:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006566:	e0d8      	b.n	800671a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006568:	4b6f      	ldr	r3, [pc, #444]	@ (8006728 <HAL_RCC_GetSysClockFreq+0x200>)
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006570:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006572:	4b6d      	ldr	r3, [pc, #436]	@ (8006728 <HAL_RCC_GetSysClockFreq+0x200>)
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800657a:	2b00      	cmp	r3, #0
 800657c:	d063      	beq.n	8006646 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800657e:	4b6a      	ldr	r3, [pc, #424]	@ (8006728 <HAL_RCC_GetSysClockFreq+0x200>)
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	099b      	lsrs	r3, r3, #6
 8006584:	2200      	movs	r2, #0
 8006586:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006588:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800658a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800658c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006590:	633b      	str	r3, [r7, #48]	@ 0x30
 8006592:	2300      	movs	r3, #0
 8006594:	637b      	str	r3, [r7, #52]	@ 0x34
 8006596:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800659a:	4622      	mov	r2, r4
 800659c:	462b      	mov	r3, r5
 800659e:	f04f 0000 	mov.w	r0, #0
 80065a2:	f04f 0100 	mov.w	r1, #0
 80065a6:	0159      	lsls	r1, r3, #5
 80065a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80065ac:	0150      	lsls	r0, r2, #5
 80065ae:	4602      	mov	r2, r0
 80065b0:	460b      	mov	r3, r1
 80065b2:	4621      	mov	r1, r4
 80065b4:	1a51      	subs	r1, r2, r1
 80065b6:	6139      	str	r1, [r7, #16]
 80065b8:	4629      	mov	r1, r5
 80065ba:	eb63 0301 	sbc.w	r3, r3, r1
 80065be:	617b      	str	r3, [r7, #20]
 80065c0:	f04f 0200 	mov.w	r2, #0
 80065c4:	f04f 0300 	mov.w	r3, #0
 80065c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80065cc:	4659      	mov	r1, fp
 80065ce:	018b      	lsls	r3, r1, #6
 80065d0:	4651      	mov	r1, sl
 80065d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80065d6:	4651      	mov	r1, sl
 80065d8:	018a      	lsls	r2, r1, #6
 80065da:	4651      	mov	r1, sl
 80065dc:	ebb2 0801 	subs.w	r8, r2, r1
 80065e0:	4659      	mov	r1, fp
 80065e2:	eb63 0901 	sbc.w	r9, r3, r1
 80065e6:	f04f 0200 	mov.w	r2, #0
 80065ea:	f04f 0300 	mov.w	r3, #0
 80065ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80065f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80065f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80065fa:	4690      	mov	r8, r2
 80065fc:	4699      	mov	r9, r3
 80065fe:	4623      	mov	r3, r4
 8006600:	eb18 0303 	adds.w	r3, r8, r3
 8006604:	60bb      	str	r3, [r7, #8]
 8006606:	462b      	mov	r3, r5
 8006608:	eb49 0303 	adc.w	r3, r9, r3
 800660c:	60fb      	str	r3, [r7, #12]
 800660e:	f04f 0200 	mov.w	r2, #0
 8006612:	f04f 0300 	mov.w	r3, #0
 8006616:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800661a:	4629      	mov	r1, r5
 800661c:	024b      	lsls	r3, r1, #9
 800661e:	4621      	mov	r1, r4
 8006620:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006624:	4621      	mov	r1, r4
 8006626:	024a      	lsls	r2, r1, #9
 8006628:	4610      	mov	r0, r2
 800662a:	4619      	mov	r1, r3
 800662c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800662e:	2200      	movs	r2, #0
 8006630:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006632:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006634:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006638:	f7f9 fe1a 	bl	8000270 <__aeabi_uldivmod>
 800663c:	4602      	mov	r2, r0
 800663e:	460b      	mov	r3, r1
 8006640:	4613      	mov	r3, r2
 8006642:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006644:	e058      	b.n	80066f8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006646:	4b38      	ldr	r3, [pc, #224]	@ (8006728 <HAL_RCC_GetSysClockFreq+0x200>)
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	099b      	lsrs	r3, r3, #6
 800664c:	2200      	movs	r2, #0
 800664e:	4618      	mov	r0, r3
 8006650:	4611      	mov	r1, r2
 8006652:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006656:	623b      	str	r3, [r7, #32]
 8006658:	2300      	movs	r3, #0
 800665a:	627b      	str	r3, [r7, #36]	@ 0x24
 800665c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006660:	4642      	mov	r2, r8
 8006662:	464b      	mov	r3, r9
 8006664:	f04f 0000 	mov.w	r0, #0
 8006668:	f04f 0100 	mov.w	r1, #0
 800666c:	0159      	lsls	r1, r3, #5
 800666e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006672:	0150      	lsls	r0, r2, #5
 8006674:	4602      	mov	r2, r0
 8006676:	460b      	mov	r3, r1
 8006678:	4641      	mov	r1, r8
 800667a:	ebb2 0a01 	subs.w	sl, r2, r1
 800667e:	4649      	mov	r1, r9
 8006680:	eb63 0b01 	sbc.w	fp, r3, r1
 8006684:	f04f 0200 	mov.w	r2, #0
 8006688:	f04f 0300 	mov.w	r3, #0
 800668c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006690:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006694:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006698:	ebb2 040a 	subs.w	r4, r2, sl
 800669c:	eb63 050b 	sbc.w	r5, r3, fp
 80066a0:	f04f 0200 	mov.w	r2, #0
 80066a4:	f04f 0300 	mov.w	r3, #0
 80066a8:	00eb      	lsls	r3, r5, #3
 80066aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80066ae:	00e2      	lsls	r2, r4, #3
 80066b0:	4614      	mov	r4, r2
 80066b2:	461d      	mov	r5, r3
 80066b4:	4643      	mov	r3, r8
 80066b6:	18e3      	adds	r3, r4, r3
 80066b8:	603b      	str	r3, [r7, #0]
 80066ba:	464b      	mov	r3, r9
 80066bc:	eb45 0303 	adc.w	r3, r5, r3
 80066c0:	607b      	str	r3, [r7, #4]
 80066c2:	f04f 0200 	mov.w	r2, #0
 80066c6:	f04f 0300 	mov.w	r3, #0
 80066ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80066ce:	4629      	mov	r1, r5
 80066d0:	028b      	lsls	r3, r1, #10
 80066d2:	4621      	mov	r1, r4
 80066d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80066d8:	4621      	mov	r1, r4
 80066da:	028a      	lsls	r2, r1, #10
 80066dc:	4610      	mov	r0, r2
 80066de:	4619      	mov	r1, r3
 80066e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80066e2:	2200      	movs	r2, #0
 80066e4:	61bb      	str	r3, [r7, #24]
 80066e6:	61fa      	str	r2, [r7, #28]
 80066e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80066ec:	f7f9 fdc0 	bl	8000270 <__aeabi_uldivmod>
 80066f0:	4602      	mov	r2, r0
 80066f2:	460b      	mov	r3, r1
 80066f4:	4613      	mov	r3, r2
 80066f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80066f8:	4b0b      	ldr	r3, [pc, #44]	@ (8006728 <HAL_RCC_GetSysClockFreq+0x200>)
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	0c1b      	lsrs	r3, r3, #16
 80066fe:	f003 0303 	and.w	r3, r3, #3
 8006702:	3301      	adds	r3, #1
 8006704:	005b      	lsls	r3, r3, #1
 8006706:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006708:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800670a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800670c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006710:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006712:	e002      	b.n	800671a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006714:	4b05      	ldr	r3, [pc, #20]	@ (800672c <HAL_RCC_GetSysClockFreq+0x204>)
 8006716:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006718:	bf00      	nop
    }
  }
  return sysclockfreq;
 800671a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800671c:	4618      	mov	r0, r3
 800671e:	3750      	adds	r7, #80	@ 0x50
 8006720:	46bd      	mov	sp, r7
 8006722:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006726:	bf00      	nop
 8006728:	40023800 	.word	0x40023800
 800672c:	00f42400 	.word	0x00f42400
 8006730:	007a1200 	.word	0x007a1200

08006734 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006734:	b480      	push	{r7}
 8006736:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006738:	4b03      	ldr	r3, [pc, #12]	@ (8006748 <HAL_RCC_GetHCLKFreq+0x14>)
 800673a:	681b      	ldr	r3, [r3, #0]
}
 800673c:	4618      	mov	r0, r3
 800673e:	46bd      	mov	sp, r7
 8006740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006744:	4770      	bx	lr
 8006746:	bf00      	nop
 8006748:	20000000 	.word	0x20000000

0800674c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006750:	f7ff fff0 	bl	8006734 <HAL_RCC_GetHCLKFreq>
 8006754:	4602      	mov	r2, r0
 8006756:	4b05      	ldr	r3, [pc, #20]	@ (800676c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	0a9b      	lsrs	r3, r3, #10
 800675c:	f003 0307 	and.w	r3, r3, #7
 8006760:	4903      	ldr	r1, [pc, #12]	@ (8006770 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006762:	5ccb      	ldrb	r3, [r1, r3]
 8006764:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006768:	4618      	mov	r0, r3
 800676a:	bd80      	pop	{r7, pc}
 800676c:	40023800 	.word	0x40023800
 8006770:	08007cfc 	.word	0x08007cfc

08006774 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b082      	sub	sp, #8
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d101      	bne.n	8006786 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	e041      	b.n	800680a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800678c:	b2db      	uxtb	r3, r3
 800678e:	2b00      	cmp	r3, #0
 8006790:	d106      	bne.n	80067a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7fc fdce 	bl	800333c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2202      	movs	r2, #2
 80067a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	3304      	adds	r3, #4
 80067b0:	4619      	mov	r1, r3
 80067b2:	4610      	mov	r0, r2
 80067b4:	f000 f95e 	bl	8006a74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2201      	movs	r2, #1
 80067dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2201      	movs	r2, #1
 80067ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2201      	movs	r2, #1
 80067fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2201      	movs	r2, #1
 8006804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3708      	adds	r7, #8
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
	...

08006814 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006814:	b480      	push	{r7}
 8006816:	b085      	sub	sp, #20
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006822:	b2db      	uxtb	r3, r3
 8006824:	2b01      	cmp	r3, #1
 8006826:	d001      	beq.n	800682c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	e046      	b.n	80068ba <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2202      	movs	r2, #2
 8006830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a23      	ldr	r2, [pc, #140]	@ (80068c8 <HAL_TIM_Base_Start+0xb4>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d022      	beq.n	8006884 <HAL_TIM_Base_Start+0x70>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006846:	d01d      	beq.n	8006884 <HAL_TIM_Base_Start+0x70>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a1f      	ldr	r2, [pc, #124]	@ (80068cc <HAL_TIM_Base_Start+0xb8>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d018      	beq.n	8006884 <HAL_TIM_Base_Start+0x70>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a1e      	ldr	r2, [pc, #120]	@ (80068d0 <HAL_TIM_Base_Start+0xbc>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d013      	beq.n	8006884 <HAL_TIM_Base_Start+0x70>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a1c      	ldr	r2, [pc, #112]	@ (80068d4 <HAL_TIM_Base_Start+0xc0>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d00e      	beq.n	8006884 <HAL_TIM_Base_Start+0x70>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a1b      	ldr	r2, [pc, #108]	@ (80068d8 <HAL_TIM_Base_Start+0xc4>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d009      	beq.n	8006884 <HAL_TIM_Base_Start+0x70>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a19      	ldr	r2, [pc, #100]	@ (80068dc <HAL_TIM_Base_Start+0xc8>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d004      	beq.n	8006884 <HAL_TIM_Base_Start+0x70>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a18      	ldr	r2, [pc, #96]	@ (80068e0 <HAL_TIM_Base_Start+0xcc>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d111      	bne.n	80068a8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	f003 0307 	and.w	r3, r3, #7
 800688e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2b06      	cmp	r3, #6
 8006894:	d010      	beq.n	80068b8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f042 0201 	orr.w	r2, r2, #1
 80068a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068a6:	e007      	b.n	80068b8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f042 0201 	orr.w	r2, r2, #1
 80068b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3714      	adds	r7, #20
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr
 80068c6:	bf00      	nop
 80068c8:	40010000 	.word	0x40010000
 80068cc:	40000400 	.word	0x40000400
 80068d0:	40000800 	.word	0x40000800
 80068d4:	40000c00 	.word	0x40000c00
 80068d8:	40010400 	.word	0x40010400
 80068dc:	40014000 	.word	0x40014000
 80068e0:	40001800 	.word	0x40001800

080068e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b084      	sub	sp, #16
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
 80068ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068ee:	2300      	movs	r3, #0
 80068f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d101      	bne.n	8006900 <HAL_TIM_ConfigClockSource+0x1c>
 80068fc:	2302      	movs	r3, #2
 80068fe:	e0b4      	b.n	8006a6a <HAL_TIM_ConfigClockSource+0x186>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2202      	movs	r2, #2
 800690c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800691e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006926:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	68ba      	ldr	r2, [r7, #8]
 800692e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006938:	d03e      	beq.n	80069b8 <HAL_TIM_ConfigClockSource+0xd4>
 800693a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800693e:	f200 8087 	bhi.w	8006a50 <HAL_TIM_ConfigClockSource+0x16c>
 8006942:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006946:	f000 8086 	beq.w	8006a56 <HAL_TIM_ConfigClockSource+0x172>
 800694a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800694e:	d87f      	bhi.n	8006a50 <HAL_TIM_ConfigClockSource+0x16c>
 8006950:	2b70      	cmp	r3, #112	@ 0x70
 8006952:	d01a      	beq.n	800698a <HAL_TIM_ConfigClockSource+0xa6>
 8006954:	2b70      	cmp	r3, #112	@ 0x70
 8006956:	d87b      	bhi.n	8006a50 <HAL_TIM_ConfigClockSource+0x16c>
 8006958:	2b60      	cmp	r3, #96	@ 0x60
 800695a:	d050      	beq.n	80069fe <HAL_TIM_ConfigClockSource+0x11a>
 800695c:	2b60      	cmp	r3, #96	@ 0x60
 800695e:	d877      	bhi.n	8006a50 <HAL_TIM_ConfigClockSource+0x16c>
 8006960:	2b50      	cmp	r3, #80	@ 0x50
 8006962:	d03c      	beq.n	80069de <HAL_TIM_ConfigClockSource+0xfa>
 8006964:	2b50      	cmp	r3, #80	@ 0x50
 8006966:	d873      	bhi.n	8006a50 <HAL_TIM_ConfigClockSource+0x16c>
 8006968:	2b40      	cmp	r3, #64	@ 0x40
 800696a:	d058      	beq.n	8006a1e <HAL_TIM_ConfigClockSource+0x13a>
 800696c:	2b40      	cmp	r3, #64	@ 0x40
 800696e:	d86f      	bhi.n	8006a50 <HAL_TIM_ConfigClockSource+0x16c>
 8006970:	2b30      	cmp	r3, #48	@ 0x30
 8006972:	d064      	beq.n	8006a3e <HAL_TIM_ConfigClockSource+0x15a>
 8006974:	2b30      	cmp	r3, #48	@ 0x30
 8006976:	d86b      	bhi.n	8006a50 <HAL_TIM_ConfigClockSource+0x16c>
 8006978:	2b20      	cmp	r3, #32
 800697a:	d060      	beq.n	8006a3e <HAL_TIM_ConfigClockSource+0x15a>
 800697c:	2b20      	cmp	r3, #32
 800697e:	d867      	bhi.n	8006a50 <HAL_TIM_ConfigClockSource+0x16c>
 8006980:	2b00      	cmp	r3, #0
 8006982:	d05c      	beq.n	8006a3e <HAL_TIM_ConfigClockSource+0x15a>
 8006984:	2b10      	cmp	r3, #16
 8006986:	d05a      	beq.n	8006a3e <HAL_TIM_ConfigClockSource+0x15a>
 8006988:	e062      	b.n	8006a50 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800699a:	f000 f98b 	bl	8006cb4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80069ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68ba      	ldr	r2, [r7, #8]
 80069b4:	609a      	str	r2, [r3, #8]
      break;
 80069b6:	e04f      	b.n	8006a58 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80069c8:	f000 f974 	bl	8006cb4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	689a      	ldr	r2, [r3, #8]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80069da:	609a      	str	r2, [r3, #8]
      break;
 80069dc:	e03c      	b.n	8006a58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069ea:	461a      	mov	r2, r3
 80069ec:	f000 f8e8 	bl	8006bc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	2150      	movs	r1, #80	@ 0x50
 80069f6:	4618      	mov	r0, r3
 80069f8:	f000 f941 	bl	8006c7e <TIM_ITRx_SetConfig>
      break;
 80069fc:	e02c      	b.n	8006a58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	f000 f907 	bl	8006c1e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	2160      	movs	r1, #96	@ 0x60
 8006a16:	4618      	mov	r0, r3
 8006a18:	f000 f931 	bl	8006c7e <TIM_ITRx_SetConfig>
      break;
 8006a1c:	e01c      	b.n	8006a58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	f000 f8c8 	bl	8006bc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2140      	movs	r1, #64	@ 0x40
 8006a36:	4618      	mov	r0, r3
 8006a38:	f000 f921 	bl	8006c7e <TIM_ITRx_SetConfig>
      break;
 8006a3c:	e00c      	b.n	8006a58 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4619      	mov	r1, r3
 8006a48:	4610      	mov	r0, r2
 8006a4a:	f000 f918 	bl	8006c7e <TIM_ITRx_SetConfig>
      break;
 8006a4e:	e003      	b.n	8006a58 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
 8006a52:	73fb      	strb	r3, [r7, #15]
      break;
 8006a54:	e000      	b.n	8006a58 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006a56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2200      	movs	r2, #0
 8006a64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3710      	adds	r7, #16
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
	...

08006a74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b085      	sub	sp, #20
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4a43      	ldr	r2, [pc, #268]	@ (8006b94 <TIM_Base_SetConfig+0x120>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d013      	beq.n	8006ab4 <TIM_Base_SetConfig+0x40>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a92:	d00f      	beq.n	8006ab4 <TIM_Base_SetConfig+0x40>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	4a40      	ldr	r2, [pc, #256]	@ (8006b98 <TIM_Base_SetConfig+0x124>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d00b      	beq.n	8006ab4 <TIM_Base_SetConfig+0x40>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a3f      	ldr	r2, [pc, #252]	@ (8006b9c <TIM_Base_SetConfig+0x128>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d007      	beq.n	8006ab4 <TIM_Base_SetConfig+0x40>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a3e      	ldr	r2, [pc, #248]	@ (8006ba0 <TIM_Base_SetConfig+0x12c>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d003      	beq.n	8006ab4 <TIM_Base_SetConfig+0x40>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	4a3d      	ldr	r2, [pc, #244]	@ (8006ba4 <TIM_Base_SetConfig+0x130>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d108      	bne.n	8006ac6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	68fa      	ldr	r2, [r7, #12]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	4a32      	ldr	r2, [pc, #200]	@ (8006b94 <TIM_Base_SetConfig+0x120>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d02b      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ad4:	d027      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a2f      	ldr	r2, [pc, #188]	@ (8006b98 <TIM_Base_SetConfig+0x124>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d023      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a2e      	ldr	r2, [pc, #184]	@ (8006b9c <TIM_Base_SetConfig+0x128>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d01f      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a2d      	ldr	r2, [pc, #180]	@ (8006ba0 <TIM_Base_SetConfig+0x12c>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d01b      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a2c      	ldr	r2, [pc, #176]	@ (8006ba4 <TIM_Base_SetConfig+0x130>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d017      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a2b      	ldr	r2, [pc, #172]	@ (8006ba8 <TIM_Base_SetConfig+0x134>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d013      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a2a      	ldr	r2, [pc, #168]	@ (8006bac <TIM_Base_SetConfig+0x138>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d00f      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a29      	ldr	r2, [pc, #164]	@ (8006bb0 <TIM_Base_SetConfig+0x13c>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d00b      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a28      	ldr	r2, [pc, #160]	@ (8006bb4 <TIM_Base_SetConfig+0x140>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d007      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a27      	ldr	r2, [pc, #156]	@ (8006bb8 <TIM_Base_SetConfig+0x144>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d003      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a26      	ldr	r2, [pc, #152]	@ (8006bbc <TIM_Base_SetConfig+0x148>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d108      	bne.n	8006b38 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	68fa      	ldr	r2, [r7, #12]
 8006b34:	4313      	orrs	r3, r2
 8006b36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	695b      	ldr	r3, [r3, #20]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	689a      	ldr	r2, [r3, #8]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	681a      	ldr	r2, [r3, #0]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	4a0e      	ldr	r2, [pc, #56]	@ (8006b94 <TIM_Base_SetConfig+0x120>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d003      	beq.n	8006b66 <TIM_Base_SetConfig+0xf2>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	4a10      	ldr	r2, [pc, #64]	@ (8006ba4 <TIM_Base_SetConfig+0x130>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d103      	bne.n	8006b6e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	691a      	ldr	r2, [r3, #16]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f043 0204 	orr.w	r2, r3, #4
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	601a      	str	r2, [r3, #0]
}
 8006b86:	bf00      	nop
 8006b88:	3714      	adds	r7, #20
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr
 8006b92:	bf00      	nop
 8006b94:	40010000 	.word	0x40010000
 8006b98:	40000400 	.word	0x40000400
 8006b9c:	40000800 	.word	0x40000800
 8006ba0:	40000c00 	.word	0x40000c00
 8006ba4:	40010400 	.word	0x40010400
 8006ba8:	40014000 	.word	0x40014000
 8006bac:	40014400 	.word	0x40014400
 8006bb0:	40014800 	.word	0x40014800
 8006bb4:	40001800 	.word	0x40001800
 8006bb8:	40001c00 	.word	0x40001c00
 8006bbc:	40002000 	.word	0x40002000

08006bc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b087      	sub	sp, #28
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	60f8      	str	r0, [r7, #12]
 8006bc8:	60b9      	str	r1, [r7, #8]
 8006bca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6a1b      	ldr	r3, [r3, #32]
 8006bd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6a1b      	ldr	r3, [r3, #32]
 8006bd6:	f023 0201 	bic.w	r2, r3, #1
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	699b      	ldr	r3, [r3, #24]
 8006be2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006bea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	011b      	lsls	r3, r3, #4
 8006bf0:	693a      	ldr	r2, [r7, #16]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	f023 030a 	bic.w	r3, r3, #10
 8006bfc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006bfe:	697a      	ldr	r2, [r7, #20]
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	693a      	ldr	r2, [r7, #16]
 8006c0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	697a      	ldr	r2, [r7, #20]
 8006c10:	621a      	str	r2, [r3, #32]
}
 8006c12:	bf00      	nop
 8006c14:	371c      	adds	r7, #28
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr

08006c1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c1e:	b480      	push	{r7}
 8006c20:	b087      	sub	sp, #28
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	60f8      	str	r0, [r7, #12]
 8006c26:	60b9      	str	r1, [r7, #8]
 8006c28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	6a1b      	ldr	r3, [r3, #32]
 8006c2e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6a1b      	ldr	r3, [r3, #32]
 8006c34:	f023 0210 	bic.w	r2, r3, #16
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	699b      	ldr	r3, [r3, #24]
 8006c40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	031b      	lsls	r3, r3, #12
 8006c4e:	693a      	ldr	r2, [r7, #16]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006c5a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	011b      	lsls	r3, r3, #4
 8006c60:	697a      	ldr	r2, [r7, #20]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	693a      	ldr	r2, [r7, #16]
 8006c6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	697a      	ldr	r2, [r7, #20]
 8006c70:	621a      	str	r2, [r3, #32]
}
 8006c72:	bf00      	nop
 8006c74:	371c      	adds	r7, #28
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr

08006c7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c7e:	b480      	push	{r7}
 8006c80:	b085      	sub	sp, #20
 8006c82:	af00      	add	r7, sp, #0
 8006c84:	6078      	str	r0, [r7, #4]
 8006c86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c96:	683a      	ldr	r2, [r7, #0]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	f043 0307 	orr.w	r3, r3, #7
 8006ca0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	68fa      	ldr	r2, [r7, #12]
 8006ca6:	609a      	str	r2, [r3, #8]
}
 8006ca8:	bf00      	nop
 8006caa:	3714      	adds	r7, #20
 8006cac:	46bd      	mov	sp, r7
 8006cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb2:	4770      	bx	lr

08006cb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b087      	sub	sp, #28
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	607a      	str	r2, [r7, #4]
 8006cc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006cce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	021a      	lsls	r2, r3, #8
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	431a      	orrs	r2, r3
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	697a      	ldr	r2, [r7, #20]
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	697a      	ldr	r2, [r7, #20]
 8006ce6:	609a      	str	r2, [r3, #8]
}
 8006ce8:	bf00      	nop
 8006cea:	371c      	adds	r7, #28
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b085      	sub	sp, #20
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d101      	bne.n	8006d0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d08:	2302      	movs	r3, #2
 8006d0a:	e05a      	b.n	8006dc2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2202      	movs	r2, #2
 8006d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	68fa      	ldr	r2, [r7, #12]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	68fa      	ldr	r2, [r7, #12]
 8006d44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a21      	ldr	r2, [pc, #132]	@ (8006dd0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d022      	beq.n	8006d96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d58:	d01d      	beq.n	8006d96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a1d      	ldr	r2, [pc, #116]	@ (8006dd4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d018      	beq.n	8006d96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a1b      	ldr	r2, [pc, #108]	@ (8006dd8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d013      	beq.n	8006d96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a1a      	ldr	r2, [pc, #104]	@ (8006ddc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d00e      	beq.n	8006d96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a18      	ldr	r2, [pc, #96]	@ (8006de0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d009      	beq.n	8006d96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a17      	ldr	r2, [pc, #92]	@ (8006de4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d004      	beq.n	8006d96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a15      	ldr	r2, [pc, #84]	@ (8006de8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d10c      	bne.n	8006db0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	68ba      	ldr	r2, [r7, #8]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68ba      	ldr	r2, [r7, #8]
 8006dae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2201      	movs	r2, #1
 8006db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006dc0:	2300      	movs	r3, #0
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3714      	adds	r7, #20
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dcc:	4770      	bx	lr
 8006dce:	bf00      	nop
 8006dd0:	40010000 	.word	0x40010000
 8006dd4:	40000400 	.word	0x40000400
 8006dd8:	40000800 	.word	0x40000800
 8006ddc:	40000c00 	.word	0x40000c00
 8006de0:	40010400 	.word	0x40010400
 8006de4:	40014000 	.word	0x40014000
 8006de8:	40001800 	.word	0x40001800

08006dec <std>:
 8006dec:	2300      	movs	r3, #0
 8006dee:	b510      	push	{r4, lr}
 8006df0:	4604      	mov	r4, r0
 8006df2:	e9c0 3300 	strd	r3, r3, [r0]
 8006df6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006dfa:	6083      	str	r3, [r0, #8]
 8006dfc:	8181      	strh	r1, [r0, #12]
 8006dfe:	6643      	str	r3, [r0, #100]	@ 0x64
 8006e00:	81c2      	strh	r2, [r0, #14]
 8006e02:	6183      	str	r3, [r0, #24]
 8006e04:	4619      	mov	r1, r3
 8006e06:	2208      	movs	r2, #8
 8006e08:	305c      	adds	r0, #92	@ 0x5c
 8006e0a:	f000 f906 	bl	800701a <memset>
 8006e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8006e44 <std+0x58>)
 8006e10:	6263      	str	r3, [r4, #36]	@ 0x24
 8006e12:	4b0d      	ldr	r3, [pc, #52]	@ (8006e48 <std+0x5c>)
 8006e14:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006e16:	4b0d      	ldr	r3, [pc, #52]	@ (8006e4c <std+0x60>)
 8006e18:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8006e50 <std+0x64>)
 8006e1c:	6323      	str	r3, [r4, #48]	@ 0x30
 8006e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8006e54 <std+0x68>)
 8006e20:	6224      	str	r4, [r4, #32]
 8006e22:	429c      	cmp	r4, r3
 8006e24:	d006      	beq.n	8006e34 <std+0x48>
 8006e26:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006e2a:	4294      	cmp	r4, r2
 8006e2c:	d002      	beq.n	8006e34 <std+0x48>
 8006e2e:	33d0      	adds	r3, #208	@ 0xd0
 8006e30:	429c      	cmp	r4, r3
 8006e32:	d105      	bne.n	8006e40 <std+0x54>
 8006e34:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e3c:	f000 b966 	b.w	800710c <__retarget_lock_init_recursive>
 8006e40:	bd10      	pop	{r4, pc}
 8006e42:	bf00      	nop
 8006e44:	08006f95 	.word	0x08006f95
 8006e48:	08006fb7 	.word	0x08006fb7
 8006e4c:	08006fef 	.word	0x08006fef
 8006e50:	08007013 	.word	0x08007013
 8006e54:	2000109c 	.word	0x2000109c

08006e58 <stdio_exit_handler>:
 8006e58:	4a02      	ldr	r2, [pc, #8]	@ (8006e64 <stdio_exit_handler+0xc>)
 8006e5a:	4903      	ldr	r1, [pc, #12]	@ (8006e68 <stdio_exit_handler+0x10>)
 8006e5c:	4803      	ldr	r0, [pc, #12]	@ (8006e6c <stdio_exit_handler+0x14>)
 8006e5e:	f000 b869 	b.w	8006f34 <_fwalk_sglue>
 8006e62:	bf00      	nop
 8006e64:	2000000c 	.word	0x2000000c
 8006e68:	080079c5 	.word	0x080079c5
 8006e6c:	2000001c 	.word	0x2000001c

08006e70 <cleanup_stdio>:
 8006e70:	6841      	ldr	r1, [r0, #4]
 8006e72:	4b0c      	ldr	r3, [pc, #48]	@ (8006ea4 <cleanup_stdio+0x34>)
 8006e74:	4299      	cmp	r1, r3
 8006e76:	b510      	push	{r4, lr}
 8006e78:	4604      	mov	r4, r0
 8006e7a:	d001      	beq.n	8006e80 <cleanup_stdio+0x10>
 8006e7c:	f000 fda2 	bl	80079c4 <_fflush_r>
 8006e80:	68a1      	ldr	r1, [r4, #8]
 8006e82:	4b09      	ldr	r3, [pc, #36]	@ (8006ea8 <cleanup_stdio+0x38>)
 8006e84:	4299      	cmp	r1, r3
 8006e86:	d002      	beq.n	8006e8e <cleanup_stdio+0x1e>
 8006e88:	4620      	mov	r0, r4
 8006e8a:	f000 fd9b 	bl	80079c4 <_fflush_r>
 8006e8e:	68e1      	ldr	r1, [r4, #12]
 8006e90:	4b06      	ldr	r3, [pc, #24]	@ (8006eac <cleanup_stdio+0x3c>)
 8006e92:	4299      	cmp	r1, r3
 8006e94:	d004      	beq.n	8006ea0 <cleanup_stdio+0x30>
 8006e96:	4620      	mov	r0, r4
 8006e98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e9c:	f000 bd92 	b.w	80079c4 <_fflush_r>
 8006ea0:	bd10      	pop	{r4, pc}
 8006ea2:	bf00      	nop
 8006ea4:	2000109c 	.word	0x2000109c
 8006ea8:	20001104 	.word	0x20001104
 8006eac:	2000116c 	.word	0x2000116c

08006eb0 <global_stdio_init.part.0>:
 8006eb0:	b510      	push	{r4, lr}
 8006eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8006ee0 <global_stdio_init.part.0+0x30>)
 8006eb4:	4c0b      	ldr	r4, [pc, #44]	@ (8006ee4 <global_stdio_init.part.0+0x34>)
 8006eb6:	4a0c      	ldr	r2, [pc, #48]	@ (8006ee8 <global_stdio_init.part.0+0x38>)
 8006eb8:	601a      	str	r2, [r3, #0]
 8006eba:	4620      	mov	r0, r4
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	2104      	movs	r1, #4
 8006ec0:	f7ff ff94 	bl	8006dec <std>
 8006ec4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006ec8:	2201      	movs	r2, #1
 8006eca:	2109      	movs	r1, #9
 8006ecc:	f7ff ff8e 	bl	8006dec <std>
 8006ed0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006ed4:	2202      	movs	r2, #2
 8006ed6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006eda:	2112      	movs	r1, #18
 8006edc:	f7ff bf86 	b.w	8006dec <std>
 8006ee0:	200011d4 	.word	0x200011d4
 8006ee4:	2000109c 	.word	0x2000109c
 8006ee8:	08006e59 	.word	0x08006e59

08006eec <__sfp_lock_acquire>:
 8006eec:	4801      	ldr	r0, [pc, #4]	@ (8006ef4 <__sfp_lock_acquire+0x8>)
 8006eee:	f000 b90e 	b.w	800710e <__retarget_lock_acquire_recursive>
 8006ef2:	bf00      	nop
 8006ef4:	200011dd 	.word	0x200011dd

08006ef8 <__sfp_lock_release>:
 8006ef8:	4801      	ldr	r0, [pc, #4]	@ (8006f00 <__sfp_lock_release+0x8>)
 8006efa:	f000 b909 	b.w	8007110 <__retarget_lock_release_recursive>
 8006efe:	bf00      	nop
 8006f00:	200011dd 	.word	0x200011dd

08006f04 <__sinit>:
 8006f04:	b510      	push	{r4, lr}
 8006f06:	4604      	mov	r4, r0
 8006f08:	f7ff fff0 	bl	8006eec <__sfp_lock_acquire>
 8006f0c:	6a23      	ldr	r3, [r4, #32]
 8006f0e:	b11b      	cbz	r3, 8006f18 <__sinit+0x14>
 8006f10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f14:	f7ff bff0 	b.w	8006ef8 <__sfp_lock_release>
 8006f18:	4b04      	ldr	r3, [pc, #16]	@ (8006f2c <__sinit+0x28>)
 8006f1a:	6223      	str	r3, [r4, #32]
 8006f1c:	4b04      	ldr	r3, [pc, #16]	@ (8006f30 <__sinit+0x2c>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d1f5      	bne.n	8006f10 <__sinit+0xc>
 8006f24:	f7ff ffc4 	bl	8006eb0 <global_stdio_init.part.0>
 8006f28:	e7f2      	b.n	8006f10 <__sinit+0xc>
 8006f2a:	bf00      	nop
 8006f2c:	08006e71 	.word	0x08006e71
 8006f30:	200011d4 	.word	0x200011d4

08006f34 <_fwalk_sglue>:
 8006f34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f38:	4607      	mov	r7, r0
 8006f3a:	4688      	mov	r8, r1
 8006f3c:	4614      	mov	r4, r2
 8006f3e:	2600      	movs	r6, #0
 8006f40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f44:	f1b9 0901 	subs.w	r9, r9, #1
 8006f48:	d505      	bpl.n	8006f56 <_fwalk_sglue+0x22>
 8006f4a:	6824      	ldr	r4, [r4, #0]
 8006f4c:	2c00      	cmp	r4, #0
 8006f4e:	d1f7      	bne.n	8006f40 <_fwalk_sglue+0xc>
 8006f50:	4630      	mov	r0, r6
 8006f52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f56:	89ab      	ldrh	r3, [r5, #12]
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d907      	bls.n	8006f6c <_fwalk_sglue+0x38>
 8006f5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f60:	3301      	adds	r3, #1
 8006f62:	d003      	beq.n	8006f6c <_fwalk_sglue+0x38>
 8006f64:	4629      	mov	r1, r5
 8006f66:	4638      	mov	r0, r7
 8006f68:	47c0      	blx	r8
 8006f6a:	4306      	orrs	r6, r0
 8006f6c:	3568      	adds	r5, #104	@ 0x68
 8006f6e:	e7e9      	b.n	8006f44 <_fwalk_sglue+0x10>

08006f70 <iprintf>:
 8006f70:	b40f      	push	{r0, r1, r2, r3}
 8006f72:	b507      	push	{r0, r1, r2, lr}
 8006f74:	4906      	ldr	r1, [pc, #24]	@ (8006f90 <iprintf+0x20>)
 8006f76:	ab04      	add	r3, sp, #16
 8006f78:	6808      	ldr	r0, [r1, #0]
 8006f7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f7e:	6881      	ldr	r1, [r0, #8]
 8006f80:	9301      	str	r3, [sp, #4]
 8006f82:	f000 f9f7 	bl	8007374 <_vfiprintf_r>
 8006f86:	b003      	add	sp, #12
 8006f88:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f8c:	b004      	add	sp, #16
 8006f8e:	4770      	bx	lr
 8006f90:	20000018 	.word	0x20000018

08006f94 <__sread>:
 8006f94:	b510      	push	{r4, lr}
 8006f96:	460c      	mov	r4, r1
 8006f98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f9c:	f000 f868 	bl	8007070 <_read_r>
 8006fa0:	2800      	cmp	r0, #0
 8006fa2:	bfab      	itete	ge
 8006fa4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006fa6:	89a3      	ldrhlt	r3, [r4, #12]
 8006fa8:	181b      	addge	r3, r3, r0
 8006faa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006fae:	bfac      	ite	ge
 8006fb0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006fb2:	81a3      	strhlt	r3, [r4, #12]
 8006fb4:	bd10      	pop	{r4, pc}

08006fb6 <__swrite>:
 8006fb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fba:	461f      	mov	r7, r3
 8006fbc:	898b      	ldrh	r3, [r1, #12]
 8006fbe:	05db      	lsls	r3, r3, #23
 8006fc0:	4605      	mov	r5, r0
 8006fc2:	460c      	mov	r4, r1
 8006fc4:	4616      	mov	r6, r2
 8006fc6:	d505      	bpl.n	8006fd4 <__swrite+0x1e>
 8006fc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fcc:	2302      	movs	r3, #2
 8006fce:	2200      	movs	r2, #0
 8006fd0:	f000 f83c 	bl	800704c <_lseek_r>
 8006fd4:	89a3      	ldrh	r3, [r4, #12]
 8006fd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fda:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006fde:	81a3      	strh	r3, [r4, #12]
 8006fe0:	4632      	mov	r2, r6
 8006fe2:	463b      	mov	r3, r7
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fea:	f000 b853 	b.w	8007094 <_write_r>

08006fee <__sseek>:
 8006fee:	b510      	push	{r4, lr}
 8006ff0:	460c      	mov	r4, r1
 8006ff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ff6:	f000 f829 	bl	800704c <_lseek_r>
 8006ffa:	1c43      	adds	r3, r0, #1
 8006ffc:	89a3      	ldrh	r3, [r4, #12]
 8006ffe:	bf15      	itete	ne
 8007000:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007002:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007006:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800700a:	81a3      	strheq	r3, [r4, #12]
 800700c:	bf18      	it	ne
 800700e:	81a3      	strhne	r3, [r4, #12]
 8007010:	bd10      	pop	{r4, pc}

08007012 <__sclose>:
 8007012:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007016:	f000 b809 	b.w	800702c <_close_r>

0800701a <memset>:
 800701a:	4402      	add	r2, r0
 800701c:	4603      	mov	r3, r0
 800701e:	4293      	cmp	r3, r2
 8007020:	d100      	bne.n	8007024 <memset+0xa>
 8007022:	4770      	bx	lr
 8007024:	f803 1b01 	strb.w	r1, [r3], #1
 8007028:	e7f9      	b.n	800701e <memset+0x4>
	...

0800702c <_close_r>:
 800702c:	b538      	push	{r3, r4, r5, lr}
 800702e:	4d06      	ldr	r5, [pc, #24]	@ (8007048 <_close_r+0x1c>)
 8007030:	2300      	movs	r3, #0
 8007032:	4604      	mov	r4, r0
 8007034:	4608      	mov	r0, r1
 8007036:	602b      	str	r3, [r5, #0]
 8007038:	f7fc fa08 	bl	800344c <_close>
 800703c:	1c43      	adds	r3, r0, #1
 800703e:	d102      	bne.n	8007046 <_close_r+0x1a>
 8007040:	682b      	ldr	r3, [r5, #0]
 8007042:	b103      	cbz	r3, 8007046 <_close_r+0x1a>
 8007044:	6023      	str	r3, [r4, #0]
 8007046:	bd38      	pop	{r3, r4, r5, pc}
 8007048:	200011d8 	.word	0x200011d8

0800704c <_lseek_r>:
 800704c:	b538      	push	{r3, r4, r5, lr}
 800704e:	4d07      	ldr	r5, [pc, #28]	@ (800706c <_lseek_r+0x20>)
 8007050:	4604      	mov	r4, r0
 8007052:	4608      	mov	r0, r1
 8007054:	4611      	mov	r1, r2
 8007056:	2200      	movs	r2, #0
 8007058:	602a      	str	r2, [r5, #0]
 800705a:	461a      	mov	r2, r3
 800705c:	f7fc fa1d 	bl	800349a <_lseek>
 8007060:	1c43      	adds	r3, r0, #1
 8007062:	d102      	bne.n	800706a <_lseek_r+0x1e>
 8007064:	682b      	ldr	r3, [r5, #0]
 8007066:	b103      	cbz	r3, 800706a <_lseek_r+0x1e>
 8007068:	6023      	str	r3, [r4, #0]
 800706a:	bd38      	pop	{r3, r4, r5, pc}
 800706c:	200011d8 	.word	0x200011d8

08007070 <_read_r>:
 8007070:	b538      	push	{r3, r4, r5, lr}
 8007072:	4d07      	ldr	r5, [pc, #28]	@ (8007090 <_read_r+0x20>)
 8007074:	4604      	mov	r4, r0
 8007076:	4608      	mov	r0, r1
 8007078:	4611      	mov	r1, r2
 800707a:	2200      	movs	r2, #0
 800707c:	602a      	str	r2, [r5, #0]
 800707e:	461a      	mov	r2, r3
 8007080:	f7fc f9ab 	bl	80033da <_read>
 8007084:	1c43      	adds	r3, r0, #1
 8007086:	d102      	bne.n	800708e <_read_r+0x1e>
 8007088:	682b      	ldr	r3, [r5, #0]
 800708a:	b103      	cbz	r3, 800708e <_read_r+0x1e>
 800708c:	6023      	str	r3, [r4, #0]
 800708e:	bd38      	pop	{r3, r4, r5, pc}
 8007090:	200011d8 	.word	0x200011d8

08007094 <_write_r>:
 8007094:	b538      	push	{r3, r4, r5, lr}
 8007096:	4d07      	ldr	r5, [pc, #28]	@ (80070b4 <_write_r+0x20>)
 8007098:	4604      	mov	r4, r0
 800709a:	4608      	mov	r0, r1
 800709c:	4611      	mov	r1, r2
 800709e:	2200      	movs	r2, #0
 80070a0:	602a      	str	r2, [r5, #0]
 80070a2:	461a      	mov	r2, r3
 80070a4:	f7fc f9b6 	bl	8003414 <_write>
 80070a8:	1c43      	adds	r3, r0, #1
 80070aa:	d102      	bne.n	80070b2 <_write_r+0x1e>
 80070ac:	682b      	ldr	r3, [r5, #0]
 80070ae:	b103      	cbz	r3, 80070b2 <_write_r+0x1e>
 80070b0:	6023      	str	r3, [r4, #0]
 80070b2:	bd38      	pop	{r3, r4, r5, pc}
 80070b4:	200011d8 	.word	0x200011d8

080070b8 <__errno>:
 80070b8:	4b01      	ldr	r3, [pc, #4]	@ (80070c0 <__errno+0x8>)
 80070ba:	6818      	ldr	r0, [r3, #0]
 80070bc:	4770      	bx	lr
 80070be:	bf00      	nop
 80070c0:	20000018 	.word	0x20000018

080070c4 <__libc_init_array>:
 80070c4:	b570      	push	{r4, r5, r6, lr}
 80070c6:	4d0d      	ldr	r5, [pc, #52]	@ (80070fc <__libc_init_array+0x38>)
 80070c8:	4c0d      	ldr	r4, [pc, #52]	@ (8007100 <__libc_init_array+0x3c>)
 80070ca:	1b64      	subs	r4, r4, r5
 80070cc:	10a4      	asrs	r4, r4, #2
 80070ce:	2600      	movs	r6, #0
 80070d0:	42a6      	cmp	r6, r4
 80070d2:	d109      	bne.n	80070e8 <__libc_init_array+0x24>
 80070d4:	4d0b      	ldr	r5, [pc, #44]	@ (8007104 <__libc_init_array+0x40>)
 80070d6:	4c0c      	ldr	r4, [pc, #48]	@ (8007108 <__libc_init_array+0x44>)
 80070d8:	f000 fdc4 	bl	8007c64 <_init>
 80070dc:	1b64      	subs	r4, r4, r5
 80070de:	10a4      	asrs	r4, r4, #2
 80070e0:	2600      	movs	r6, #0
 80070e2:	42a6      	cmp	r6, r4
 80070e4:	d105      	bne.n	80070f2 <__libc_init_array+0x2e>
 80070e6:	bd70      	pop	{r4, r5, r6, pc}
 80070e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80070ec:	4798      	blx	r3
 80070ee:	3601      	adds	r6, #1
 80070f0:	e7ee      	b.n	80070d0 <__libc_init_array+0xc>
 80070f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80070f6:	4798      	blx	r3
 80070f8:	3601      	adds	r6, #1
 80070fa:	e7f2      	b.n	80070e2 <__libc_init_array+0x1e>
 80070fc:	08007d40 	.word	0x08007d40
 8007100:	08007d40 	.word	0x08007d40
 8007104:	08007d40 	.word	0x08007d40
 8007108:	08007d44 	.word	0x08007d44

0800710c <__retarget_lock_init_recursive>:
 800710c:	4770      	bx	lr

0800710e <__retarget_lock_acquire_recursive>:
 800710e:	4770      	bx	lr

08007110 <__retarget_lock_release_recursive>:
 8007110:	4770      	bx	lr

08007112 <memcpy>:
 8007112:	440a      	add	r2, r1
 8007114:	4291      	cmp	r1, r2
 8007116:	f100 33ff 	add.w	r3, r0, #4294967295
 800711a:	d100      	bne.n	800711e <memcpy+0xc>
 800711c:	4770      	bx	lr
 800711e:	b510      	push	{r4, lr}
 8007120:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007124:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007128:	4291      	cmp	r1, r2
 800712a:	d1f9      	bne.n	8007120 <memcpy+0xe>
 800712c:	bd10      	pop	{r4, pc}
	...

08007130 <_free_r>:
 8007130:	b538      	push	{r3, r4, r5, lr}
 8007132:	4605      	mov	r5, r0
 8007134:	2900      	cmp	r1, #0
 8007136:	d041      	beq.n	80071bc <_free_r+0x8c>
 8007138:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800713c:	1f0c      	subs	r4, r1, #4
 800713e:	2b00      	cmp	r3, #0
 8007140:	bfb8      	it	lt
 8007142:	18e4      	addlt	r4, r4, r3
 8007144:	f000 f8e0 	bl	8007308 <__malloc_lock>
 8007148:	4a1d      	ldr	r2, [pc, #116]	@ (80071c0 <_free_r+0x90>)
 800714a:	6813      	ldr	r3, [r2, #0]
 800714c:	b933      	cbnz	r3, 800715c <_free_r+0x2c>
 800714e:	6063      	str	r3, [r4, #4]
 8007150:	6014      	str	r4, [r2, #0]
 8007152:	4628      	mov	r0, r5
 8007154:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007158:	f000 b8dc 	b.w	8007314 <__malloc_unlock>
 800715c:	42a3      	cmp	r3, r4
 800715e:	d908      	bls.n	8007172 <_free_r+0x42>
 8007160:	6820      	ldr	r0, [r4, #0]
 8007162:	1821      	adds	r1, r4, r0
 8007164:	428b      	cmp	r3, r1
 8007166:	bf01      	itttt	eq
 8007168:	6819      	ldreq	r1, [r3, #0]
 800716a:	685b      	ldreq	r3, [r3, #4]
 800716c:	1809      	addeq	r1, r1, r0
 800716e:	6021      	streq	r1, [r4, #0]
 8007170:	e7ed      	b.n	800714e <_free_r+0x1e>
 8007172:	461a      	mov	r2, r3
 8007174:	685b      	ldr	r3, [r3, #4]
 8007176:	b10b      	cbz	r3, 800717c <_free_r+0x4c>
 8007178:	42a3      	cmp	r3, r4
 800717a:	d9fa      	bls.n	8007172 <_free_r+0x42>
 800717c:	6811      	ldr	r1, [r2, #0]
 800717e:	1850      	adds	r0, r2, r1
 8007180:	42a0      	cmp	r0, r4
 8007182:	d10b      	bne.n	800719c <_free_r+0x6c>
 8007184:	6820      	ldr	r0, [r4, #0]
 8007186:	4401      	add	r1, r0
 8007188:	1850      	adds	r0, r2, r1
 800718a:	4283      	cmp	r3, r0
 800718c:	6011      	str	r1, [r2, #0]
 800718e:	d1e0      	bne.n	8007152 <_free_r+0x22>
 8007190:	6818      	ldr	r0, [r3, #0]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	6053      	str	r3, [r2, #4]
 8007196:	4408      	add	r0, r1
 8007198:	6010      	str	r0, [r2, #0]
 800719a:	e7da      	b.n	8007152 <_free_r+0x22>
 800719c:	d902      	bls.n	80071a4 <_free_r+0x74>
 800719e:	230c      	movs	r3, #12
 80071a0:	602b      	str	r3, [r5, #0]
 80071a2:	e7d6      	b.n	8007152 <_free_r+0x22>
 80071a4:	6820      	ldr	r0, [r4, #0]
 80071a6:	1821      	adds	r1, r4, r0
 80071a8:	428b      	cmp	r3, r1
 80071aa:	bf04      	itt	eq
 80071ac:	6819      	ldreq	r1, [r3, #0]
 80071ae:	685b      	ldreq	r3, [r3, #4]
 80071b0:	6063      	str	r3, [r4, #4]
 80071b2:	bf04      	itt	eq
 80071b4:	1809      	addeq	r1, r1, r0
 80071b6:	6021      	streq	r1, [r4, #0]
 80071b8:	6054      	str	r4, [r2, #4]
 80071ba:	e7ca      	b.n	8007152 <_free_r+0x22>
 80071bc:	bd38      	pop	{r3, r4, r5, pc}
 80071be:	bf00      	nop
 80071c0:	200011e4 	.word	0x200011e4

080071c4 <sbrk_aligned>:
 80071c4:	b570      	push	{r4, r5, r6, lr}
 80071c6:	4e0f      	ldr	r6, [pc, #60]	@ (8007204 <sbrk_aligned+0x40>)
 80071c8:	460c      	mov	r4, r1
 80071ca:	6831      	ldr	r1, [r6, #0]
 80071cc:	4605      	mov	r5, r0
 80071ce:	b911      	cbnz	r1, 80071d6 <sbrk_aligned+0x12>
 80071d0:	f000 fcb4 	bl	8007b3c <_sbrk_r>
 80071d4:	6030      	str	r0, [r6, #0]
 80071d6:	4621      	mov	r1, r4
 80071d8:	4628      	mov	r0, r5
 80071da:	f000 fcaf 	bl	8007b3c <_sbrk_r>
 80071de:	1c43      	adds	r3, r0, #1
 80071e0:	d103      	bne.n	80071ea <sbrk_aligned+0x26>
 80071e2:	f04f 34ff 	mov.w	r4, #4294967295
 80071e6:	4620      	mov	r0, r4
 80071e8:	bd70      	pop	{r4, r5, r6, pc}
 80071ea:	1cc4      	adds	r4, r0, #3
 80071ec:	f024 0403 	bic.w	r4, r4, #3
 80071f0:	42a0      	cmp	r0, r4
 80071f2:	d0f8      	beq.n	80071e6 <sbrk_aligned+0x22>
 80071f4:	1a21      	subs	r1, r4, r0
 80071f6:	4628      	mov	r0, r5
 80071f8:	f000 fca0 	bl	8007b3c <_sbrk_r>
 80071fc:	3001      	adds	r0, #1
 80071fe:	d1f2      	bne.n	80071e6 <sbrk_aligned+0x22>
 8007200:	e7ef      	b.n	80071e2 <sbrk_aligned+0x1e>
 8007202:	bf00      	nop
 8007204:	200011e0 	.word	0x200011e0

08007208 <_malloc_r>:
 8007208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800720c:	1ccd      	adds	r5, r1, #3
 800720e:	f025 0503 	bic.w	r5, r5, #3
 8007212:	3508      	adds	r5, #8
 8007214:	2d0c      	cmp	r5, #12
 8007216:	bf38      	it	cc
 8007218:	250c      	movcc	r5, #12
 800721a:	2d00      	cmp	r5, #0
 800721c:	4606      	mov	r6, r0
 800721e:	db01      	blt.n	8007224 <_malloc_r+0x1c>
 8007220:	42a9      	cmp	r1, r5
 8007222:	d904      	bls.n	800722e <_malloc_r+0x26>
 8007224:	230c      	movs	r3, #12
 8007226:	6033      	str	r3, [r6, #0]
 8007228:	2000      	movs	r0, #0
 800722a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800722e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007304 <_malloc_r+0xfc>
 8007232:	f000 f869 	bl	8007308 <__malloc_lock>
 8007236:	f8d8 3000 	ldr.w	r3, [r8]
 800723a:	461c      	mov	r4, r3
 800723c:	bb44      	cbnz	r4, 8007290 <_malloc_r+0x88>
 800723e:	4629      	mov	r1, r5
 8007240:	4630      	mov	r0, r6
 8007242:	f7ff ffbf 	bl	80071c4 <sbrk_aligned>
 8007246:	1c43      	adds	r3, r0, #1
 8007248:	4604      	mov	r4, r0
 800724a:	d158      	bne.n	80072fe <_malloc_r+0xf6>
 800724c:	f8d8 4000 	ldr.w	r4, [r8]
 8007250:	4627      	mov	r7, r4
 8007252:	2f00      	cmp	r7, #0
 8007254:	d143      	bne.n	80072de <_malloc_r+0xd6>
 8007256:	2c00      	cmp	r4, #0
 8007258:	d04b      	beq.n	80072f2 <_malloc_r+0xea>
 800725a:	6823      	ldr	r3, [r4, #0]
 800725c:	4639      	mov	r1, r7
 800725e:	4630      	mov	r0, r6
 8007260:	eb04 0903 	add.w	r9, r4, r3
 8007264:	f000 fc6a 	bl	8007b3c <_sbrk_r>
 8007268:	4581      	cmp	r9, r0
 800726a:	d142      	bne.n	80072f2 <_malloc_r+0xea>
 800726c:	6821      	ldr	r1, [r4, #0]
 800726e:	1a6d      	subs	r5, r5, r1
 8007270:	4629      	mov	r1, r5
 8007272:	4630      	mov	r0, r6
 8007274:	f7ff ffa6 	bl	80071c4 <sbrk_aligned>
 8007278:	3001      	adds	r0, #1
 800727a:	d03a      	beq.n	80072f2 <_malloc_r+0xea>
 800727c:	6823      	ldr	r3, [r4, #0]
 800727e:	442b      	add	r3, r5
 8007280:	6023      	str	r3, [r4, #0]
 8007282:	f8d8 3000 	ldr.w	r3, [r8]
 8007286:	685a      	ldr	r2, [r3, #4]
 8007288:	bb62      	cbnz	r2, 80072e4 <_malloc_r+0xdc>
 800728a:	f8c8 7000 	str.w	r7, [r8]
 800728e:	e00f      	b.n	80072b0 <_malloc_r+0xa8>
 8007290:	6822      	ldr	r2, [r4, #0]
 8007292:	1b52      	subs	r2, r2, r5
 8007294:	d420      	bmi.n	80072d8 <_malloc_r+0xd0>
 8007296:	2a0b      	cmp	r2, #11
 8007298:	d917      	bls.n	80072ca <_malloc_r+0xc2>
 800729a:	1961      	adds	r1, r4, r5
 800729c:	42a3      	cmp	r3, r4
 800729e:	6025      	str	r5, [r4, #0]
 80072a0:	bf18      	it	ne
 80072a2:	6059      	strne	r1, [r3, #4]
 80072a4:	6863      	ldr	r3, [r4, #4]
 80072a6:	bf08      	it	eq
 80072a8:	f8c8 1000 	streq.w	r1, [r8]
 80072ac:	5162      	str	r2, [r4, r5]
 80072ae:	604b      	str	r3, [r1, #4]
 80072b0:	4630      	mov	r0, r6
 80072b2:	f000 f82f 	bl	8007314 <__malloc_unlock>
 80072b6:	f104 000b 	add.w	r0, r4, #11
 80072ba:	1d23      	adds	r3, r4, #4
 80072bc:	f020 0007 	bic.w	r0, r0, #7
 80072c0:	1ac2      	subs	r2, r0, r3
 80072c2:	bf1c      	itt	ne
 80072c4:	1a1b      	subne	r3, r3, r0
 80072c6:	50a3      	strne	r3, [r4, r2]
 80072c8:	e7af      	b.n	800722a <_malloc_r+0x22>
 80072ca:	6862      	ldr	r2, [r4, #4]
 80072cc:	42a3      	cmp	r3, r4
 80072ce:	bf0c      	ite	eq
 80072d0:	f8c8 2000 	streq.w	r2, [r8]
 80072d4:	605a      	strne	r2, [r3, #4]
 80072d6:	e7eb      	b.n	80072b0 <_malloc_r+0xa8>
 80072d8:	4623      	mov	r3, r4
 80072da:	6864      	ldr	r4, [r4, #4]
 80072dc:	e7ae      	b.n	800723c <_malloc_r+0x34>
 80072de:	463c      	mov	r4, r7
 80072e0:	687f      	ldr	r7, [r7, #4]
 80072e2:	e7b6      	b.n	8007252 <_malloc_r+0x4a>
 80072e4:	461a      	mov	r2, r3
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	42a3      	cmp	r3, r4
 80072ea:	d1fb      	bne.n	80072e4 <_malloc_r+0xdc>
 80072ec:	2300      	movs	r3, #0
 80072ee:	6053      	str	r3, [r2, #4]
 80072f0:	e7de      	b.n	80072b0 <_malloc_r+0xa8>
 80072f2:	230c      	movs	r3, #12
 80072f4:	6033      	str	r3, [r6, #0]
 80072f6:	4630      	mov	r0, r6
 80072f8:	f000 f80c 	bl	8007314 <__malloc_unlock>
 80072fc:	e794      	b.n	8007228 <_malloc_r+0x20>
 80072fe:	6005      	str	r5, [r0, #0]
 8007300:	e7d6      	b.n	80072b0 <_malloc_r+0xa8>
 8007302:	bf00      	nop
 8007304:	200011e4 	.word	0x200011e4

08007308 <__malloc_lock>:
 8007308:	4801      	ldr	r0, [pc, #4]	@ (8007310 <__malloc_lock+0x8>)
 800730a:	f7ff bf00 	b.w	800710e <__retarget_lock_acquire_recursive>
 800730e:	bf00      	nop
 8007310:	200011dc 	.word	0x200011dc

08007314 <__malloc_unlock>:
 8007314:	4801      	ldr	r0, [pc, #4]	@ (800731c <__malloc_unlock+0x8>)
 8007316:	f7ff befb 	b.w	8007110 <__retarget_lock_release_recursive>
 800731a:	bf00      	nop
 800731c:	200011dc 	.word	0x200011dc

08007320 <__sfputc_r>:
 8007320:	6893      	ldr	r3, [r2, #8]
 8007322:	3b01      	subs	r3, #1
 8007324:	2b00      	cmp	r3, #0
 8007326:	b410      	push	{r4}
 8007328:	6093      	str	r3, [r2, #8]
 800732a:	da08      	bge.n	800733e <__sfputc_r+0x1e>
 800732c:	6994      	ldr	r4, [r2, #24]
 800732e:	42a3      	cmp	r3, r4
 8007330:	db01      	blt.n	8007336 <__sfputc_r+0x16>
 8007332:	290a      	cmp	r1, #10
 8007334:	d103      	bne.n	800733e <__sfputc_r+0x1e>
 8007336:	f85d 4b04 	ldr.w	r4, [sp], #4
 800733a:	f000 bb6b 	b.w	8007a14 <__swbuf_r>
 800733e:	6813      	ldr	r3, [r2, #0]
 8007340:	1c58      	adds	r0, r3, #1
 8007342:	6010      	str	r0, [r2, #0]
 8007344:	7019      	strb	r1, [r3, #0]
 8007346:	4608      	mov	r0, r1
 8007348:	f85d 4b04 	ldr.w	r4, [sp], #4
 800734c:	4770      	bx	lr

0800734e <__sfputs_r>:
 800734e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007350:	4606      	mov	r6, r0
 8007352:	460f      	mov	r7, r1
 8007354:	4614      	mov	r4, r2
 8007356:	18d5      	adds	r5, r2, r3
 8007358:	42ac      	cmp	r4, r5
 800735a:	d101      	bne.n	8007360 <__sfputs_r+0x12>
 800735c:	2000      	movs	r0, #0
 800735e:	e007      	b.n	8007370 <__sfputs_r+0x22>
 8007360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007364:	463a      	mov	r2, r7
 8007366:	4630      	mov	r0, r6
 8007368:	f7ff ffda 	bl	8007320 <__sfputc_r>
 800736c:	1c43      	adds	r3, r0, #1
 800736e:	d1f3      	bne.n	8007358 <__sfputs_r+0xa>
 8007370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007374 <_vfiprintf_r>:
 8007374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007378:	460d      	mov	r5, r1
 800737a:	b09d      	sub	sp, #116	@ 0x74
 800737c:	4614      	mov	r4, r2
 800737e:	4698      	mov	r8, r3
 8007380:	4606      	mov	r6, r0
 8007382:	b118      	cbz	r0, 800738c <_vfiprintf_r+0x18>
 8007384:	6a03      	ldr	r3, [r0, #32]
 8007386:	b90b      	cbnz	r3, 800738c <_vfiprintf_r+0x18>
 8007388:	f7ff fdbc 	bl	8006f04 <__sinit>
 800738c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800738e:	07d9      	lsls	r1, r3, #31
 8007390:	d405      	bmi.n	800739e <_vfiprintf_r+0x2a>
 8007392:	89ab      	ldrh	r3, [r5, #12]
 8007394:	059a      	lsls	r2, r3, #22
 8007396:	d402      	bmi.n	800739e <_vfiprintf_r+0x2a>
 8007398:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800739a:	f7ff feb8 	bl	800710e <__retarget_lock_acquire_recursive>
 800739e:	89ab      	ldrh	r3, [r5, #12]
 80073a0:	071b      	lsls	r3, r3, #28
 80073a2:	d501      	bpl.n	80073a8 <_vfiprintf_r+0x34>
 80073a4:	692b      	ldr	r3, [r5, #16]
 80073a6:	b99b      	cbnz	r3, 80073d0 <_vfiprintf_r+0x5c>
 80073a8:	4629      	mov	r1, r5
 80073aa:	4630      	mov	r0, r6
 80073ac:	f000 fb70 	bl	8007a90 <__swsetup_r>
 80073b0:	b170      	cbz	r0, 80073d0 <_vfiprintf_r+0x5c>
 80073b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80073b4:	07dc      	lsls	r4, r3, #31
 80073b6:	d504      	bpl.n	80073c2 <_vfiprintf_r+0x4e>
 80073b8:	f04f 30ff 	mov.w	r0, #4294967295
 80073bc:	b01d      	add	sp, #116	@ 0x74
 80073be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073c2:	89ab      	ldrh	r3, [r5, #12]
 80073c4:	0598      	lsls	r0, r3, #22
 80073c6:	d4f7      	bmi.n	80073b8 <_vfiprintf_r+0x44>
 80073c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80073ca:	f7ff fea1 	bl	8007110 <__retarget_lock_release_recursive>
 80073ce:	e7f3      	b.n	80073b8 <_vfiprintf_r+0x44>
 80073d0:	2300      	movs	r3, #0
 80073d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80073d4:	2320      	movs	r3, #32
 80073d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80073da:	f8cd 800c 	str.w	r8, [sp, #12]
 80073de:	2330      	movs	r3, #48	@ 0x30
 80073e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007590 <_vfiprintf_r+0x21c>
 80073e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80073e8:	f04f 0901 	mov.w	r9, #1
 80073ec:	4623      	mov	r3, r4
 80073ee:	469a      	mov	sl, r3
 80073f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073f4:	b10a      	cbz	r2, 80073fa <_vfiprintf_r+0x86>
 80073f6:	2a25      	cmp	r2, #37	@ 0x25
 80073f8:	d1f9      	bne.n	80073ee <_vfiprintf_r+0x7a>
 80073fa:	ebba 0b04 	subs.w	fp, sl, r4
 80073fe:	d00b      	beq.n	8007418 <_vfiprintf_r+0xa4>
 8007400:	465b      	mov	r3, fp
 8007402:	4622      	mov	r2, r4
 8007404:	4629      	mov	r1, r5
 8007406:	4630      	mov	r0, r6
 8007408:	f7ff ffa1 	bl	800734e <__sfputs_r>
 800740c:	3001      	adds	r0, #1
 800740e:	f000 80a7 	beq.w	8007560 <_vfiprintf_r+0x1ec>
 8007412:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007414:	445a      	add	r2, fp
 8007416:	9209      	str	r2, [sp, #36]	@ 0x24
 8007418:	f89a 3000 	ldrb.w	r3, [sl]
 800741c:	2b00      	cmp	r3, #0
 800741e:	f000 809f 	beq.w	8007560 <_vfiprintf_r+0x1ec>
 8007422:	2300      	movs	r3, #0
 8007424:	f04f 32ff 	mov.w	r2, #4294967295
 8007428:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800742c:	f10a 0a01 	add.w	sl, sl, #1
 8007430:	9304      	str	r3, [sp, #16]
 8007432:	9307      	str	r3, [sp, #28]
 8007434:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007438:	931a      	str	r3, [sp, #104]	@ 0x68
 800743a:	4654      	mov	r4, sl
 800743c:	2205      	movs	r2, #5
 800743e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007442:	4853      	ldr	r0, [pc, #332]	@ (8007590 <_vfiprintf_r+0x21c>)
 8007444:	f7f8 fec4 	bl	80001d0 <memchr>
 8007448:	9a04      	ldr	r2, [sp, #16]
 800744a:	b9d8      	cbnz	r0, 8007484 <_vfiprintf_r+0x110>
 800744c:	06d1      	lsls	r1, r2, #27
 800744e:	bf44      	itt	mi
 8007450:	2320      	movmi	r3, #32
 8007452:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007456:	0713      	lsls	r3, r2, #28
 8007458:	bf44      	itt	mi
 800745a:	232b      	movmi	r3, #43	@ 0x2b
 800745c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007460:	f89a 3000 	ldrb.w	r3, [sl]
 8007464:	2b2a      	cmp	r3, #42	@ 0x2a
 8007466:	d015      	beq.n	8007494 <_vfiprintf_r+0x120>
 8007468:	9a07      	ldr	r2, [sp, #28]
 800746a:	4654      	mov	r4, sl
 800746c:	2000      	movs	r0, #0
 800746e:	f04f 0c0a 	mov.w	ip, #10
 8007472:	4621      	mov	r1, r4
 8007474:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007478:	3b30      	subs	r3, #48	@ 0x30
 800747a:	2b09      	cmp	r3, #9
 800747c:	d94b      	bls.n	8007516 <_vfiprintf_r+0x1a2>
 800747e:	b1b0      	cbz	r0, 80074ae <_vfiprintf_r+0x13a>
 8007480:	9207      	str	r2, [sp, #28]
 8007482:	e014      	b.n	80074ae <_vfiprintf_r+0x13a>
 8007484:	eba0 0308 	sub.w	r3, r0, r8
 8007488:	fa09 f303 	lsl.w	r3, r9, r3
 800748c:	4313      	orrs	r3, r2
 800748e:	9304      	str	r3, [sp, #16]
 8007490:	46a2      	mov	sl, r4
 8007492:	e7d2      	b.n	800743a <_vfiprintf_r+0xc6>
 8007494:	9b03      	ldr	r3, [sp, #12]
 8007496:	1d19      	adds	r1, r3, #4
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	9103      	str	r1, [sp, #12]
 800749c:	2b00      	cmp	r3, #0
 800749e:	bfbb      	ittet	lt
 80074a0:	425b      	neglt	r3, r3
 80074a2:	f042 0202 	orrlt.w	r2, r2, #2
 80074a6:	9307      	strge	r3, [sp, #28]
 80074a8:	9307      	strlt	r3, [sp, #28]
 80074aa:	bfb8      	it	lt
 80074ac:	9204      	strlt	r2, [sp, #16]
 80074ae:	7823      	ldrb	r3, [r4, #0]
 80074b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80074b2:	d10a      	bne.n	80074ca <_vfiprintf_r+0x156>
 80074b4:	7863      	ldrb	r3, [r4, #1]
 80074b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80074b8:	d132      	bne.n	8007520 <_vfiprintf_r+0x1ac>
 80074ba:	9b03      	ldr	r3, [sp, #12]
 80074bc:	1d1a      	adds	r2, r3, #4
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	9203      	str	r2, [sp, #12]
 80074c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80074c6:	3402      	adds	r4, #2
 80074c8:	9305      	str	r3, [sp, #20]
 80074ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80075a0 <_vfiprintf_r+0x22c>
 80074ce:	7821      	ldrb	r1, [r4, #0]
 80074d0:	2203      	movs	r2, #3
 80074d2:	4650      	mov	r0, sl
 80074d4:	f7f8 fe7c 	bl	80001d0 <memchr>
 80074d8:	b138      	cbz	r0, 80074ea <_vfiprintf_r+0x176>
 80074da:	9b04      	ldr	r3, [sp, #16]
 80074dc:	eba0 000a 	sub.w	r0, r0, sl
 80074e0:	2240      	movs	r2, #64	@ 0x40
 80074e2:	4082      	lsls	r2, r0
 80074e4:	4313      	orrs	r3, r2
 80074e6:	3401      	adds	r4, #1
 80074e8:	9304      	str	r3, [sp, #16]
 80074ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074ee:	4829      	ldr	r0, [pc, #164]	@ (8007594 <_vfiprintf_r+0x220>)
 80074f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074f4:	2206      	movs	r2, #6
 80074f6:	f7f8 fe6b 	bl	80001d0 <memchr>
 80074fa:	2800      	cmp	r0, #0
 80074fc:	d03f      	beq.n	800757e <_vfiprintf_r+0x20a>
 80074fe:	4b26      	ldr	r3, [pc, #152]	@ (8007598 <_vfiprintf_r+0x224>)
 8007500:	bb1b      	cbnz	r3, 800754a <_vfiprintf_r+0x1d6>
 8007502:	9b03      	ldr	r3, [sp, #12]
 8007504:	3307      	adds	r3, #7
 8007506:	f023 0307 	bic.w	r3, r3, #7
 800750a:	3308      	adds	r3, #8
 800750c:	9303      	str	r3, [sp, #12]
 800750e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007510:	443b      	add	r3, r7
 8007512:	9309      	str	r3, [sp, #36]	@ 0x24
 8007514:	e76a      	b.n	80073ec <_vfiprintf_r+0x78>
 8007516:	fb0c 3202 	mla	r2, ip, r2, r3
 800751a:	460c      	mov	r4, r1
 800751c:	2001      	movs	r0, #1
 800751e:	e7a8      	b.n	8007472 <_vfiprintf_r+0xfe>
 8007520:	2300      	movs	r3, #0
 8007522:	3401      	adds	r4, #1
 8007524:	9305      	str	r3, [sp, #20]
 8007526:	4619      	mov	r1, r3
 8007528:	f04f 0c0a 	mov.w	ip, #10
 800752c:	4620      	mov	r0, r4
 800752e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007532:	3a30      	subs	r2, #48	@ 0x30
 8007534:	2a09      	cmp	r2, #9
 8007536:	d903      	bls.n	8007540 <_vfiprintf_r+0x1cc>
 8007538:	2b00      	cmp	r3, #0
 800753a:	d0c6      	beq.n	80074ca <_vfiprintf_r+0x156>
 800753c:	9105      	str	r1, [sp, #20]
 800753e:	e7c4      	b.n	80074ca <_vfiprintf_r+0x156>
 8007540:	fb0c 2101 	mla	r1, ip, r1, r2
 8007544:	4604      	mov	r4, r0
 8007546:	2301      	movs	r3, #1
 8007548:	e7f0      	b.n	800752c <_vfiprintf_r+0x1b8>
 800754a:	ab03      	add	r3, sp, #12
 800754c:	9300      	str	r3, [sp, #0]
 800754e:	462a      	mov	r2, r5
 8007550:	4b12      	ldr	r3, [pc, #72]	@ (800759c <_vfiprintf_r+0x228>)
 8007552:	a904      	add	r1, sp, #16
 8007554:	4630      	mov	r0, r6
 8007556:	f3af 8000 	nop.w
 800755a:	4607      	mov	r7, r0
 800755c:	1c78      	adds	r0, r7, #1
 800755e:	d1d6      	bne.n	800750e <_vfiprintf_r+0x19a>
 8007560:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007562:	07d9      	lsls	r1, r3, #31
 8007564:	d405      	bmi.n	8007572 <_vfiprintf_r+0x1fe>
 8007566:	89ab      	ldrh	r3, [r5, #12]
 8007568:	059a      	lsls	r2, r3, #22
 800756a:	d402      	bmi.n	8007572 <_vfiprintf_r+0x1fe>
 800756c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800756e:	f7ff fdcf 	bl	8007110 <__retarget_lock_release_recursive>
 8007572:	89ab      	ldrh	r3, [r5, #12]
 8007574:	065b      	lsls	r3, r3, #25
 8007576:	f53f af1f 	bmi.w	80073b8 <_vfiprintf_r+0x44>
 800757a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800757c:	e71e      	b.n	80073bc <_vfiprintf_r+0x48>
 800757e:	ab03      	add	r3, sp, #12
 8007580:	9300      	str	r3, [sp, #0]
 8007582:	462a      	mov	r2, r5
 8007584:	4b05      	ldr	r3, [pc, #20]	@ (800759c <_vfiprintf_r+0x228>)
 8007586:	a904      	add	r1, sp, #16
 8007588:	4630      	mov	r0, r6
 800758a:	f000 f879 	bl	8007680 <_printf_i>
 800758e:	e7e4      	b.n	800755a <_vfiprintf_r+0x1e6>
 8007590:	08007d04 	.word	0x08007d04
 8007594:	08007d0e 	.word	0x08007d0e
 8007598:	00000000 	.word	0x00000000
 800759c:	0800734f 	.word	0x0800734f
 80075a0:	08007d0a 	.word	0x08007d0a

080075a4 <_printf_common>:
 80075a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075a8:	4616      	mov	r6, r2
 80075aa:	4698      	mov	r8, r3
 80075ac:	688a      	ldr	r2, [r1, #8]
 80075ae:	690b      	ldr	r3, [r1, #16]
 80075b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80075b4:	4293      	cmp	r3, r2
 80075b6:	bfb8      	it	lt
 80075b8:	4613      	movlt	r3, r2
 80075ba:	6033      	str	r3, [r6, #0]
 80075bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80075c0:	4607      	mov	r7, r0
 80075c2:	460c      	mov	r4, r1
 80075c4:	b10a      	cbz	r2, 80075ca <_printf_common+0x26>
 80075c6:	3301      	adds	r3, #1
 80075c8:	6033      	str	r3, [r6, #0]
 80075ca:	6823      	ldr	r3, [r4, #0]
 80075cc:	0699      	lsls	r1, r3, #26
 80075ce:	bf42      	ittt	mi
 80075d0:	6833      	ldrmi	r3, [r6, #0]
 80075d2:	3302      	addmi	r3, #2
 80075d4:	6033      	strmi	r3, [r6, #0]
 80075d6:	6825      	ldr	r5, [r4, #0]
 80075d8:	f015 0506 	ands.w	r5, r5, #6
 80075dc:	d106      	bne.n	80075ec <_printf_common+0x48>
 80075de:	f104 0a19 	add.w	sl, r4, #25
 80075e2:	68e3      	ldr	r3, [r4, #12]
 80075e4:	6832      	ldr	r2, [r6, #0]
 80075e6:	1a9b      	subs	r3, r3, r2
 80075e8:	42ab      	cmp	r3, r5
 80075ea:	dc26      	bgt.n	800763a <_printf_common+0x96>
 80075ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80075f0:	6822      	ldr	r2, [r4, #0]
 80075f2:	3b00      	subs	r3, #0
 80075f4:	bf18      	it	ne
 80075f6:	2301      	movne	r3, #1
 80075f8:	0692      	lsls	r2, r2, #26
 80075fa:	d42b      	bmi.n	8007654 <_printf_common+0xb0>
 80075fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007600:	4641      	mov	r1, r8
 8007602:	4638      	mov	r0, r7
 8007604:	47c8      	blx	r9
 8007606:	3001      	adds	r0, #1
 8007608:	d01e      	beq.n	8007648 <_printf_common+0xa4>
 800760a:	6823      	ldr	r3, [r4, #0]
 800760c:	6922      	ldr	r2, [r4, #16]
 800760e:	f003 0306 	and.w	r3, r3, #6
 8007612:	2b04      	cmp	r3, #4
 8007614:	bf02      	ittt	eq
 8007616:	68e5      	ldreq	r5, [r4, #12]
 8007618:	6833      	ldreq	r3, [r6, #0]
 800761a:	1aed      	subeq	r5, r5, r3
 800761c:	68a3      	ldr	r3, [r4, #8]
 800761e:	bf0c      	ite	eq
 8007620:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007624:	2500      	movne	r5, #0
 8007626:	4293      	cmp	r3, r2
 8007628:	bfc4      	itt	gt
 800762a:	1a9b      	subgt	r3, r3, r2
 800762c:	18ed      	addgt	r5, r5, r3
 800762e:	2600      	movs	r6, #0
 8007630:	341a      	adds	r4, #26
 8007632:	42b5      	cmp	r5, r6
 8007634:	d11a      	bne.n	800766c <_printf_common+0xc8>
 8007636:	2000      	movs	r0, #0
 8007638:	e008      	b.n	800764c <_printf_common+0xa8>
 800763a:	2301      	movs	r3, #1
 800763c:	4652      	mov	r2, sl
 800763e:	4641      	mov	r1, r8
 8007640:	4638      	mov	r0, r7
 8007642:	47c8      	blx	r9
 8007644:	3001      	adds	r0, #1
 8007646:	d103      	bne.n	8007650 <_printf_common+0xac>
 8007648:	f04f 30ff 	mov.w	r0, #4294967295
 800764c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007650:	3501      	adds	r5, #1
 8007652:	e7c6      	b.n	80075e2 <_printf_common+0x3e>
 8007654:	18e1      	adds	r1, r4, r3
 8007656:	1c5a      	adds	r2, r3, #1
 8007658:	2030      	movs	r0, #48	@ 0x30
 800765a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800765e:	4422      	add	r2, r4
 8007660:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007664:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007668:	3302      	adds	r3, #2
 800766a:	e7c7      	b.n	80075fc <_printf_common+0x58>
 800766c:	2301      	movs	r3, #1
 800766e:	4622      	mov	r2, r4
 8007670:	4641      	mov	r1, r8
 8007672:	4638      	mov	r0, r7
 8007674:	47c8      	blx	r9
 8007676:	3001      	adds	r0, #1
 8007678:	d0e6      	beq.n	8007648 <_printf_common+0xa4>
 800767a:	3601      	adds	r6, #1
 800767c:	e7d9      	b.n	8007632 <_printf_common+0x8e>
	...

08007680 <_printf_i>:
 8007680:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007684:	7e0f      	ldrb	r7, [r1, #24]
 8007686:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007688:	2f78      	cmp	r7, #120	@ 0x78
 800768a:	4691      	mov	r9, r2
 800768c:	4680      	mov	r8, r0
 800768e:	460c      	mov	r4, r1
 8007690:	469a      	mov	sl, r3
 8007692:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007696:	d807      	bhi.n	80076a8 <_printf_i+0x28>
 8007698:	2f62      	cmp	r7, #98	@ 0x62
 800769a:	d80a      	bhi.n	80076b2 <_printf_i+0x32>
 800769c:	2f00      	cmp	r7, #0
 800769e:	f000 80d1 	beq.w	8007844 <_printf_i+0x1c4>
 80076a2:	2f58      	cmp	r7, #88	@ 0x58
 80076a4:	f000 80b8 	beq.w	8007818 <_printf_i+0x198>
 80076a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80076b0:	e03a      	b.n	8007728 <_printf_i+0xa8>
 80076b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80076b6:	2b15      	cmp	r3, #21
 80076b8:	d8f6      	bhi.n	80076a8 <_printf_i+0x28>
 80076ba:	a101      	add	r1, pc, #4	@ (adr r1, 80076c0 <_printf_i+0x40>)
 80076bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80076c0:	08007719 	.word	0x08007719
 80076c4:	0800772d 	.word	0x0800772d
 80076c8:	080076a9 	.word	0x080076a9
 80076cc:	080076a9 	.word	0x080076a9
 80076d0:	080076a9 	.word	0x080076a9
 80076d4:	080076a9 	.word	0x080076a9
 80076d8:	0800772d 	.word	0x0800772d
 80076dc:	080076a9 	.word	0x080076a9
 80076e0:	080076a9 	.word	0x080076a9
 80076e4:	080076a9 	.word	0x080076a9
 80076e8:	080076a9 	.word	0x080076a9
 80076ec:	0800782b 	.word	0x0800782b
 80076f0:	08007757 	.word	0x08007757
 80076f4:	080077e5 	.word	0x080077e5
 80076f8:	080076a9 	.word	0x080076a9
 80076fc:	080076a9 	.word	0x080076a9
 8007700:	0800784d 	.word	0x0800784d
 8007704:	080076a9 	.word	0x080076a9
 8007708:	08007757 	.word	0x08007757
 800770c:	080076a9 	.word	0x080076a9
 8007710:	080076a9 	.word	0x080076a9
 8007714:	080077ed 	.word	0x080077ed
 8007718:	6833      	ldr	r3, [r6, #0]
 800771a:	1d1a      	adds	r2, r3, #4
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	6032      	str	r2, [r6, #0]
 8007720:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007724:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007728:	2301      	movs	r3, #1
 800772a:	e09c      	b.n	8007866 <_printf_i+0x1e6>
 800772c:	6833      	ldr	r3, [r6, #0]
 800772e:	6820      	ldr	r0, [r4, #0]
 8007730:	1d19      	adds	r1, r3, #4
 8007732:	6031      	str	r1, [r6, #0]
 8007734:	0606      	lsls	r6, r0, #24
 8007736:	d501      	bpl.n	800773c <_printf_i+0xbc>
 8007738:	681d      	ldr	r5, [r3, #0]
 800773a:	e003      	b.n	8007744 <_printf_i+0xc4>
 800773c:	0645      	lsls	r5, r0, #25
 800773e:	d5fb      	bpl.n	8007738 <_printf_i+0xb8>
 8007740:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007744:	2d00      	cmp	r5, #0
 8007746:	da03      	bge.n	8007750 <_printf_i+0xd0>
 8007748:	232d      	movs	r3, #45	@ 0x2d
 800774a:	426d      	negs	r5, r5
 800774c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007750:	4858      	ldr	r0, [pc, #352]	@ (80078b4 <_printf_i+0x234>)
 8007752:	230a      	movs	r3, #10
 8007754:	e011      	b.n	800777a <_printf_i+0xfa>
 8007756:	6821      	ldr	r1, [r4, #0]
 8007758:	6833      	ldr	r3, [r6, #0]
 800775a:	0608      	lsls	r0, r1, #24
 800775c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007760:	d402      	bmi.n	8007768 <_printf_i+0xe8>
 8007762:	0649      	lsls	r1, r1, #25
 8007764:	bf48      	it	mi
 8007766:	b2ad      	uxthmi	r5, r5
 8007768:	2f6f      	cmp	r7, #111	@ 0x6f
 800776a:	4852      	ldr	r0, [pc, #328]	@ (80078b4 <_printf_i+0x234>)
 800776c:	6033      	str	r3, [r6, #0]
 800776e:	bf14      	ite	ne
 8007770:	230a      	movne	r3, #10
 8007772:	2308      	moveq	r3, #8
 8007774:	2100      	movs	r1, #0
 8007776:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800777a:	6866      	ldr	r6, [r4, #4]
 800777c:	60a6      	str	r6, [r4, #8]
 800777e:	2e00      	cmp	r6, #0
 8007780:	db05      	blt.n	800778e <_printf_i+0x10e>
 8007782:	6821      	ldr	r1, [r4, #0]
 8007784:	432e      	orrs	r6, r5
 8007786:	f021 0104 	bic.w	r1, r1, #4
 800778a:	6021      	str	r1, [r4, #0]
 800778c:	d04b      	beq.n	8007826 <_printf_i+0x1a6>
 800778e:	4616      	mov	r6, r2
 8007790:	fbb5 f1f3 	udiv	r1, r5, r3
 8007794:	fb03 5711 	mls	r7, r3, r1, r5
 8007798:	5dc7      	ldrb	r7, [r0, r7]
 800779a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800779e:	462f      	mov	r7, r5
 80077a0:	42bb      	cmp	r3, r7
 80077a2:	460d      	mov	r5, r1
 80077a4:	d9f4      	bls.n	8007790 <_printf_i+0x110>
 80077a6:	2b08      	cmp	r3, #8
 80077a8:	d10b      	bne.n	80077c2 <_printf_i+0x142>
 80077aa:	6823      	ldr	r3, [r4, #0]
 80077ac:	07df      	lsls	r7, r3, #31
 80077ae:	d508      	bpl.n	80077c2 <_printf_i+0x142>
 80077b0:	6923      	ldr	r3, [r4, #16]
 80077b2:	6861      	ldr	r1, [r4, #4]
 80077b4:	4299      	cmp	r1, r3
 80077b6:	bfde      	ittt	le
 80077b8:	2330      	movle	r3, #48	@ 0x30
 80077ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80077be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80077c2:	1b92      	subs	r2, r2, r6
 80077c4:	6122      	str	r2, [r4, #16]
 80077c6:	f8cd a000 	str.w	sl, [sp]
 80077ca:	464b      	mov	r3, r9
 80077cc:	aa03      	add	r2, sp, #12
 80077ce:	4621      	mov	r1, r4
 80077d0:	4640      	mov	r0, r8
 80077d2:	f7ff fee7 	bl	80075a4 <_printf_common>
 80077d6:	3001      	adds	r0, #1
 80077d8:	d14a      	bne.n	8007870 <_printf_i+0x1f0>
 80077da:	f04f 30ff 	mov.w	r0, #4294967295
 80077de:	b004      	add	sp, #16
 80077e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077e4:	6823      	ldr	r3, [r4, #0]
 80077e6:	f043 0320 	orr.w	r3, r3, #32
 80077ea:	6023      	str	r3, [r4, #0]
 80077ec:	4832      	ldr	r0, [pc, #200]	@ (80078b8 <_printf_i+0x238>)
 80077ee:	2778      	movs	r7, #120	@ 0x78
 80077f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80077f4:	6823      	ldr	r3, [r4, #0]
 80077f6:	6831      	ldr	r1, [r6, #0]
 80077f8:	061f      	lsls	r7, r3, #24
 80077fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80077fe:	d402      	bmi.n	8007806 <_printf_i+0x186>
 8007800:	065f      	lsls	r7, r3, #25
 8007802:	bf48      	it	mi
 8007804:	b2ad      	uxthmi	r5, r5
 8007806:	6031      	str	r1, [r6, #0]
 8007808:	07d9      	lsls	r1, r3, #31
 800780a:	bf44      	itt	mi
 800780c:	f043 0320 	orrmi.w	r3, r3, #32
 8007810:	6023      	strmi	r3, [r4, #0]
 8007812:	b11d      	cbz	r5, 800781c <_printf_i+0x19c>
 8007814:	2310      	movs	r3, #16
 8007816:	e7ad      	b.n	8007774 <_printf_i+0xf4>
 8007818:	4826      	ldr	r0, [pc, #152]	@ (80078b4 <_printf_i+0x234>)
 800781a:	e7e9      	b.n	80077f0 <_printf_i+0x170>
 800781c:	6823      	ldr	r3, [r4, #0]
 800781e:	f023 0320 	bic.w	r3, r3, #32
 8007822:	6023      	str	r3, [r4, #0]
 8007824:	e7f6      	b.n	8007814 <_printf_i+0x194>
 8007826:	4616      	mov	r6, r2
 8007828:	e7bd      	b.n	80077a6 <_printf_i+0x126>
 800782a:	6833      	ldr	r3, [r6, #0]
 800782c:	6825      	ldr	r5, [r4, #0]
 800782e:	6961      	ldr	r1, [r4, #20]
 8007830:	1d18      	adds	r0, r3, #4
 8007832:	6030      	str	r0, [r6, #0]
 8007834:	062e      	lsls	r6, r5, #24
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	d501      	bpl.n	800783e <_printf_i+0x1be>
 800783a:	6019      	str	r1, [r3, #0]
 800783c:	e002      	b.n	8007844 <_printf_i+0x1c4>
 800783e:	0668      	lsls	r0, r5, #25
 8007840:	d5fb      	bpl.n	800783a <_printf_i+0x1ba>
 8007842:	8019      	strh	r1, [r3, #0]
 8007844:	2300      	movs	r3, #0
 8007846:	6123      	str	r3, [r4, #16]
 8007848:	4616      	mov	r6, r2
 800784a:	e7bc      	b.n	80077c6 <_printf_i+0x146>
 800784c:	6833      	ldr	r3, [r6, #0]
 800784e:	1d1a      	adds	r2, r3, #4
 8007850:	6032      	str	r2, [r6, #0]
 8007852:	681e      	ldr	r6, [r3, #0]
 8007854:	6862      	ldr	r2, [r4, #4]
 8007856:	2100      	movs	r1, #0
 8007858:	4630      	mov	r0, r6
 800785a:	f7f8 fcb9 	bl	80001d0 <memchr>
 800785e:	b108      	cbz	r0, 8007864 <_printf_i+0x1e4>
 8007860:	1b80      	subs	r0, r0, r6
 8007862:	6060      	str	r0, [r4, #4]
 8007864:	6863      	ldr	r3, [r4, #4]
 8007866:	6123      	str	r3, [r4, #16]
 8007868:	2300      	movs	r3, #0
 800786a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800786e:	e7aa      	b.n	80077c6 <_printf_i+0x146>
 8007870:	6923      	ldr	r3, [r4, #16]
 8007872:	4632      	mov	r2, r6
 8007874:	4649      	mov	r1, r9
 8007876:	4640      	mov	r0, r8
 8007878:	47d0      	blx	sl
 800787a:	3001      	adds	r0, #1
 800787c:	d0ad      	beq.n	80077da <_printf_i+0x15a>
 800787e:	6823      	ldr	r3, [r4, #0]
 8007880:	079b      	lsls	r3, r3, #30
 8007882:	d413      	bmi.n	80078ac <_printf_i+0x22c>
 8007884:	68e0      	ldr	r0, [r4, #12]
 8007886:	9b03      	ldr	r3, [sp, #12]
 8007888:	4298      	cmp	r0, r3
 800788a:	bfb8      	it	lt
 800788c:	4618      	movlt	r0, r3
 800788e:	e7a6      	b.n	80077de <_printf_i+0x15e>
 8007890:	2301      	movs	r3, #1
 8007892:	4632      	mov	r2, r6
 8007894:	4649      	mov	r1, r9
 8007896:	4640      	mov	r0, r8
 8007898:	47d0      	blx	sl
 800789a:	3001      	adds	r0, #1
 800789c:	d09d      	beq.n	80077da <_printf_i+0x15a>
 800789e:	3501      	adds	r5, #1
 80078a0:	68e3      	ldr	r3, [r4, #12]
 80078a2:	9903      	ldr	r1, [sp, #12]
 80078a4:	1a5b      	subs	r3, r3, r1
 80078a6:	42ab      	cmp	r3, r5
 80078a8:	dcf2      	bgt.n	8007890 <_printf_i+0x210>
 80078aa:	e7eb      	b.n	8007884 <_printf_i+0x204>
 80078ac:	2500      	movs	r5, #0
 80078ae:	f104 0619 	add.w	r6, r4, #25
 80078b2:	e7f5      	b.n	80078a0 <_printf_i+0x220>
 80078b4:	08007d15 	.word	0x08007d15
 80078b8:	08007d26 	.word	0x08007d26

080078bc <__sflush_r>:
 80078bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80078c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078c4:	0716      	lsls	r6, r2, #28
 80078c6:	4605      	mov	r5, r0
 80078c8:	460c      	mov	r4, r1
 80078ca:	d454      	bmi.n	8007976 <__sflush_r+0xba>
 80078cc:	684b      	ldr	r3, [r1, #4]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	dc02      	bgt.n	80078d8 <__sflush_r+0x1c>
 80078d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	dd48      	ble.n	800796a <__sflush_r+0xae>
 80078d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80078da:	2e00      	cmp	r6, #0
 80078dc:	d045      	beq.n	800796a <__sflush_r+0xae>
 80078de:	2300      	movs	r3, #0
 80078e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80078e4:	682f      	ldr	r7, [r5, #0]
 80078e6:	6a21      	ldr	r1, [r4, #32]
 80078e8:	602b      	str	r3, [r5, #0]
 80078ea:	d030      	beq.n	800794e <__sflush_r+0x92>
 80078ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80078ee:	89a3      	ldrh	r3, [r4, #12]
 80078f0:	0759      	lsls	r1, r3, #29
 80078f2:	d505      	bpl.n	8007900 <__sflush_r+0x44>
 80078f4:	6863      	ldr	r3, [r4, #4]
 80078f6:	1ad2      	subs	r2, r2, r3
 80078f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80078fa:	b10b      	cbz	r3, 8007900 <__sflush_r+0x44>
 80078fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80078fe:	1ad2      	subs	r2, r2, r3
 8007900:	2300      	movs	r3, #0
 8007902:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007904:	6a21      	ldr	r1, [r4, #32]
 8007906:	4628      	mov	r0, r5
 8007908:	47b0      	blx	r6
 800790a:	1c43      	adds	r3, r0, #1
 800790c:	89a3      	ldrh	r3, [r4, #12]
 800790e:	d106      	bne.n	800791e <__sflush_r+0x62>
 8007910:	6829      	ldr	r1, [r5, #0]
 8007912:	291d      	cmp	r1, #29
 8007914:	d82b      	bhi.n	800796e <__sflush_r+0xb2>
 8007916:	4a2a      	ldr	r2, [pc, #168]	@ (80079c0 <__sflush_r+0x104>)
 8007918:	40ca      	lsrs	r2, r1
 800791a:	07d6      	lsls	r6, r2, #31
 800791c:	d527      	bpl.n	800796e <__sflush_r+0xb2>
 800791e:	2200      	movs	r2, #0
 8007920:	6062      	str	r2, [r4, #4]
 8007922:	04d9      	lsls	r1, r3, #19
 8007924:	6922      	ldr	r2, [r4, #16]
 8007926:	6022      	str	r2, [r4, #0]
 8007928:	d504      	bpl.n	8007934 <__sflush_r+0x78>
 800792a:	1c42      	adds	r2, r0, #1
 800792c:	d101      	bne.n	8007932 <__sflush_r+0x76>
 800792e:	682b      	ldr	r3, [r5, #0]
 8007930:	b903      	cbnz	r3, 8007934 <__sflush_r+0x78>
 8007932:	6560      	str	r0, [r4, #84]	@ 0x54
 8007934:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007936:	602f      	str	r7, [r5, #0]
 8007938:	b1b9      	cbz	r1, 800796a <__sflush_r+0xae>
 800793a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800793e:	4299      	cmp	r1, r3
 8007940:	d002      	beq.n	8007948 <__sflush_r+0x8c>
 8007942:	4628      	mov	r0, r5
 8007944:	f7ff fbf4 	bl	8007130 <_free_r>
 8007948:	2300      	movs	r3, #0
 800794a:	6363      	str	r3, [r4, #52]	@ 0x34
 800794c:	e00d      	b.n	800796a <__sflush_r+0xae>
 800794e:	2301      	movs	r3, #1
 8007950:	4628      	mov	r0, r5
 8007952:	47b0      	blx	r6
 8007954:	4602      	mov	r2, r0
 8007956:	1c50      	adds	r0, r2, #1
 8007958:	d1c9      	bne.n	80078ee <__sflush_r+0x32>
 800795a:	682b      	ldr	r3, [r5, #0]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d0c6      	beq.n	80078ee <__sflush_r+0x32>
 8007960:	2b1d      	cmp	r3, #29
 8007962:	d001      	beq.n	8007968 <__sflush_r+0xac>
 8007964:	2b16      	cmp	r3, #22
 8007966:	d11e      	bne.n	80079a6 <__sflush_r+0xea>
 8007968:	602f      	str	r7, [r5, #0]
 800796a:	2000      	movs	r0, #0
 800796c:	e022      	b.n	80079b4 <__sflush_r+0xf8>
 800796e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007972:	b21b      	sxth	r3, r3
 8007974:	e01b      	b.n	80079ae <__sflush_r+0xf2>
 8007976:	690f      	ldr	r7, [r1, #16]
 8007978:	2f00      	cmp	r7, #0
 800797a:	d0f6      	beq.n	800796a <__sflush_r+0xae>
 800797c:	0793      	lsls	r3, r2, #30
 800797e:	680e      	ldr	r6, [r1, #0]
 8007980:	bf08      	it	eq
 8007982:	694b      	ldreq	r3, [r1, #20]
 8007984:	600f      	str	r7, [r1, #0]
 8007986:	bf18      	it	ne
 8007988:	2300      	movne	r3, #0
 800798a:	eba6 0807 	sub.w	r8, r6, r7
 800798e:	608b      	str	r3, [r1, #8]
 8007990:	f1b8 0f00 	cmp.w	r8, #0
 8007994:	dde9      	ble.n	800796a <__sflush_r+0xae>
 8007996:	6a21      	ldr	r1, [r4, #32]
 8007998:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800799a:	4643      	mov	r3, r8
 800799c:	463a      	mov	r2, r7
 800799e:	4628      	mov	r0, r5
 80079a0:	47b0      	blx	r6
 80079a2:	2800      	cmp	r0, #0
 80079a4:	dc08      	bgt.n	80079b8 <__sflush_r+0xfc>
 80079a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079ae:	81a3      	strh	r3, [r4, #12]
 80079b0:	f04f 30ff 	mov.w	r0, #4294967295
 80079b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079b8:	4407      	add	r7, r0
 80079ba:	eba8 0800 	sub.w	r8, r8, r0
 80079be:	e7e7      	b.n	8007990 <__sflush_r+0xd4>
 80079c0:	20400001 	.word	0x20400001

080079c4 <_fflush_r>:
 80079c4:	b538      	push	{r3, r4, r5, lr}
 80079c6:	690b      	ldr	r3, [r1, #16]
 80079c8:	4605      	mov	r5, r0
 80079ca:	460c      	mov	r4, r1
 80079cc:	b913      	cbnz	r3, 80079d4 <_fflush_r+0x10>
 80079ce:	2500      	movs	r5, #0
 80079d0:	4628      	mov	r0, r5
 80079d2:	bd38      	pop	{r3, r4, r5, pc}
 80079d4:	b118      	cbz	r0, 80079de <_fflush_r+0x1a>
 80079d6:	6a03      	ldr	r3, [r0, #32]
 80079d8:	b90b      	cbnz	r3, 80079de <_fflush_r+0x1a>
 80079da:	f7ff fa93 	bl	8006f04 <__sinit>
 80079de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d0f3      	beq.n	80079ce <_fflush_r+0xa>
 80079e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80079e8:	07d0      	lsls	r0, r2, #31
 80079ea:	d404      	bmi.n	80079f6 <_fflush_r+0x32>
 80079ec:	0599      	lsls	r1, r3, #22
 80079ee:	d402      	bmi.n	80079f6 <_fflush_r+0x32>
 80079f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079f2:	f7ff fb8c 	bl	800710e <__retarget_lock_acquire_recursive>
 80079f6:	4628      	mov	r0, r5
 80079f8:	4621      	mov	r1, r4
 80079fa:	f7ff ff5f 	bl	80078bc <__sflush_r>
 80079fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a00:	07da      	lsls	r2, r3, #31
 8007a02:	4605      	mov	r5, r0
 8007a04:	d4e4      	bmi.n	80079d0 <_fflush_r+0xc>
 8007a06:	89a3      	ldrh	r3, [r4, #12]
 8007a08:	059b      	lsls	r3, r3, #22
 8007a0a:	d4e1      	bmi.n	80079d0 <_fflush_r+0xc>
 8007a0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a0e:	f7ff fb7f 	bl	8007110 <__retarget_lock_release_recursive>
 8007a12:	e7dd      	b.n	80079d0 <_fflush_r+0xc>

08007a14 <__swbuf_r>:
 8007a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a16:	460e      	mov	r6, r1
 8007a18:	4614      	mov	r4, r2
 8007a1a:	4605      	mov	r5, r0
 8007a1c:	b118      	cbz	r0, 8007a26 <__swbuf_r+0x12>
 8007a1e:	6a03      	ldr	r3, [r0, #32]
 8007a20:	b90b      	cbnz	r3, 8007a26 <__swbuf_r+0x12>
 8007a22:	f7ff fa6f 	bl	8006f04 <__sinit>
 8007a26:	69a3      	ldr	r3, [r4, #24]
 8007a28:	60a3      	str	r3, [r4, #8]
 8007a2a:	89a3      	ldrh	r3, [r4, #12]
 8007a2c:	071a      	lsls	r2, r3, #28
 8007a2e:	d501      	bpl.n	8007a34 <__swbuf_r+0x20>
 8007a30:	6923      	ldr	r3, [r4, #16]
 8007a32:	b943      	cbnz	r3, 8007a46 <__swbuf_r+0x32>
 8007a34:	4621      	mov	r1, r4
 8007a36:	4628      	mov	r0, r5
 8007a38:	f000 f82a 	bl	8007a90 <__swsetup_r>
 8007a3c:	b118      	cbz	r0, 8007a46 <__swbuf_r+0x32>
 8007a3e:	f04f 37ff 	mov.w	r7, #4294967295
 8007a42:	4638      	mov	r0, r7
 8007a44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a46:	6823      	ldr	r3, [r4, #0]
 8007a48:	6922      	ldr	r2, [r4, #16]
 8007a4a:	1a98      	subs	r0, r3, r2
 8007a4c:	6963      	ldr	r3, [r4, #20]
 8007a4e:	b2f6      	uxtb	r6, r6
 8007a50:	4283      	cmp	r3, r0
 8007a52:	4637      	mov	r7, r6
 8007a54:	dc05      	bgt.n	8007a62 <__swbuf_r+0x4e>
 8007a56:	4621      	mov	r1, r4
 8007a58:	4628      	mov	r0, r5
 8007a5a:	f7ff ffb3 	bl	80079c4 <_fflush_r>
 8007a5e:	2800      	cmp	r0, #0
 8007a60:	d1ed      	bne.n	8007a3e <__swbuf_r+0x2a>
 8007a62:	68a3      	ldr	r3, [r4, #8]
 8007a64:	3b01      	subs	r3, #1
 8007a66:	60a3      	str	r3, [r4, #8]
 8007a68:	6823      	ldr	r3, [r4, #0]
 8007a6a:	1c5a      	adds	r2, r3, #1
 8007a6c:	6022      	str	r2, [r4, #0]
 8007a6e:	701e      	strb	r6, [r3, #0]
 8007a70:	6962      	ldr	r2, [r4, #20]
 8007a72:	1c43      	adds	r3, r0, #1
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d004      	beq.n	8007a82 <__swbuf_r+0x6e>
 8007a78:	89a3      	ldrh	r3, [r4, #12]
 8007a7a:	07db      	lsls	r3, r3, #31
 8007a7c:	d5e1      	bpl.n	8007a42 <__swbuf_r+0x2e>
 8007a7e:	2e0a      	cmp	r6, #10
 8007a80:	d1df      	bne.n	8007a42 <__swbuf_r+0x2e>
 8007a82:	4621      	mov	r1, r4
 8007a84:	4628      	mov	r0, r5
 8007a86:	f7ff ff9d 	bl	80079c4 <_fflush_r>
 8007a8a:	2800      	cmp	r0, #0
 8007a8c:	d0d9      	beq.n	8007a42 <__swbuf_r+0x2e>
 8007a8e:	e7d6      	b.n	8007a3e <__swbuf_r+0x2a>

08007a90 <__swsetup_r>:
 8007a90:	b538      	push	{r3, r4, r5, lr}
 8007a92:	4b29      	ldr	r3, [pc, #164]	@ (8007b38 <__swsetup_r+0xa8>)
 8007a94:	4605      	mov	r5, r0
 8007a96:	6818      	ldr	r0, [r3, #0]
 8007a98:	460c      	mov	r4, r1
 8007a9a:	b118      	cbz	r0, 8007aa4 <__swsetup_r+0x14>
 8007a9c:	6a03      	ldr	r3, [r0, #32]
 8007a9e:	b90b      	cbnz	r3, 8007aa4 <__swsetup_r+0x14>
 8007aa0:	f7ff fa30 	bl	8006f04 <__sinit>
 8007aa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007aa8:	0719      	lsls	r1, r3, #28
 8007aaa:	d422      	bmi.n	8007af2 <__swsetup_r+0x62>
 8007aac:	06da      	lsls	r2, r3, #27
 8007aae:	d407      	bmi.n	8007ac0 <__swsetup_r+0x30>
 8007ab0:	2209      	movs	r2, #9
 8007ab2:	602a      	str	r2, [r5, #0]
 8007ab4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ab8:	81a3      	strh	r3, [r4, #12]
 8007aba:	f04f 30ff 	mov.w	r0, #4294967295
 8007abe:	e033      	b.n	8007b28 <__swsetup_r+0x98>
 8007ac0:	0758      	lsls	r0, r3, #29
 8007ac2:	d512      	bpl.n	8007aea <__swsetup_r+0x5a>
 8007ac4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ac6:	b141      	cbz	r1, 8007ada <__swsetup_r+0x4a>
 8007ac8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007acc:	4299      	cmp	r1, r3
 8007ace:	d002      	beq.n	8007ad6 <__swsetup_r+0x46>
 8007ad0:	4628      	mov	r0, r5
 8007ad2:	f7ff fb2d 	bl	8007130 <_free_r>
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ada:	89a3      	ldrh	r3, [r4, #12]
 8007adc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007ae0:	81a3      	strh	r3, [r4, #12]
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	6063      	str	r3, [r4, #4]
 8007ae6:	6923      	ldr	r3, [r4, #16]
 8007ae8:	6023      	str	r3, [r4, #0]
 8007aea:	89a3      	ldrh	r3, [r4, #12]
 8007aec:	f043 0308 	orr.w	r3, r3, #8
 8007af0:	81a3      	strh	r3, [r4, #12]
 8007af2:	6923      	ldr	r3, [r4, #16]
 8007af4:	b94b      	cbnz	r3, 8007b0a <__swsetup_r+0x7a>
 8007af6:	89a3      	ldrh	r3, [r4, #12]
 8007af8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007afc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b00:	d003      	beq.n	8007b0a <__swsetup_r+0x7a>
 8007b02:	4621      	mov	r1, r4
 8007b04:	4628      	mov	r0, r5
 8007b06:	f000 f84f 	bl	8007ba8 <__smakebuf_r>
 8007b0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b0e:	f013 0201 	ands.w	r2, r3, #1
 8007b12:	d00a      	beq.n	8007b2a <__swsetup_r+0x9a>
 8007b14:	2200      	movs	r2, #0
 8007b16:	60a2      	str	r2, [r4, #8]
 8007b18:	6962      	ldr	r2, [r4, #20]
 8007b1a:	4252      	negs	r2, r2
 8007b1c:	61a2      	str	r2, [r4, #24]
 8007b1e:	6922      	ldr	r2, [r4, #16]
 8007b20:	b942      	cbnz	r2, 8007b34 <__swsetup_r+0xa4>
 8007b22:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007b26:	d1c5      	bne.n	8007ab4 <__swsetup_r+0x24>
 8007b28:	bd38      	pop	{r3, r4, r5, pc}
 8007b2a:	0799      	lsls	r1, r3, #30
 8007b2c:	bf58      	it	pl
 8007b2e:	6962      	ldrpl	r2, [r4, #20]
 8007b30:	60a2      	str	r2, [r4, #8]
 8007b32:	e7f4      	b.n	8007b1e <__swsetup_r+0x8e>
 8007b34:	2000      	movs	r0, #0
 8007b36:	e7f7      	b.n	8007b28 <__swsetup_r+0x98>
 8007b38:	20000018 	.word	0x20000018

08007b3c <_sbrk_r>:
 8007b3c:	b538      	push	{r3, r4, r5, lr}
 8007b3e:	4d06      	ldr	r5, [pc, #24]	@ (8007b58 <_sbrk_r+0x1c>)
 8007b40:	2300      	movs	r3, #0
 8007b42:	4604      	mov	r4, r0
 8007b44:	4608      	mov	r0, r1
 8007b46:	602b      	str	r3, [r5, #0]
 8007b48:	f7fb fcb4 	bl	80034b4 <_sbrk>
 8007b4c:	1c43      	adds	r3, r0, #1
 8007b4e:	d102      	bne.n	8007b56 <_sbrk_r+0x1a>
 8007b50:	682b      	ldr	r3, [r5, #0]
 8007b52:	b103      	cbz	r3, 8007b56 <_sbrk_r+0x1a>
 8007b54:	6023      	str	r3, [r4, #0]
 8007b56:	bd38      	pop	{r3, r4, r5, pc}
 8007b58:	200011d8 	.word	0x200011d8

08007b5c <__swhatbuf_r>:
 8007b5c:	b570      	push	{r4, r5, r6, lr}
 8007b5e:	460c      	mov	r4, r1
 8007b60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b64:	2900      	cmp	r1, #0
 8007b66:	b096      	sub	sp, #88	@ 0x58
 8007b68:	4615      	mov	r5, r2
 8007b6a:	461e      	mov	r6, r3
 8007b6c:	da0d      	bge.n	8007b8a <__swhatbuf_r+0x2e>
 8007b6e:	89a3      	ldrh	r3, [r4, #12]
 8007b70:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007b74:	f04f 0100 	mov.w	r1, #0
 8007b78:	bf14      	ite	ne
 8007b7a:	2340      	movne	r3, #64	@ 0x40
 8007b7c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007b80:	2000      	movs	r0, #0
 8007b82:	6031      	str	r1, [r6, #0]
 8007b84:	602b      	str	r3, [r5, #0]
 8007b86:	b016      	add	sp, #88	@ 0x58
 8007b88:	bd70      	pop	{r4, r5, r6, pc}
 8007b8a:	466a      	mov	r2, sp
 8007b8c:	f000 f848 	bl	8007c20 <_fstat_r>
 8007b90:	2800      	cmp	r0, #0
 8007b92:	dbec      	blt.n	8007b6e <__swhatbuf_r+0x12>
 8007b94:	9901      	ldr	r1, [sp, #4]
 8007b96:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007b9a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007b9e:	4259      	negs	r1, r3
 8007ba0:	4159      	adcs	r1, r3
 8007ba2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ba6:	e7eb      	b.n	8007b80 <__swhatbuf_r+0x24>

08007ba8 <__smakebuf_r>:
 8007ba8:	898b      	ldrh	r3, [r1, #12]
 8007baa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bac:	079d      	lsls	r5, r3, #30
 8007bae:	4606      	mov	r6, r0
 8007bb0:	460c      	mov	r4, r1
 8007bb2:	d507      	bpl.n	8007bc4 <__smakebuf_r+0x1c>
 8007bb4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007bb8:	6023      	str	r3, [r4, #0]
 8007bba:	6123      	str	r3, [r4, #16]
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	6163      	str	r3, [r4, #20]
 8007bc0:	b003      	add	sp, #12
 8007bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bc4:	ab01      	add	r3, sp, #4
 8007bc6:	466a      	mov	r2, sp
 8007bc8:	f7ff ffc8 	bl	8007b5c <__swhatbuf_r>
 8007bcc:	9f00      	ldr	r7, [sp, #0]
 8007bce:	4605      	mov	r5, r0
 8007bd0:	4639      	mov	r1, r7
 8007bd2:	4630      	mov	r0, r6
 8007bd4:	f7ff fb18 	bl	8007208 <_malloc_r>
 8007bd8:	b948      	cbnz	r0, 8007bee <__smakebuf_r+0x46>
 8007bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bde:	059a      	lsls	r2, r3, #22
 8007be0:	d4ee      	bmi.n	8007bc0 <__smakebuf_r+0x18>
 8007be2:	f023 0303 	bic.w	r3, r3, #3
 8007be6:	f043 0302 	orr.w	r3, r3, #2
 8007bea:	81a3      	strh	r3, [r4, #12]
 8007bec:	e7e2      	b.n	8007bb4 <__smakebuf_r+0xc>
 8007bee:	89a3      	ldrh	r3, [r4, #12]
 8007bf0:	6020      	str	r0, [r4, #0]
 8007bf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bf6:	81a3      	strh	r3, [r4, #12]
 8007bf8:	9b01      	ldr	r3, [sp, #4]
 8007bfa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007bfe:	b15b      	cbz	r3, 8007c18 <__smakebuf_r+0x70>
 8007c00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c04:	4630      	mov	r0, r6
 8007c06:	f000 f81d 	bl	8007c44 <_isatty_r>
 8007c0a:	b128      	cbz	r0, 8007c18 <__smakebuf_r+0x70>
 8007c0c:	89a3      	ldrh	r3, [r4, #12]
 8007c0e:	f023 0303 	bic.w	r3, r3, #3
 8007c12:	f043 0301 	orr.w	r3, r3, #1
 8007c16:	81a3      	strh	r3, [r4, #12]
 8007c18:	89a3      	ldrh	r3, [r4, #12]
 8007c1a:	431d      	orrs	r5, r3
 8007c1c:	81a5      	strh	r5, [r4, #12]
 8007c1e:	e7cf      	b.n	8007bc0 <__smakebuf_r+0x18>

08007c20 <_fstat_r>:
 8007c20:	b538      	push	{r3, r4, r5, lr}
 8007c22:	4d07      	ldr	r5, [pc, #28]	@ (8007c40 <_fstat_r+0x20>)
 8007c24:	2300      	movs	r3, #0
 8007c26:	4604      	mov	r4, r0
 8007c28:	4608      	mov	r0, r1
 8007c2a:	4611      	mov	r1, r2
 8007c2c:	602b      	str	r3, [r5, #0]
 8007c2e:	f7fb fc19 	bl	8003464 <_fstat>
 8007c32:	1c43      	adds	r3, r0, #1
 8007c34:	d102      	bne.n	8007c3c <_fstat_r+0x1c>
 8007c36:	682b      	ldr	r3, [r5, #0]
 8007c38:	b103      	cbz	r3, 8007c3c <_fstat_r+0x1c>
 8007c3a:	6023      	str	r3, [r4, #0]
 8007c3c:	bd38      	pop	{r3, r4, r5, pc}
 8007c3e:	bf00      	nop
 8007c40:	200011d8 	.word	0x200011d8

08007c44 <_isatty_r>:
 8007c44:	b538      	push	{r3, r4, r5, lr}
 8007c46:	4d06      	ldr	r5, [pc, #24]	@ (8007c60 <_isatty_r+0x1c>)
 8007c48:	2300      	movs	r3, #0
 8007c4a:	4604      	mov	r4, r0
 8007c4c:	4608      	mov	r0, r1
 8007c4e:	602b      	str	r3, [r5, #0]
 8007c50:	f7fb fc18 	bl	8003484 <_isatty>
 8007c54:	1c43      	adds	r3, r0, #1
 8007c56:	d102      	bne.n	8007c5e <_isatty_r+0x1a>
 8007c58:	682b      	ldr	r3, [r5, #0]
 8007c5a:	b103      	cbz	r3, 8007c5e <_isatty_r+0x1a>
 8007c5c:	6023      	str	r3, [r4, #0]
 8007c5e:	bd38      	pop	{r3, r4, r5, pc}
 8007c60:	200011d8 	.word	0x200011d8

08007c64 <_init>:
 8007c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c66:	bf00      	nop
 8007c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c6a:	bc08      	pop	{r3}
 8007c6c:	469e      	mov	lr, r3
 8007c6e:	4770      	bx	lr

08007c70 <_fini>:
 8007c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c72:	bf00      	nop
 8007c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c76:	bc08      	pop	{r3}
 8007c78:	469e      	mov	lr, r3
 8007c7a:	4770      	bx	lr
