#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Mar 28 17:07:38 2024
# Process ID: 28169
# Current directory: /user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/impl/project_1.runs/synth_1
# Command line: vivado -log fir.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir.tcl
# Log file: /user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/impl/project_1.runs/synth_1/fir.vds
# Journal file: /user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/impl/project_1.runs/synth_1/vivado.jou
# Running On: pc2409h, OS: Linux, CPU Frequency: 904.110 MHz, CPU Physical cores: 4, Host memory: 16540 MB
#-----------------------------------------------------------
Sourcing tcl script '/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/scripts/Vivado_init.tcl'
ESIEE Paris custom init
(/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/scripts/Vivado_init.tcl)
(others ESIEE custom config in : ~/.Xilinx/Vivado/2022.1/vivado.ini)
 * Checking LANG, result should be en_US.UTF-8 : result=en_US.UTF-8
 * Raising 'multi-driven net on pin' (critical warning) severity to error
source fir.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-6859}  -new_severity {ERROR} '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2585.039 ; gain = 0.023 ; free physical = 2243 ; free virtual = 16865
Command: read_checkpoint -auto_incremental -incremental /user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/impl/project_1.srcs/utils_1/imports/synth_1/fir.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/impl/project_1.srcs/utils_1/imports/synth_1/fir.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fir -part xc7a100tcsg324-1 -debug_log
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28225
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2585.246 ; gain = 0.000 ; free physical = 340 ; free virtual = 14962
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir' [/user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/rtl/fir.vhd:25]
	Module fir : Parameter N_order bound to: 8 - type: integer 
	Module fir : Parameter N_coeff bound to: 12 - type: integer 
	Module fir : Parameter N_data bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir' (0#1) [/user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/rtl/fir.vhd:25]
INFO: [Synth 8-7261] Parallel RTL Optimization Phase 1 criteria is not met
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2585.246 ; gain = 0.000 ; free physical = 1379 ; free virtual = 16001
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2585.246 ; gain = 0.000 ; free physical = 1379 ; free virtual = 16001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2585.246 ; gain = 0.000 ; free physical = 1379 ; free virtual = 16001
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2585.246 ; gain = 0.000 ; free physical = 1371 ; free virtual = 15993
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/impl/nexys4ddr.xdc]
Finished Parsing XDC File [/user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/impl/nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/impl/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fir_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fir_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.262 ; gain = 0.000 ; free physical = 1213 ; free virtual = 15834
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2617.262 ; gain = 0.000 ; free physical = 1211 ; free virtual = 15833
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2617.262 ; gain = 32.016 ; free physical = 1352 ; free virtual = 15974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2617.262 ; gain = 32.016 ; free physical = 1352 ; free virtual = 15974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2617.262 ; gain = 32.016 ; free physical = 1352 ; free virtual = 15974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2617.262 ; gain = 32.016 ; free physical = 1343 ; free virtual = 15965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	               10 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	               10 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-4471] merging register 's_reg_data_in_reg[9:0]' into 's_reg_data_in_reg[9:0]' [/user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/rtl/fir.vhd:40]
INFO: [Synth 8-4471] merging register 's_reg_data_in_reg[9:0]' into 's_reg_data_in_reg[9:0]' [/user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/rtl/fir.vhd:40]
INFO: [Synth 8-4471] merging register 's_reg_data_in_reg[9:0]' into 's_reg_data_in_reg[9:0]' [/user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/rtl/fir.vhd:40]
INFO: [Synth 8-4471] merging register 's_reg_data_in_reg[9:0]' into 's_reg_data_in_reg[9:0]' [/user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/rtl/fir.vhd:40]
INFO: [Synth 8-4471] merging register 's_reg_data_in_reg[9:0]' into 's_reg_data_in_reg[9:0]' [/user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/rtl/fir.vhd:40]
INFO: [Synth 8-4471] merging register 's_reg_data_in_reg[9:0]' into 's_reg_data_in_reg[9:0]' [/user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/rtl/fir.vhd:40]
INFO: [Synth 8-4471] merging register 's_reg_data_in_reg[9:0]' into 's_reg_data_in_reg[9:0]' [/user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/rtl/fir.vhd:40]
INFO: [Synth 8-4471] merging register 's_reg_data_in_reg[9:0]' into 's_reg_data_in_reg[9:0]' [/user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/rtl/fir.vhd:40]
DSP Report: Generating DSP resultat_matrice_reg[8]0, operation Mode is: A*B2.
DSP Report: register s_reg_data_in_reg is absorbed into DSP resultat_matrice_reg[8]0.
DSP Report: operator resultat_matrice_reg[8]0 is absorbed into DSP resultat_matrice_reg[8]0.
DSP Report: Generating DSP resultat_matrice_reg[7], operation Mode is: (C+A*B2)'.
DSP Report: register s_reg_data_in_reg is absorbed into DSP resultat_matrice_reg[7].
DSP Report: register resultat_matrice_reg[7] is absorbed into DSP resultat_matrice_reg[7].
DSP Report: operator resultat_matrice_reg[7]0 is absorbed into DSP resultat_matrice_reg[7].
DSP Report: operator resultat_matrice_reg[7]1 is absorbed into DSP resultat_matrice_reg[7].
DSP Report: Generating DSP resultat_matrice_reg[6], operation Mode is: (PCIN+A*B2)'.
DSP Report: register s_reg_data_in_reg is absorbed into DSP resultat_matrice_reg[6].
DSP Report: register resultat_matrice_reg[6] is absorbed into DSP resultat_matrice_reg[6].
DSP Report: operator resultat_matrice_reg[6]0 is absorbed into DSP resultat_matrice_reg[6].
DSP Report: operator resultat_matrice_reg[6]1 is absorbed into DSP resultat_matrice_reg[6].
DSP Report: Generating DSP resultat_matrice_reg[5], operation Mode is: (PCIN+A*B2)'.
DSP Report: register s_reg_data_in_reg is absorbed into DSP resultat_matrice_reg[5].
DSP Report: register resultat_matrice_reg[5] is absorbed into DSP resultat_matrice_reg[5].
DSP Report: operator resultat_matrice_reg[5]0 is absorbed into DSP resultat_matrice_reg[5].
DSP Report: operator resultat_matrice_reg[5]1 is absorbed into DSP resultat_matrice_reg[5].
DSP Report: Generating DSP resultat_matrice_reg[4], operation Mode is: (PCIN+A*B2)'.
DSP Report: register s_reg_data_in_reg is absorbed into DSP resultat_matrice_reg[4].
DSP Report: register resultat_matrice_reg[4] is absorbed into DSP resultat_matrice_reg[4].
DSP Report: operator resultat_matrice_reg[4]0 is absorbed into DSP resultat_matrice_reg[4].
DSP Report: operator resultat_matrice_reg[4]1 is absorbed into DSP resultat_matrice_reg[4].
DSP Report: Generating DSP resultat_matrice_reg[3], operation Mode is: (PCIN+A*B2)'.
DSP Report: register s_reg_data_in_reg is absorbed into DSP resultat_matrice_reg[3].
DSP Report: register resultat_matrice_reg[3] is absorbed into DSP resultat_matrice_reg[3].
DSP Report: operator resultat_matrice_reg[3]0 is absorbed into DSP resultat_matrice_reg[3].
DSP Report: operator resultat_matrice_reg[3]1 is absorbed into DSP resultat_matrice_reg[3].
DSP Report: Generating DSP resultat_matrice_reg[2], operation Mode is: (PCIN+A*B2)'.
DSP Report: register s_reg_data_in_reg is absorbed into DSP resultat_matrice_reg[2].
DSP Report: register resultat_matrice_reg[2] is absorbed into DSP resultat_matrice_reg[2].
DSP Report: operator resultat_matrice_reg[2]0 is absorbed into DSP resultat_matrice_reg[2].
DSP Report: operator resultat_matrice_reg[2]1 is absorbed into DSP resultat_matrice_reg[2].
DSP Report: Generating DSP resultat_matrice_reg[1], operation Mode is: (PCIN+A*B2)'.
DSP Report: register s_reg_data_in_reg is absorbed into DSP resultat_matrice_reg[1].
DSP Report: register resultat_matrice_reg[1] is absorbed into DSP resultat_matrice_reg[1].
DSP Report: operator resultat_matrice_reg[1]0 is absorbed into DSP resultat_matrice_reg[1].
DSP Report: operator resultat_matrice_reg[1]1 is absorbed into DSP resultat_matrice_reg[1].
DSP Report: Generating DSP resultat_matrice_reg[0], operation Mode is: (PCIN+A*B2)'.
DSP Report: register s_reg_data_in_reg is absorbed into DSP resultat_matrice_reg[0].
DSP Report: register resultat_matrice_reg[0] is absorbed into DSP resultat_matrice_reg[0].
DSP Report: operator resultat_matrice_reg[0]0 is absorbed into DSP resultat_matrice_reg[0].
DSP Report: operator resultat_matrice_reg[0]1 is absorbed into DSP resultat_matrice_reg[0].
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\resultat_matrice_reg[8][22] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2617.262 ; gain = 32.016 ; free physical = 1337 ; free virtual = 15958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A*B2         | 12     | 10     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | (C+A*B2)'    | 12     | 10     | 23     | -      | 23     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|fir         | (PCIN+A*B2)' | 12     | 10     | -      | -      | 23     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN+A*B2)' | 12     | 10     | -      | -      | 23     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN+A*B2)' | 12     | 10     | -      | -      | 23     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN+A*B2)' | 12     | 10     | -      | -      | 23     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN+A*B2)' | 12     | 10     | -      | -      | 23     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN+A*B2)' | 12     | 10     | -      | -      | 23     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN+A*B2)' | 12     | 10     | -      | -      | 23     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2617.262 ; gain = 32.016 ; free physical = 1190 ; free virtual = 15812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2617.262 ; gain = 32.016 ; free physical = 1190 ; free virtual = 15812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2617.262 ; gain = 32.016 ; free physical = 1188 ; free virtual = 15810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2617.262 ; gain = 32.016 ; free physical = 1191 ; free virtual = 15813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2617.262 ; gain = 32.016 ; free physical = 1191 ; free virtual = 15813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2617.262 ; gain = 32.016 ; free physical = 1191 ; free virtual = 15813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2617.262 ; gain = 32.016 ; free physical = 1191 ; free virtual = 15813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2617.262 ; gain = 32.016 ; free physical = 1191 ; free virtual = 15813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2617.262 ; gain = 32.016 ; free physical = 1191 ; free virtual = 15813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | (A*B')'      | 30     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | (C+A*B')'    | 30     | 18     | 22     | -      | 0      | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|fir         | (PCIN+A*B')' | 30     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN+A*B')' | 30     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN+A*B')' | 30     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN+A*B')' | 30     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN+A*B')' | 30     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN+A*B')' | 30     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN+A*B')' | 30     | 18     | -      | -      | 23     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |DSP48E1   |     8|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |     1|
|5     |FDRE      |    10|
|6     |IBUF      |   120|
|7     |OBUF      |    10|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   151|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2617.262 ; gain = 32.016 ; free physical = 1191 ; free virtual = 15813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2617.262 ; gain = 0.000 ; free physical = 1254 ; free virtual = 15876
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2617.270 ; gain = 32.016 ; free physical = 1255 ; free virtual = 15877
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2617.270 ; gain = 0.000 ; free physical = 1351 ; free virtual = 15973
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.270 ; gain = 0.000 ; free physical = 1294 ; free virtual = 15916
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f88c3b85
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2617.270 ; gain = 32.230 ; free physical = 1385 ; free virtual = 16007
INFO: [Common 17-1381] The checkpoint '/user/audouinf/SEI_Semestre2/ACC_MAT/tp_fir/impl/project_1.runs/synth_1/fir.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_utilization_synth.rpt -pb fir_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 17:08:56 2024...
