
---------- Begin Simulation Statistics ----------
host_inst_rate                                 177875                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404832                       # Number of bytes of host memory used
host_seconds                                   112.44                       # Real time elapsed on the host
host_tick_rate                              389313485                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.043774                       # Number of seconds simulated
sim_ticks                                 43773960500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7228934                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 29949.436098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 21490.489398                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6193205                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    31019499500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.143275                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1035729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            441917                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  12761289000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593811                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 87676.129535                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 81982.286843                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                837524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   35713556224                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.327214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              407335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           158931                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  20364727981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 57534.578129                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.673965                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           81141                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4668413204                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8473793                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 46244.002847                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39332.019711                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7030729                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     66733055724                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.170297                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1443064                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             600848                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  33126016981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099391                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997234                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.167624                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8473793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 46244.002847                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39332.019711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7030729                       # number of overall hits
system.cpu.dcache.overall_miss_latency    66733055724                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.170297                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1443064                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            600848                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  33126016981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099391                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592799                       # number of replacements
system.cpu.dcache.sampled_refs                 593823                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.167624                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7526092                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501295463000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13050165                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 35180.616740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 30288.553259                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13049484                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       23958000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  681                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     19051500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 64785.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20680.640254                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       453500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13050165                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 35180.616740                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 30288.553259                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13049484                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        23958000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   681                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 50                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     19051500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.715442                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            366.306384                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13050165                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 35180.616740                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 30288.553259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13049484                       # number of overall hits
system.cpu.icache.overall_miss_latency       23958000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  681                       # number of overall misses
system.cpu.icache.overall_mshr_hits                50                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     19051500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                366.306384                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13049484                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           542133775000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 65227.253722                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     36634169553                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                561639                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            96250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        80875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            7                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               385000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.363636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          4                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          323500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.363636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     4                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       87449.474613                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  97907.814527                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         516215                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6840997500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.131599                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        78228                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     31965                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        4529215500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.077821                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   46260                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    80938.019550                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 65456.617099                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         20104437490                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    16258965491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.257832                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594454                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        87449.924583                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   97906.341864                       # average overall mshr miss latency
system.l2.demand_hits                          516222                       # number of demand (read+write) hits
system.l2.demand_miss_latency              6841382500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.131603                       # miss rate for demand accesses
system.l2.demand_misses                         78232                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      31965                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         4529539000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.077826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    46264                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.381731                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.303101                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6254.287128                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4966.006369                       # Average occupied blocks per context
system.l2.overall_accesses                     594454                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       87449.924583                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  67714.271114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         516222                       # number of overall hits
system.l2.overall_miss_latency             6841382500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.131603                       # miss rate for overall accesses
system.l2.overall_misses                        78232                       # number of overall misses
system.l2.overall_mshr_hits                     31965                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       41163708553                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.022624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  607903                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.918798                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        516033                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       784772                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      1553758                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           722370                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        46611                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         591507                       # number of replacements
system.l2.sampled_refs                         607891                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11220.293497                       # Cycle average of tags in use
system.l2.total_refs                           764625                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   543097725000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 68640919                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         103840                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       144270                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        12735                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       188724                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         201313                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              9                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       665199                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     15537009                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.646186                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.894971                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13415008     86.34%     86.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       276429      1.78%     88.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       298407      1.92%     90.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       299902      1.93%     91.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       231096      1.49%     93.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       154765      1.00%     94.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       126375      0.81%     95.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        69828      0.45%     95.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       665199      4.28%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     15537009                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        12732                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      9242820                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.890699                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.890699                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5386510                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12578                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30995984                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5970863                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4110287                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1435400                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        69348                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        7337973                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            7307061                       # DTB hits
system.switch_cpus_1.dtb.data_misses            30912                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6640346                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6609458                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            30888                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        697627                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            697603                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              24                       # DTB write misses
system.switch_cpus_1.fetch.Branches            201313                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3030035                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7249227                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       359418                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31294084                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        809719                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.010648                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3030080                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       103849                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.655159                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     16972409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.843821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.288792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       12753228     75.14%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          31358      0.18%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          96394      0.57%     75.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          99683      0.59%     76.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          94899      0.56%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          58670      0.35%     77.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         223197      1.32%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         161079      0.95%     79.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3453901     20.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     16972409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1934592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         155816                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41024                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.782792                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            7446603                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           697627                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6736150                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11750568                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.852388                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5741812                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.621493                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11784796                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        16154                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2513741                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7838863                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2505831                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       845129                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19356402                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6748976                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      2213455                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14800254                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        38483                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         3207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1435400                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        78556                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      3018144                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1984                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         2076                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4240891                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       290125                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2076                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         7930                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.528905                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.528905                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       852819      5.01%      5.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8179      0.05%      5.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4875755     28.66%     33.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3387860     19.91%     53.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      7172975     42.16%     95.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       716123      4.21%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     17013711                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       215199                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.012649                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           25      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          202      0.09%      0.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        70921     32.96%     33.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       141327     65.67%     98.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2724      1.27%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     16972409                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.002433                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.688165                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     10692165     63.00%     63.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1856110     10.94%     73.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1705663     10.05%     83.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1133336      6.68%     90.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       631549      3.72%     94.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       296931      1.75%     96.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       379684      2.24%     98.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       158456      0.93%     99.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8       118515      0.70%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     16972409                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.899863                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19315378                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        17013711                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9313045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       989452                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7397957                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3030051                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3030035                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              16                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       397492                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        83298                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7838863                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       845129                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               18907001                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4353540                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        68753                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6545245                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       985205                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        21369                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42956207                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27546686                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     26003819                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3588947                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1435400                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1049276                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16810345                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2747345                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 31391                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
