{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692914673184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692914673185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 16:04:33 2023 " "Processing started: Thu Aug 24 16:04:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692914673185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692914673185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experimento1_lab2 -c experimento1_lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experimento1_lab2 -c experimento1_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692914673185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692914673390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692914673390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decobintobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file decobintobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoBinToBcd " "Found entity 1: decoBinToBcd" {  } { { "decoBinToBcd.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/decoBinToBcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692914678012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692914678012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "bin_to_bcd.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/bin_to_bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692914678013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692914678013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd_tb " "Found entity 1: bin_to_bcd_tb" {  } { { "bin_to_bcd_tb.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/bin_to_bcd_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692914678013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692914678013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_display " "Found entity 1: bin_to_display" {  } { { "bin_to_display.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/bin_to_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692914678014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692914678014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_to_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_to_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_to_display " "Found entity 1: bit_to_display" {  } { { "bit_to_display.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/bit_to_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692914678015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692914678015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoBinToBcd " "Elaborating entity \"decoBinToBcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692914678027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd bin_to_bcd:decoBcd " "Elaborating entity \"bin_to_bcd\" for hierarchy \"bin_to_bcd:decoBcd\"" {  } { { "decoBinToBcd.sv" "decoBcd" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/decoBinToBcd.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692914678027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_display bin_to_display:decoDisplayUni " "Elaborating entity \"bin_to_display\" for hierarchy \"bin_to_display:decoDisplayUni\"" {  } { { "decoBinToBcd.sv" "decoDisplayUni" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/decoBinToBcd.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692914678028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_to_display bit_to_display:unoCeroDisplay " "Elaborating entity \"bit_to_display\" for hierarchy \"bit_to_display:unoCeroDisplay\"" {  } { { "decoBinToBcd.sv" "unoCeroDisplay" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/decoBinToBcd.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692914678028 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "salidaDis2\[1\] GND " "Pin \"salidaDis2\[1\]\" is stuck at GND" {  } { { "decoBinToBcd.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/decoBinToBcd.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692914678284 "|decoBinToBcd|salidaDis2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salidaDis2\[2\] GND " "Pin \"salidaDis2\[2\]\" is stuck at GND" {  } { { "decoBinToBcd.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/decoBinToBcd.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692914678284 "|decoBinToBcd|salidaDis2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salidaDis2\[6\] VCC " "Pin \"salidaDis2\[6\]\" is stuck at VCC" {  } { { "decoBinToBcd.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/decoBinToBcd.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692914678284 "|decoBinToBcd|salidaDis2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1692914678284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692914678324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692914678532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692914678532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692914678612 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692914678612 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692914678612 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692914678612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692914678617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 16:04:38 2023 " "Processing ended: Thu Aug 24 16:04:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692914678617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692914678617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692914678617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692914678617 ""}
