
*** Running vivado
    with args -log rom8x4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rom8x4.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source rom8x4.tcl -notrace
Command: synth_design -top rom8x4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 930.676 ; gain = 235.367
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rom8x4' [D:/verilog/verilog/project3_4/project3_4.srcs/sources_1/new/project3_4.v:22]
INFO: [Synth 8-6155] done synthesizing module 'rom8x4' (1#1) [D:/verilog/verilog/project3_4/project3_4.srcs/sources_1/new/project3_4.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.691 ; gain = 308.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.691 ; gain = 308.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.691 ; gain = 308.383
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project3_4/project3_4.srcs/constrs_1/new/project3_4.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
