# Generated by Yosys 0.7+627 (git sha1 e275692e, clang 6.0.1-2 -fPIC -Os)

.model spi_slave_led
.inputs clock sck mosi cs
.outputs miso leds[0] leds[1] leds[2] leds[3] leds[4] leds[5] leds[6] leds[7]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=spi_slave_fifo0_readpath_write I1=recv_to_led0_fifobus_read I2=$false I3=$false O=$abc$3421$n1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$3421$n148_1 I1=spi_slave_fifo0_spi_start I2=$false I3=$false O=$abc$3421$n7
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=spi_slave_fifo0_bitcnt[3] I1=spi_slave_fifo0_bitcnt[0] I2=spi_slave_fifo0_bitcnt[1] I3=spi_slave_fifo0_bitcnt[2] O=$abc$3421$n148_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3421$n150_1 I1=$abc$3421$n1 I2=$abc$3421$n151_1 I3=$false O=$abc$3421$n30
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_addr[0] I1=spi_slave_fifo0_fifo_fast1_addr[1] I2=spi_slave_fifo0_fifo_fast1_addr[2] I3=$false O=$abc$3421$n150_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=recv_to_led0_fifobus_read I1=spi_slave_fifo0_readpath_write I2=$abc$3421$n2 I3=$false O=$abc$3421$n151_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$3421$n150_1 I1=$abc$3421$n1 I2=$abc$3421$n151_1 I3=spi_slave_fifo0_fifo_fast1_addr[0] O=$abc$3421$n44
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000000000001
.gate SB_LUT4 I0=$abc$3421$n150_1 I1=spi_slave_fifo0_readpath_write I2=recv_to_led0_fifobus_read I3=$false O=$abc$3421$n47
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101100
.gate SB_LUT4 I0=spi_slave_fifo0_gotit I1=spi_slave_fifo0_syncro1_staps[2][3] I2=$false I3=$false O=$abc$3421$n48
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=spi_slave_fifo0_syncro1_staps[2][3] I1=spi_slave_fifo0_gotit I2=$false I3=$false O=$abc$3421$n50
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=divisor0_clk_cnt[3] I1=divisor0_clk_cnt[0] I2=$false I3=$false O=$abc$3421$n53
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$3421$n2 I1=recv_to_led0_reading I2=$false I3=$false O=$abc$3421$n55
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=spi_slave_fifo0_bitcnt[3] I1=spi_slave_fifo0_bitcnt[0] I2=spi_slave_fifo0_bitcnt[1] I3=spi_slave_fifo0_bitcnt[2] O=$0\spi_slave_fifo0_b2[3:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$3421$n163 I1=$abc$3421$n164_1 I2=$abc$3421$n230_1 I3=spi_slave_fifo0_fifo_fast1_addr[1] O=$abc$3421$n104
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[3][0] I1=spi_slave_fifo0_fifo_fast1_mem[7][0] I2=spi_slave_fifo0_fifo_fast1_addr[2] I3=spi_slave_fifo0_fifo_fast1_addr[0] O=$abc$3421$n163
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[2][0] I1=spi_slave_fifo0_fifo_fast1_mem[6][0] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n164_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$3421$n169 I1=$abc$3421$n170_1 I2=$abc$3421$n232_1 I3=spi_slave_fifo0_fifo_fast1_addr[1] O=$abc$3421$n106
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[3][1] I1=spi_slave_fifo0_fifo_fast1_mem[7][1] I2=spi_slave_fifo0_fifo_fast1_addr[2] I3=spi_slave_fifo0_fifo_fast1_addr[0] O=$abc$3421$n169
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[2][1] I1=spi_slave_fifo0_fifo_fast1_mem[6][1] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n170_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$3421$n175 I1=$abc$3421$n176_1 I2=$abc$3421$n234_1 I3=spi_slave_fifo0_fifo_fast1_addr[1] O=$abc$3421$n108
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[3][2] I1=spi_slave_fifo0_fifo_fast1_mem[7][2] I2=spi_slave_fifo0_fifo_fast1_addr[2] I3=spi_slave_fifo0_fifo_fast1_addr[0] O=$abc$3421$n175
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[2][2] I1=spi_slave_fifo0_fifo_fast1_mem[6][2] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n176_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$3421$n181 I1=$abc$3421$n182_1 I2=$abc$3421$n236_1 I3=spi_slave_fifo0_fifo_fast1_addr[1] O=$abc$3421$n110
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[3][3] I1=spi_slave_fifo0_fifo_fast1_mem[7][3] I2=spi_slave_fifo0_fifo_fast1_addr[2] I3=spi_slave_fifo0_fifo_fast1_addr[0] O=$abc$3421$n181
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[2][3] I1=spi_slave_fifo0_fifo_fast1_mem[6][3] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n182_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$3421$n187 I1=$abc$3421$n188_1 I2=$abc$3421$n238 I3=spi_slave_fifo0_fifo_fast1_addr[1] O=$abc$3421$n112
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[3][4] I1=spi_slave_fifo0_fifo_fast1_mem[7][4] I2=spi_slave_fifo0_fifo_fast1_addr[2] I3=spi_slave_fifo0_fifo_fast1_addr[0] O=$abc$3421$n187
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[2][4] I1=spi_slave_fifo0_fifo_fast1_mem[6][4] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n188_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$3421$n193 I1=$abc$3421$n194_1 I2=$abc$3421$n240 I3=spi_slave_fifo0_fifo_fast1_addr[1] O=$abc$3421$n114
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[3][5] I1=spi_slave_fifo0_fifo_fast1_mem[7][5] I2=spi_slave_fifo0_fifo_fast1_addr[2] I3=spi_slave_fifo0_fifo_fast1_addr[0] O=$abc$3421$n193
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[2][5] I1=spi_slave_fifo0_fifo_fast1_mem[6][5] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n194_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$3421$n199 I1=$abc$3421$n200_1 I2=$abc$3421$n242 I3=spi_slave_fifo0_fifo_fast1_addr[1] O=$abc$3421$n116
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[3][6] I1=spi_slave_fifo0_fifo_fast1_mem[7][6] I2=spi_slave_fifo0_fifo_fast1_addr[2] I3=spi_slave_fifo0_fifo_fast1_addr[0] O=$abc$3421$n199
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[2][6] I1=spi_slave_fifo0_fifo_fast1_mem[6][6] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n200_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$3421$n205_1 I1=$abc$3421$n206_1 I2=$abc$3421$n244 I3=spi_slave_fifo0_fifo_fast1_addr[1] O=$abc$3421$n118
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[3][7] I1=spi_slave_fifo0_fifo_fast1_mem[7][7] I2=spi_slave_fifo0_fifo_fast1_addr[2] I3=spi_slave_fifo0_fifo_fast1_addr[0] O=$abc$3421$n205_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[2][7] I1=spi_slave_fifo0_fifo_fast1_mem[6][7] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n206_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$3421$n120 I1=$abc$3421$n119 I2=$abc$3421$n1 I3=$false O=$0\spi_slave_fifo0_fifo_fast1_addr[2:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$3421$n123 I1=$abc$3421$n122 I2=$abc$3421$n1 I3=$false O=$0\spi_slave_fifo0_fifo_fast1_addr[2:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$0\spi_slave_fifo0_b2[3:0][3] I1=$abc$3421$n125 I2=$false I3=$false O=$0\spi_slave_fifo0_bitcnt[3:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\spi_slave_fifo0_b2[3:0][3] I1=$abc$3421$n129 I2=$false I3=$false O=$0\spi_slave_fifo0_bitcnt[3:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\spi_slave_fifo0_b2[3:0][3] I1=$abc$3421$n131 I2=$false I3=$false O=$0\spi_slave_fifo0_bitcnt[3:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=spi_slave_fifo0_ocap[1] I1=spi_slave_fifo0_oreg[1] I2=$abc$3421$n7 I3=$false O=$0\spi_slave_fifo0_oreg[7:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi_slave_fifo0_ocap[2] I1=spi_slave_fifo0_oreg[2] I2=$abc$3421$n7 I3=$false O=$0\spi_slave_fifo0_oreg[7:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi_slave_fifo0_ocap[3] I1=spi_slave_fifo0_oreg[3] I2=$abc$3421$n7 I3=$false O=$0\spi_slave_fifo0_oreg[7:0][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi_slave_fifo0_ocap[4] I1=spi_slave_fifo0_oreg[4] I2=$abc$3421$n7 I3=$false O=$0\spi_slave_fifo0_oreg[7:0][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi_slave_fifo0_ocap[5] I1=spi_slave_fifo0_oreg[5] I2=$abc$3421$n7 I3=$false O=$0\spi_slave_fifo0_oreg[7:0][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi_slave_fifo0_ocap[6] I1=spi_slave_fifo0_oreg[6] I2=$abc$3421$n7 I3=$false O=$0\spi_slave_fifo0_oreg[7:0][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi_slave_fifo0_ocap[7] I1=spi_slave_fifo0_oreg[7] I2=$abc$3421$n7 I3=$false O=$0\miso[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi_slave_fifo0_syncro1_staps[2][3] I1=$false I2=$false I3=$false O=$abc$3421$n5
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=divisor0_div_mem I1=$false I2=$false I3=$false O=$0\divisor0_div_mem[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi_slave_fifo0_bitcnt[1] I1=$false I2=$false I3=$false O=$0\spi_slave_fifo0_bitcnt[3:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_led0_reading I1=$false I2=$false I3=$false O=$0\recv_to_led0_fifobus_read[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=divisor0_clk_cnt[1] I1=$false I2=$false I3=$false O=$abc$3421$n236
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_addr[1] I1=$false I2=$false I3=$false O=$0\spi_slave_fifo0_fifo_fast1_addr[2:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[1][0] I1=spi_slave_fifo0_fifo_fast1_mem[5][0] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n229_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[0][0] I1=spi_slave_fifo0_fifo_fast1_mem[4][0] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=$abc$3421$n229_1 O=$abc$3421$n230_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[1][1] I1=spi_slave_fifo0_fifo_fast1_mem[5][1] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n231_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[0][1] I1=spi_slave_fifo0_fifo_fast1_mem[4][1] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=$abc$3421$n231_1 O=$abc$3421$n232_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[1][2] I1=spi_slave_fifo0_fifo_fast1_mem[5][2] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n233_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[0][2] I1=spi_slave_fifo0_fifo_fast1_mem[4][2] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=$abc$3421$n233_1 O=$abc$3421$n234_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[1][3] I1=spi_slave_fifo0_fifo_fast1_mem[5][3] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n235_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[0][3] I1=spi_slave_fifo0_fifo_fast1_mem[4][3] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=$abc$3421$n235_1 O=$abc$3421$n236_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[1][4] I1=spi_slave_fifo0_fifo_fast1_mem[5][4] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n237_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[0][4] I1=spi_slave_fifo0_fifo_fast1_mem[4][4] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=$abc$3421$n237_1 O=$abc$3421$n238
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[1][5] I1=spi_slave_fifo0_fifo_fast1_mem[5][5] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n239
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[0][5] I1=spi_slave_fifo0_fifo_fast1_mem[4][5] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=$abc$3421$n239 O=$abc$3421$n240
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[1][6] I1=spi_slave_fifo0_fifo_fast1_mem[5][6] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n241_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[0][6] I1=spi_slave_fifo0_fifo_fast1_mem[4][6] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=$abc$3421$n241_1 O=$abc$3421$n242
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[1][7] I1=spi_slave_fifo0_fifo_fast1_mem[5][7] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=spi_slave_fifo0_fifo_fast1_addr[2] O=$abc$3421$n243
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi_slave_fifo0_fifo_fast1_mem[0][7] I1=spi_slave_fifo0_fifo_fast1_mem[4][7] I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=$abc$3421$n243 O=$abc$3421$n244
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$false I1=$true I2=divisor0_clk_cnt[0] I3=$false O=$add$spi_slave_led.v:141$90_Y[0]
.attr src "spi_slave_led.v:141|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=divisor0_clk_cnt[0] CO=$auto$alumacc.cc:474:replace_alu$829.C[2] I0=$false I1=divisor0_clk_cnt[1]
.attr src "spi_slave_led.v:141|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divisor0_clk_cnt[2] I3=$auto$alumacc.cc:474:replace_alu$829.C[2] O=$add$spi_slave_led.v:141$90_Y[2]
.attr src "spi_slave_led.v:141|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$829.C[2] CO=$auto$alumacc.cc:474:replace_alu$829.C[3] I0=$false I1=divisor0_clk_cnt[2]
.attr src "spi_slave_led.v:141|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=divisor0_clk_cnt[3] I3=$auto$alumacc.cc:474:replace_alu$829.C[3] O=$add$spi_slave_led.v:141$90_Y[3]
.attr src "spi_slave_led.v:141|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=spi_slave_fifo0_bitcnt[0] I3=$false O=$abc$3421$n125
.attr src "spi_slave_led.v:271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=spi_slave_fifo0_bitcnt[0] CO=$auto$alumacc.cc:474:replace_alu$832.C[2] I0=$false I1=spi_slave_fifo0_bitcnt[1]
.attr src "spi_slave_led.v:271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi_slave_fifo0_bitcnt[2] I3=$auto$alumacc.cc:474:replace_alu$832.C[2] O=$abc$3421$n129
.attr src "spi_slave_led.v:271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$832.C[2] CO=$auto$alumacc.cc:474:replace_alu$832.C[3] I0=$false I1=spi_slave_fifo0_bitcnt[2]
.attr src "spi_slave_led.v:271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi_slave_fifo0_bitcnt[3] I3=$auto$alumacc.cc:474:replace_alu$832.C[3] O=$abc$3421$n131
.attr src "spi_slave_led.v:271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=spi_slave_fifo0_fifo_fast1_addr[0] I3=$false O=$abc$3421$n119
.attr src "spi_slave_led.v:347|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=spi_slave_fifo0_fifo_fast1_addr[0] CO=$auto$alumacc.cc:474:replace_alu$835.C[2] I0=$false I1=spi_slave_fifo0_fifo_fast1_addr[1]
.attr src "spi_slave_led.v:347|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi_slave_fifo0_fifo_fast1_addr[2] I3=$auto$alumacc.cc:474:replace_alu$835.C[2] O=$abc$3421$n122
.attr src "spi_slave_led.v:347|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=spi_slave_fifo0_fifo_fast1_addr[0] I2=$false I3=$true O=$abc$3421$n120
.attr src "spi_slave_led.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=spi_slave_fifo0_fifo_fast1_addr[0] CO=$auto$alumacc.cc:474:replace_alu$841.C[2] I0=spi_slave_fifo0_fifo_fast1_addr[1] I1=$true
.attr src "spi_slave_led.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=spi_slave_fifo0_fifo_fast1_addr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$841.C[2] O=$abc$3421$n123
.attr src "spi_slave_led.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[1][0] Q=spi_slave_fifo0_syncro0_staps[2][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[1][1] Q=spi_slave_fifo0_syncro0_staps[2][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[1][2] Q=spi_slave_fifo0_syncro0_staps[2][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[1][3] Q=spi_slave_fifo0_syncro0_staps[2][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[1][4] Q=spi_slave_fifo0_syncro0_staps[2][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[1][5] Q=spi_slave_fifo0_syncro0_staps[2][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[1][6] Q=spi_slave_fifo0_syncro0_staps[2][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[1][7] Q=spi_slave_fifo0_syncro0_staps[2][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[0][0] Q=spi_slave_fifo0_syncro0_staps[1][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[0][1] Q=spi_slave_fifo0_syncro0_staps[1][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[0][2] Q=spi_slave_fifo0_syncro0_staps[1][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[0][3] Q=spi_slave_fifo0_syncro0_staps[1][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[0][4] Q=spi_slave_fifo0_syncro0_staps[1][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[0][5] Q=spi_slave_fifo0_syncro0_staps[1][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[0][6] Q=spi_slave_fifo0_syncro0_staps[1][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro0_staps[0][7] Q=spi_slave_fifo0_syncro0_staps[1][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clock D=spi_slave_fifo0_readpath_write_data[0] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_readpath_write_data[1] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_readpath_write_data[2] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_readpath_write_data[3] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_readpath_write_data[4] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[0][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_readpath_write_data[5] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[0][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_readpath_write_data[6] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[0][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_readpath_write_data[7] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[0][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clock D=spi_slave_fifo0_b2[3] Q=spi_slave_fifo0_syncro1_staps[0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_icap[0] Q=spi_slave_fifo0_syncro0_staps[0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_icap[1] Q=spi_slave_fifo0_syncro0_staps[0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_icap[2] Q=spi_slave_fifo0_syncro0_staps[0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_icap[3] Q=spi_slave_fifo0_syncro0_staps[0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_icap[4] Q=spi_slave_fifo0_syncro0_staps[0][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_icap[5] Q=spi_slave_fifo0_syncro0_staps[0][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_icap[6] Q=spi_slave_fifo0_syncro0_staps[0][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_icap[7] Q=spi_slave_fifo0_syncro0_staps[0][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=divisor0_div_mem D=$abc$3421$n104 E=recv_to_led0_reading Q=leds[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=divisor0_div_mem D=$abc$3421$n106 E=recv_to_led0_reading Q=leds[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=divisor0_div_mem D=$abc$3421$n108 E=recv_to_led0_reading Q=leds[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=divisor0_div_mem D=$abc$3421$n110 E=recv_to_led0_reading Q=leds[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=divisor0_div_mem D=$abc$3421$n112 E=recv_to_led0_reading Q=leds[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=divisor0_div_mem D=$abc$3421$n114 E=recv_to_led0_reading Q=leds[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=divisor0_div_mem D=$abc$3421$n116 E=recv_to_led0_reading Q=leds[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=divisor0_div_mem D=$abc$3421$n118 E=recv_to_led0_reading Q=leds[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[6][0] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[7][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[6][1] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[7][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[6][2] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[7][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[6][3] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[7][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[6][4] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[7][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[6][5] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[7][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[6][6] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[7][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[6][7] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[7][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[0][0] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[1][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[0][1] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[1][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[0][2] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[1][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[0][3] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[1][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[0][4] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[1][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[0][5] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[1][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[0][6] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[1][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[0][7] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[1][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro1_staps[1][3] Q=spi_slave_fifo0_syncro1_staps[2][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo0_syncro1_staps[0][3] Q=spi_slave_fifo0_syncro1_staps[1][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[3][0] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[4][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[3][1] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[4][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[3][2] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[4][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[3][3] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[4][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[3][4] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[4][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[3][5] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[4][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[3][6] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[4][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[3][7] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[4][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[5][0] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[6][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[5][1] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[6][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[5][2] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[6][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[5][3] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[6][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[5][4] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[6][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[5][5] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[6][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[5][6] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[6][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[5][7] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[6][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[2][0] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[3][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[2][1] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[3][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[2][2] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[3][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[2][3] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[3][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[2][4] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[3][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[2][5] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[3][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[2][6] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[3][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[2][7] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[3][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[1][0] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[2][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[1][1] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[2][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[1][2] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[2][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[1][3] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[2][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[1][4] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[2][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[1][5] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[2][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[1][6] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[2][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[1][7] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[2][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[4][0] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[5][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[4][1] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[5][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[4][2] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[5][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[4][3] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[5][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[4][4] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[5][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[4][5] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[5][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[4][6] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[5][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_fifo_fast1_mem[4][7] E=spi_slave_fifo0_readpath_write Q=spi_slave_fifo0_fifo_fast1_mem[5][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFN C=cs D=$true Q=spi_slave_fifo0_spi_start
.attr src "spi_slave_led.v:382|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFE C=clock D=$0\spi_slave_fifo0_fifo_fast1_addr[2:0][0] E=$abc$3421$n30 Q=spi_slave_fifo0_fifo_fast1_addr[0]
.attr src "spi_slave_led.v:323|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\spi_slave_fifo0_fifo_fast1_addr[2:0][1] E=$abc$3421$n44 Q=spi_slave_fifo0_fifo_fast1_addr[1]
.attr src "spi_slave_led.v:323|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\spi_slave_fifo0_fifo_fast1_addr[2:0][2] E=$abc$3421$n30 Q=spi_slave_fifo0_fifo_fast1_addr[2]
.attr src "spi_slave_led.v:323|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$abc$3421$n1 E=$abc$3421$n47 Q=$abc$3421$n2
.attr src "spi_slave_led.v:323|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=sck D=$0\miso[0:0] Q=miso
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=mosi Q=spi_slave_fifo0_ireg[0]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=spi_slave_fifo0_ireg[0] Q=spi_slave_fifo0_ireg[1]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=spi_slave_fifo0_ireg[1] Q=spi_slave_fifo0_ireg[2]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=spi_slave_fifo0_ireg[2] Q=spi_slave_fifo0_ireg[3]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=spi_slave_fifo0_ireg[3] Q=spi_slave_fifo0_ireg[4]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=spi_slave_fifo0_ireg[4] Q=spi_slave_fifo0_ireg[5]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=spi_slave_fifo0_ireg[5] Q=spi_slave_fifo0_ireg[6]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sck D=spi_slave_fifo0_ocap[0] Q=spi_slave_fifo0_oreg[1] R=$abc$3421$n7
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo0_oreg[7:0][2] Q=spi_slave_fifo0_oreg[2]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo0_oreg[7:0][3] Q=spi_slave_fifo0_oreg[3]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo0_oreg[7:0][4] Q=spi_slave_fifo0_oreg[4]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo0_oreg[7:0][5] Q=spi_slave_fifo0_oreg[5]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo0_oreg[7:0][6] Q=spi_slave_fifo0_oreg[6]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo0_oreg[7:0][7] Q=spi_slave_fifo0_oreg[7]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=sck D=mosi E=$0\spi_slave_fifo0_b2[3:0][3] Q=spi_slave_fifo0_icap[0]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sck D=spi_slave_fifo0_ireg[0] E=$0\spi_slave_fifo0_b2[3:0][3] Q=spi_slave_fifo0_icap[1]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sck D=spi_slave_fifo0_ireg[1] E=$0\spi_slave_fifo0_b2[3:0][3] Q=spi_slave_fifo0_icap[2]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sck D=spi_slave_fifo0_ireg[2] E=$0\spi_slave_fifo0_b2[3:0][3] Q=spi_slave_fifo0_icap[3]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sck D=spi_slave_fifo0_ireg[3] E=$0\spi_slave_fifo0_b2[3:0][3] Q=spi_slave_fifo0_icap[4]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sck D=spi_slave_fifo0_ireg[4] E=$0\spi_slave_fifo0_b2[3:0][3] Q=spi_slave_fifo0_icap[5]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sck D=spi_slave_fifo0_ireg[5] E=$0\spi_slave_fifo0_b2[3:0][3] Q=spi_slave_fifo0_icap[6]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sck D=spi_slave_fifo0_ireg[6] E=$0\spi_slave_fifo0_b2[3:0][3] Q=spi_slave_fifo0_icap[7]
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_syncro1_staps[2][3] E=$abc$3421$n50 Q=spi_slave_fifo0_gotit
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_syncro0_staps[2][0] E=$abc$3421$n48 Q=spi_slave_fifo0_readpath_write_data[0]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_syncro0_staps[2][1] E=$abc$3421$n48 Q=spi_slave_fifo0_readpath_write_data[1]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_syncro0_staps[2][2] E=$abc$3421$n48 Q=spi_slave_fifo0_readpath_write_data[2]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_syncro0_staps[2][3] E=$abc$3421$n48 Q=spi_slave_fifo0_readpath_write_data[3]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_syncro0_staps[2][4] E=$abc$3421$n48 Q=spi_slave_fifo0_readpath_write_data[4]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_syncro0_staps[2][5] E=$abc$3421$n48 Q=spi_slave_fifo0_readpath_write_data[5]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_syncro0_staps[2][6] E=$abc$3421$n48 Q=spi_slave_fifo0_readpath_write_data[6]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=spi_slave_fifo0_syncro0_staps[2][7] E=$abc$3421$n48 Q=spi_slave_fifo0_readpath_write_data[7]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$3421$n48 Q=spi_slave_fifo0_ocap[0]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$3421$n48 Q=spi_slave_fifo0_ocap[1]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$3421$n48 Q=spi_slave_fifo0_ocap[2]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$3421$n48 Q=spi_slave_fifo0_ocap[3]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$3421$n48 Q=spi_slave_fifo0_ocap[4]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$3421$n48 Q=spi_slave_fifo0_ocap[5]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$3421$n48 Q=spi_slave_fifo0_ocap[6]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$3421$n48 Q=spi_slave_fifo0_ocap[7]
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clock D=$abc$3421$n48 Q=spi_slave_fifo0_readpath_write R=$abc$3421$n5
.attr src "spi_slave_led.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clock D=$0\divisor0_div_mem[0:0] E=divisor0_clk_cnt[3] Q=divisor0_div_mem
.attr src "spi_slave_led.v:135|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clock D=$add$spi_slave_led.v:141$90_Y[0] Q=divisor0_clk_cnt[0] R=divisor0_clk_cnt[3]
.attr src "spi_slave_led.v:135|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clock D=$abc$3421$n236 E=$abc$3421$n53 Q=divisor0_clk_cnt[1] R=divisor0_clk_cnt[3]
.attr src "spi_slave_led.v:135|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clock D=$add$spi_slave_led.v:141$90_Y[2] Q=divisor0_clk_cnt[2] R=divisor0_clk_cnt[3]
.attr src "spi_slave_led.v:135|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$spi_slave_led.v:141$90_Y[3] Q=divisor0_clk_cnt[3] R=divisor0_clk_cnt[3]
.attr src "spi_slave_led.v:135|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=divisor0_div_mem D=$0\recv_to_led0_fifobus_read[0:0] E=$abc$3421$n55 Q=recv_to_led0_fifobus_read
.attr src "spi_slave_led.v:120|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=divisor0_div_mem D=$abc$3421$n2 Q=recv_to_led0_reading R=recv_to_led0_reading
.attr src "spi_slave_led.v:120|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFR C=sck D=$0\spi_slave_fifo0_bitcnt[3:0][0] Q=spi_slave_fifo0_bitcnt[0] R=cs
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sck D=$0\spi_slave_fifo0_bitcnt[3:0][1] E=spi_slave_fifo0_bitcnt[0] Q=spi_slave_fifo0_bitcnt[1] R=cs
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sck D=$0\spi_slave_fifo0_bitcnt[3:0][2] Q=spi_slave_fifo0_bitcnt[2] R=cs
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sck D=$0\spi_slave_fifo0_bitcnt[3:0][3] Q=spi_slave_fifo0_bitcnt[3] R=cs
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sck D=$0\spi_slave_fifo0_b2[3:0][3] Q=spi_slave_fifo0_b2[3] R=cs
.attr src "spi_slave_led.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.names divisor0_div_mem clk_div
1 1
.names $false spi_slave_fifo0_b2[0]
1 1
.names $false spi_slave_fifo0_b2[1]
1 1
.names $false spi_slave_fifo0_b2[2]
1 1
.names $false spi_slave_fifo0_b3[0]
1 1
.names $false spi_slave_fifo0_b3[1]
1 1
.names $false spi_slave_fifo0_b3[2]
1 1
.names spi_slave_fifo0_syncro1_staps[2][3] spi_slave_fifo0_b3[3]
1 1
.names recv_to_led0_fifobus_read spi_slave_fifo0_fifo_fast1_fbus_read
1 1
.names spi_slave_fifo0_syncro0_staps[2][0] spi_slave_fifo0_icaps[0]
1 1
.names spi_slave_fifo0_syncro0_staps[2][1] spi_slave_fifo0_icaps[1]
1 1
.names spi_slave_fifo0_syncro0_staps[2][2] spi_slave_fifo0_icaps[2]
1 1
.names spi_slave_fifo0_syncro0_staps[2][3] spi_slave_fifo0_icaps[3]
1 1
.names spi_slave_fifo0_syncro0_staps[2][4] spi_slave_fifo0_icaps[4]
1 1
.names spi_slave_fifo0_syncro0_staps[2][5] spi_slave_fifo0_icaps[5]
1 1
.names spi_slave_fifo0_syncro0_staps[2][6] spi_slave_fifo0_icaps[6]
1 1
.names spi_slave_fifo0_syncro0_staps[2][7] spi_slave_fifo0_icaps[7]
1 1
.names $undef spi_slave_fifo0_ireg[7]
1 1
.names $false spi_slave_fifo0_oreg[0]
1 1
.names $false spi_slave_fifo0_syncro1_staps[0][0]
1 1
.names $false spi_slave_fifo0_syncro1_staps[0][1]
1 1
.names $false spi_slave_fifo0_syncro1_staps[0][2]
1 1
.names $false spi_slave_fifo0_syncro1_staps[1][0]
1 1
.names $false spi_slave_fifo0_syncro1_staps[1][1]
1 1
.names $false spi_slave_fifo0_syncro1_staps[1][2]
1 1
.names $false spi_slave_fifo0_syncro1_staps[2][0]
1 1
.names $false spi_slave_fifo0_syncro1_staps[2][1]
1 1
.names $false spi_slave_fifo0_syncro1_staps[2][2]
1 1
.names cs spibus_csn
1 1
.end
