{"vcs1":{"timestamp_begin":1762582032.106145726, "rt":1.41, "ut":1.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1762582033.585958330, "rt":0.35, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1762582033.997170862, "rt":0.29, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1762582031.625578526}
{"VCS_COMP_START_TIME": 1762582031.625578526}
{"VCS_COMP_END_TIME": 1762582310.093451937}
{"VCS_USER_OPTIONS": "-full64 -R -gui -debug_pp -sverilog +v2k +define+DDR4_2G_X8 arch_package.sv proj_package.sv interface.sv StateTable.svp MemoryArray.svp ddr4_model.svp tb.sv"}
{"vcs1": {"peak_mem": 1201275}}
{"stitch_vcselab": {"peak_mem": 1201495}}
