
<html><head><title>Exceptions in Data Import by Verilog In</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="smeghna" />
<meta name="CreateDate" content="2023-10-03" />
<meta name="CreateTime" content="1696337841" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use Verilog In to import a design from Verilog Hardware Description Language (HDL) format into the OpenAccess database format" />
<meta name="DocTitle" content="Verilog In User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Exceptions in Data Import by Verilog In" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="verinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-03" />
<meta name="ModifiedTime" content="1696337841" />
<meta name="NextFile" content="chap1_re_Output_Files_Created_by_Verilog_In.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1_re_Parameters_and_Defparams_in_Verilog_In.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Verilog In User Guide -- Exceptions in Data Import by Verilog In" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="verinuserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verinuserTOC.html">Contents</a></li><li><a class="prev" href="chap1_re_Parameters_and_Defparams_in_Verilog_In.html" title="Parameters and Defparams in Verilog In">Parameters and Defparams in Ve ...</a></li><li style="float: right;"><a class="viewPrint" href="verinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_re_Output_Files_Created_by_Verilog_In.html" title="Output Files Created by Verilog In">Output Files Created by Verilo ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Verilog In User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re_Exceptions_in_Data_Import_by_Verilog_In" title="Exceptions in Data Import by Verilog In"></a><h2>
<a id="pgfId-1015341"></a>Exceptions in Data Import by Verilog In</h2>

<p>
<a id="pgfId-1015328"></a>This topic describes data that is not imported by Verilog In.</p>
<ul><li>
<a id="pgfId-1015329"></a>If Verilog In finds a cell in a reference library that has the same name as the module, Verilog In checks the names, the number of ports, and the port direction of both the module and the existing cell and does not import the module.<br />
<a id="pgfId-1015330"></a>If any of these do not match, Verilog In reports an error in the <code>verilogIn.log</code> file. </li><li>
<a id="pgfId-1015332"></a>If your design refers to library modules that have identical names, Verilog In imports only the first module found. <br />
<a id="pgfId-1015333"></a>Therefore, if you want to import both modules, you must change the name and the references of one module. You cannot use the Verilog-XL command-line option<em> </em><code>+liborder</code> as a work around because Verilog In does not support that option.</li><li>
<a id="pgfId-1015334"></a>If Verilog In finds a cell in the target library that has the same name and same view as the module, Verilog In does not import the module unless the <em>Overwrite Existing Views</em><em> </em>option is <code>on</code>.</li><li>
<a id="pgfId-1033171"></a>If Verilog In finds the symbol view of a cell in the target library, it does not import the symbol view unless an appropriate value is set for the <em>Overwrite Symbol Views</em><em> </em>option.</li><li>
<a id="pgfId-1015335"></a>If Verilog In identifies a module as structural, Verilog In does not import any comments inside or outside the module definition boundaries.</li><li>
<a id="pgfId-1015336"></a>If Verilog In identifies a module as functional, Verilog In does not import any text from within the module or text that follows the <code>endmodule</code> keyword, except for &#39;<code>endcelldefine</code><em>. </em><br />
<a id="pgfId-1015337"></a>Compiler directives that precede the module definition are shown in the functional view. Except for &#39;<code>endcelldefine</code>, compiler directives that follow the <code>endmodule</code> keyword are imported into different cells.</li><li>
<a id="pgfId-1015338"></a>Verilog In does not import modules that are split across multiple files.</li><li>
<a id="pgfId-1015340"></a>Verilog In imports modules with parameterized ports as functional views but does not create a symbol for them.</li></ul>










<p>
<a id="pgfId-1015342"></a>Before using Verilog In, be aware of the following problem that might result in loss of data.</p>

<div class="webflare-information-macro webflare-macro-warning">
<a id="pgfId-1015344"></a>
If you try to backannotate a design after it has been imported, net names and module names might be different from the original Verilog design.</div>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1_re_Parameters_and_Defparams_in_Verilog_In.html" id="prev" title="Parameters and Defparams in Verilog In">Parameters and Defparams in Ve ...</a></em></b><b><em><a href="chap1_re_Output_Files_Created_by_Verilog_In.html" id="nex" title="Output Files Created by Verilog In">Output Files Created by Verilo ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>