##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for CyBUS_CLK(routed)
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK(routed):R)
		5.2::Critical Path Report for (CyBUS_CLK(routed):R vs. Clock_1:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK(routed):R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_1            | Frequency: 50.02 MHz  | Target: 0.00 MHz   | 
Clock: CyBUS_CLK          | Frequency: 50.02 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(routed)  | Frequency: 43.75 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Clock_1            41666.7          21674        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK(routed)  41666.7          36070        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)  Clock_1            41666.7          4412         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)  CyBUS_CLK(routed)  41666.7          18808        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase     
------------  ------------  -------------------  
A(0)_PAD      31423         Clock_1:R            
A_inv(0)_PAD  60988         CyBUS_CLK(routed):R  
A_inv(0)_PAD  43725         CyBUS_CLK:R          
A_inv(0)_PAD  32530         Clock_1:R            
B(0)_PAD      61010         CyBUS_CLK(routed):R  
B(0)_PAD      43748         CyBUS_CLK:R          
B(0)_PAD      31154         Clock_1:R            
B_inv(0)_PAD  60541         CyBUS_CLK(routed):R  
B_inv(0)_PAD  43279         CyBUS_CLK:R          
B_inv(0)_PAD  30984         Clock_1:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 50.02 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_5
Path End       : Net_20_1/main_1
Capture Clock  : Net_20_1/clock_0
Path slack     : 21674p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#240000 vs. Clock_1:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16483
-------------------------------------   ----- 
End-of-path arrival time (ps)           16483
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_5  controlcell1   2050   2050  21674  RISE       1
Net_313_split/main_11            macrocell1     2333   4383  21674  RISE       1
Net_313_split/q                  macrocell1     3350   7733  21674  RISE       1
Net_313/main_4                   macrocell3     2298  10030  21674  RISE       1
Net_313/q                        macrocell3     3350  13380  21674  RISE       1
Net_20_1/main_1                  macrocell8     3102  16483  21674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 50.02 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_5
Path End       : Net_20_1/main_1
Capture Clock  : Net_20_1/clock_0
Path slack     : 21674p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#240000 vs. Clock_1:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16483
-------------------------------------   ----- 
End-of-path arrival time (ps)           16483
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_5  controlcell1   2050   2050  21674  RISE       1
Net_313_split/main_11            macrocell1     2333   4383  21674  RISE       1
Net_313_split/q                  macrocell1     3350   7733  21674  RISE       1
Net_313/main_4                   macrocell3     2298  10030  21674  RISE       1
Net_313/q                        macrocell3     3350  13380  21674  RISE       1
Net_20_1/main_1                  macrocell8     3102  16483  21674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK(routed)
***********************************************
Clock: CyBUS_CLK(routed)
Frequency: 43.75 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_4/main_0
Capture Clock  : Net_186_4/clock_0
Path slack     : 18808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15493
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53650

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                       19344
-------------------------------------   ----- 
End-of-path arrival time (ps)           34843
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q           macrocell14   1250  16748  18808  RISE       1
Net_313_split/main_2  macrocell1    4897  21645  18808  RISE       1
Net_313_split/q       macrocell1    3350  24995  18808  RISE       1
Net_313/main_4        macrocell3    2298  27293  18808  RISE       1
Net_313/q             macrocell3    3350  30643  18808  RISE       1
Net_186_4/main_0      macrocell13   4200  34843  18808  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_4/clock_0                                       macrocell13      3326  15493  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK(routed):R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_4/main_0
Capture Clock  : Net_186_4/clock_0
Path slack     : 18808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15493
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53650

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                       19344
-------------------------------------   ----- 
End-of-path arrival time (ps)           34843
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q           macrocell14   1250  16748  18808  RISE       1
Net_313_split/main_2  macrocell1    4897  21645  18808  RISE       1
Net_313_split/q       macrocell1    3350  24995  18808  RISE       1
Net_313/main_4        macrocell3    2298  27293  18808  RISE       1
Net_313/q             macrocell3    3350  30643  18808  RISE       1
Net_186_4/main_0      macrocell13   4200  34843  18808  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_4/clock_0                                       macrocell13      3326  15493  RISE       1


5.2::Critical Path Report for (CyBUS_CLK(routed):R vs. Clock_1:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_20_1/main_1
Capture Clock  : Net_20_1/clock_0
Path slack     : 4412p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK(routed):R#240000 vs. Clock_1:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                       18247
-------------------------------------   ----- 
End-of-path arrival time (ps)           33745
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q           macrocell14   1250  16748   4412  RISE       1
Net_313_split/main_2  macrocell1    4897  21645   4412  RISE       1
Net_313_split/q       macrocell1    3350  24995   4412  RISE       1
Net_313/main_4        macrocell3    2298  27293   4412  RISE       1
Net_313/q             macrocell3    3350  30643   4412  RISE       1
Net_20_1/main_1       macrocell8    3102  33745   4412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK(routed):R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_5
Path End       : Net_186_4/main_0
Capture Clock  : Net_186_4/clock_0
Path slack     : 36070p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         15493
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             53650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17580
-------------------------------------   ----- 
End-of-path arrival time (ps)           17580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_5  controlcell1   2050   2050  36070  RISE       1
Net_313_split/main_11            macrocell1     2333   4383  36070  RISE       1
Net_313_split/q                  macrocell1     3350   7733  36070  RISE       1
Net_313/main_4                   macrocell3     2298  10030  36070  RISE       1
Net_313/q                        macrocell3     3350  13380  36070  RISE       1
Net_186_4/main_0                 macrocell13    4200  17580  36070  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_4/clock_0                                       macrocell13      3326  15493  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_5
Path End       : Net_20_1/main_1
Capture Clock  : Net_20_1/clock_0
Path slack     : 21674p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#240000 vs. Clock_1:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16483
-------------------------------------   ----- 
End-of-path arrival time (ps)           16483
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_5  controlcell1   2050   2050  21674  RISE       1
Net_313_split/main_11            macrocell1     2333   4383  21674  RISE       1
Net_313_split/q                  macrocell1     3350   7733  21674  RISE       1
Net_313/main_4                   macrocell3     2298  10030  21674  RISE       1
Net_313/q                        macrocell3     3350  13380  21674  RISE       1
Net_20_1/main_1                  macrocell8     3102  16483  21674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_0/q
Path End       : Net_20_1/main_2
Capture Clock  : Net_20_1/clock_0
Path slack     : 9999991760p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_0/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name         model name   delay     AT       slack  edge  Fanout
---------------  -----------  -----  -----  ----------  ----  ------
Net_20_0/q       macrocell9    1250   1250  9999991760  RISE       1
Net_20_1/main_2  macrocell8    3480   4730  9999991760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_20_1/main_1
Capture Clock  : Net_20_1/clock_0
Path slack     : 4412p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK(routed):R#240000 vs. Clock_1:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                       18247
-------------------------------------   ----- 
End-of-path arrival time (ps)           33745
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q           macrocell14   1250  16748   4412  RISE       1
Net_313_split/main_2  macrocell1    4897  21645   4412  RISE       1
Net_313_split/q       macrocell1    3350  24995   4412  RISE       1
Net_313/main_4        macrocell3    2298  27293   4412  RISE       1
Net_313/q             macrocell3    3350  30643   4412  RISE       1
Net_20_1/main_1       macrocell8    3102  33745   4412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_20_0/main_1
Capture Clock  : Net_20_0/clock_0
Path slack     : 4412p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK(routed):R#240000 vs. Clock_1:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                       18247
-------------------------------------   ----- 
End-of-path arrival time (ps)           33745
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q           macrocell14   1250  16748   4412  RISE       1
Net_313_split/main_2  macrocell1    4897  21645   4412  RISE       1
Net_313_split/q       macrocell1    3350  24995   4412  RISE       1
Net_313/main_4        macrocell3    2298  27293   4412  RISE       1
Net_313/q             macrocell3    3350  30643   4412  RISE       1
Net_20_0/main_1       macrocell9    3102  33745   4412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_0/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_4/main_0
Capture Clock  : Net_186_4/clock_0
Path slack     : 18808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15493
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53650

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                       19344
-------------------------------------   ----- 
End-of-path arrival time (ps)           34843
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q           macrocell14   1250  16748  18808  RISE       1
Net_313_split/main_2  macrocell1    4897  21645  18808  RISE       1
Net_313_split/q       macrocell1    3350  24995  18808  RISE       1
Net_313/main_4        macrocell3    2298  27293  18808  RISE       1
Net_313/q             macrocell3    3350  30643  18808  RISE       1
Net_186_4/main_0      macrocell13   4200  34843  18808  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_4/clock_0                                       macrocell13      3326  15493  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_7/main_0
Capture Clock  : Net_186_7/clock_0
Path slack     : 18827p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                       19329
-------------------------------------   ----- 
End-of-path arrival time (ps)           34828
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q           macrocell14   1250  16748  18808  RISE       1
Net_313_split/main_2  macrocell1    4897  21645  18808  RISE       1
Net_313_split/q       macrocell1    3350  24995  18808  RISE       1
Net_313/main_4        macrocell3    2298  27293  18808  RISE       1
Net_313/q             macrocell3    3350  30643  18808  RISE       1
Net_186_7/main_0      macrocell10   4185  34828  18827  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_7/clock_0                                       macrocell10      3331  15498  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_3/main_0
Capture Clock  : Net_186_3/clock_0
Path slack     : 18827p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                       19329
-------------------------------------   ----- 
End-of-path arrival time (ps)           34828
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q           macrocell14   1250  16748  18808  RISE       1
Net_313_split/main_2  macrocell1    4897  21645  18808  RISE       1
Net_313_split/q       macrocell1    3350  24995  18808  RISE       1
Net_313/main_4        macrocell3    2298  27293  18808  RISE       1
Net_313/q             macrocell3    3350  30643  18808  RISE       1
Net_186_3/main_0      macrocell14   4185  34828  18827  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_2/main_0
Capture Clock  : Net_186_2/clock_0
Path slack     : 18827p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                       19329
-------------------------------------   ----- 
End-of-path arrival time (ps)           34828
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q           macrocell14   1250  16748  18808  RISE       1
Net_313_split/main_2  macrocell1    4897  21645  18808  RISE       1
Net_313_split/q       macrocell1    3350  24995  18808  RISE       1
Net_313/main_4        macrocell3    2298  27293  18808  RISE       1
Net_313/q             macrocell3    3350  30643  18808  RISE       1
Net_186_2/main_0      macrocell15   4185  34828  18827  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_2/clock_0                                       macrocell15      3331  15498  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_6/main_0
Capture Clock  : Net_186_6/clock_0
Path slack     : 18886p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 14475
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     52632

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                       18247
-------------------------------------   ----- 
End-of-path arrival time (ps)           33746
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q           macrocell14   1250  16748  18808  RISE       1
Net_313_split/main_2  macrocell1    4897  21645  18808  RISE       1
Net_313_split/q       macrocell1    3350  24995  18808  RISE       1
Net_313/main_4        macrocell3    2298  27293  18808  RISE       1
Net_313/q             macrocell3    3350  30643  18808  RISE       1
Net_186_6/main_0      macrocell11   3103  33746  18886  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_6/clock_0                                       macrocell11      2308  14475  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_0/main_0
Capture Clock  : Net_186_0/clock_0
Path slack     : 18886p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 14475
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     52632

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                       18247
-------------------------------------   ----- 
End-of-path arrival time (ps)           33746
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q           macrocell14   1250  16748  18808  RISE       1
Net_313_split/main_2  macrocell1    4897  21645  18808  RISE       1
Net_313_split/q       macrocell1    3350  24995  18808  RISE       1
Net_313/main_4        macrocell3    2298  27293  18808  RISE       1
Net_313/q             macrocell3    3350  30643  18808  RISE       1
Net_186_0/main_0      macrocell17   3103  33746  18886  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_0/clock_0                                       macrocell17      2308  14475  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_5/main_0
Capture Clock  : Net_186_5/clock_0
Path slack     : 18954p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                       19202
-------------------------------------   ----- 
End-of-path arrival time (ps)           34701
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q           macrocell14   1250  16748  18808  RISE       1
Net_313_split/main_2  macrocell1    4897  21645  18808  RISE       1
Net_313_split/q       macrocell1    3350  24995  18808  RISE       1
Net_313/main_4        macrocell3    2298  27293  18808  RISE       1
Net_313/q             macrocell3    3350  30643  18808  RISE       1
Net_186_5/main_0      macrocell12   4058  34701  18954  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_5/clock_0                                       macrocell12      3331  15498  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_1/main_0
Capture Clock  : Net_186_1/clock_0
Path slack     : 18954p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                       19202
-------------------------------------   ----- 
End-of-path arrival time (ps)           34701
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q           macrocell14   1250  16748  18808  RISE       1
Net_313_split/main_2  macrocell1    4897  21645  18808  RISE       1
Net_313_split/q       macrocell1    3350  24995  18808  RISE       1
Net_313/main_4        macrocell3    2298  27293  18808  RISE       1
Net_313/q             macrocell3    3350  30643  18808  RISE       1
Net_186_1/main_0      macrocell16   4058  34701  18954  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_1/clock_0                                       macrocell16      3331  15498  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_6/main_5
Capture Clock  : Net_186_6/clock_0
Path slack     : 30417p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 14475
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     52632

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        6717
-------------------------------------   ----- 
End-of-path arrival time (ps)           22215
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q       macrocell14   1250  16748  18808  RISE       1
Net_186_6/main_5  macrocell11   5467  22215  30417  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_6/clock_0                                       macrocell11      2308  14475  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_1/q
Path End       : Net_186_6/main_7
Capture Clock  : Net_186_6/clock_0
Path slack     : 30451p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 14475
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     52632

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        6682
-------------------------------------   ----- 
End-of-path arrival time (ps)           22180
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_1/clock_0                                       macrocell16      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_1/q       macrocell16   1250  16748  18828  RISE       1
Net_186_6/main_7  macrocell11   5432  22180  30451  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_6/clock_0                                       macrocell11      2308  14475  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_5/q
Path End       : Net_186_6/main_3
Capture Clock  : Net_186_6/clock_0
Path slack     : 30750p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 14475
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     52632

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        6384
-------------------------------------   ----- 
End-of-path arrival time (ps)           21882
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_5/clock_0                                       macrocell12      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_5/q       macrocell12   1250  16748  19133  RISE       1
Net_186_6/main_3  macrocell11   5134  21882  30750  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_6/clock_0                                       macrocell11      2308  14475  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_4/q
Path End       : Net_186_6/main_4
Capture Clock  : Net_186_6/clock_0
Path slack     : 31844p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 14475
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     52632

Launch Clock Arrival Time                       0
+ Clock path delay                      15493
+ Data path delay                        5295
-------------------------------------   ----- 
End-of-path arrival time (ps)           20788
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_4/clock_0                                       macrocell13      3326  15493  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_4/q       macrocell13   1250  16743  19520  RISE       1
Net_186_6/main_4  macrocell11   4045  20788  31844  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_6/clock_0                                       macrocell11      2308  14475  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_2/q
Path End       : Net_186_6/main_6
Capture Clock  : Net_186_6/clock_0
Path slack     : 31933p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 14475
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     52632

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        5201
-------------------------------------   ----- 
End-of-path arrival time (ps)           20699
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_2/clock_0                                       macrocell15      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_2/q       macrocell15   1250  16748  19755  RISE       1
Net_186_6/main_6  macrocell11   3951  20699  31933  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_6/clock_0                                       macrocell11      2308  14475  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_5/main_7
Capture Clock  : Net_186_5/clock_0
Path slack     : 32653p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      14475
+ Data path delay                        6527
-------------------------------------   ----- 
End-of-path arrival time (ps)           21002
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_0/clock_0                                       macrocell17      2308  14475  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_0/q       macrocell17   1250  15725  21810  RISE       1
Net_186_5/main_7  macrocell12   5277  21002  32653  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_5/clock_0                                       macrocell12      3331  15498  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_1/main_3
Capture Clock  : Net_186_1/clock_0
Path slack     : 32653p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      14475
+ Data path delay                        6527
-------------------------------------   ----- 
End-of-path arrival time (ps)           21002
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_0/clock_0                                       macrocell17      2308  14475  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_0/q       macrocell17   1250  15725  21810  RISE       1
Net_186_1/main_3  macrocell16   5277  21002  32653  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_1/clock_0                                       macrocell16      3331  15498  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_4/main_6
Capture Clock  : Net_186_4/clock_0
Path slack     : 33200p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15493
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53650

Launch Clock Arrival Time                       0
+ Clock path delay                      14475
+ Data path delay                        5975
-------------------------------------   ----- 
End-of-path arrival time (ps)           20450
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_0/clock_0                                       macrocell17      2308  14475  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_0/q       macrocell17   1250  15725  21810  RISE       1
Net_186_4/main_6  macrocell13   4725  20450  33200  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_4/clock_0                                       macrocell13      3326  15493  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_7/main_6
Capture Clock  : Net_186_7/clock_0
Path slack     : 33484p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4673
-------------------------------------   ----- 
End-of-path arrival time (ps)           20171
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q       macrocell14   1250  16748  18808  RISE       1
Net_186_7/main_6  macrocell10   3423  20171  33484  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_7/clock_0                                       macrocell10      3331  15498  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_3/main_2
Capture Clock  : Net_186_3/clock_0
Path slack     : 33484p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4673
-------------------------------------   ----- 
End-of-path arrival time (ps)           20171
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q       macrocell14   1250  16748  18808  RISE       1
Net_186_3/main_2  macrocell14   3423  20171  33484  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_5/main_4
Capture Clock  : Net_186_5/clock_0
Path slack     : 33486p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4671
-------------------------------------   ----- 
End-of-path arrival time (ps)           20169
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q       macrocell14   1250  16748  18808  RISE       1
Net_186_5/main_4  macrocell12   3421  20169  33486  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_5/clock_0                                       macrocell12      3331  15498  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_4/q
Path End       : Net_186_4/main_2
Capture Clock  : Net_186_4/clock_0
Path slack     : 33486p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15493
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53650

Launch Clock Arrival Time                       0
+ Clock path delay                      15493
+ Data path delay                        4671
-------------------------------------   ----- 
End-of-path arrival time (ps)           20164
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_4/clock_0                                       macrocell13      3326  15493  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_4/q       macrocell13   1250  16743  19520  RISE       1
Net_186_4/main_2  macrocell13   3421  20164  33486  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_4/clock_0                                       macrocell13      3326  15493  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_4/q
Path End       : Net_186_7/main_5
Capture Clock  : Net_186_7/clock_0
Path slack     : 33493p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15493
+ Data path delay                        4668
-------------------------------------   ----- 
End-of-path arrival time (ps)           20161
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_4/clock_0                                       macrocell13      3326  15493  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_4/q       macrocell13   1250  16743  19520  RISE       1
Net_186_7/main_5  macrocell10   3418  20161  33493  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_7/clock_0                                       macrocell10      3331  15498  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_4/main_3
Capture Clock  : Net_186_4/clock_0
Path slack     : 33613p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15493
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53650

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4539
-------------------------------------   ----- 
End-of-path arrival time (ps)           20037
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_3/q       macrocell14   1250  16748  18808  RISE       1
Net_186_4/main_3  macrocell13   3289  20037  33613  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_4/clock_0                                       macrocell13      3326  15493  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_4/q
Path End       : Net_186_5/main_3
Capture Clock  : Net_186_5/clock_0
Path slack     : 33613p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15493
+ Data path delay                        4548
-------------------------------------   ----- 
End-of-path arrival time (ps)           20042
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_4/clock_0                                       macrocell13      3326  15493  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_4/q       macrocell13   1250  16743  19520  RISE       1
Net_186_5/main_3  macrocell12   3298  20042  33613  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_5/clock_0                                       macrocell12      3331  15498  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_7/main_9
Capture Clock  : Net_186_7/clock_0
Path slack     : 33662p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      14475
+ Data path delay                        5518
-------------------------------------   ----- 
End-of-path arrival time (ps)           19993
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_0/clock_0                                       macrocell17      2308  14475  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_0/q       macrocell17   1250  15725  21810  RISE       1
Net_186_7/main_9  macrocell10   4268  19993  33662  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_7/clock_0                                       macrocell10      3331  15498  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_3/main_5
Capture Clock  : Net_186_3/clock_0
Path slack     : 33662p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      14475
+ Data path delay                        5518
-------------------------------------   ----- 
End-of-path arrival time (ps)           19993
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_0/clock_0                                       macrocell17      2308  14475  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_0/q       macrocell17   1250  15725  21810  RISE       1
Net_186_3/main_5  macrocell14   4268  19993  33662  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_2/main_4
Capture Clock  : Net_186_2/clock_0
Path slack     : 33662p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      14475
+ Data path delay                        5518
-------------------------------------   ----- 
End-of-path arrival time (ps)           19993
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_0/clock_0                                       macrocell17      2308  14475  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_0/q       macrocell17   1250  15725  21810  RISE       1
Net_186_2/main_4  macrocell15   4268  19993  33662  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_2/clock_0                                       macrocell15      3331  15498  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_1/q
Path End       : Net_186_4/main_5
Capture Clock  : Net_186_4/clock_0
Path slack     : 33818p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15493
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53650

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4333
-------------------------------------   ----- 
End-of-path arrival time (ps)           19832
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_1/clock_0                                       macrocell16      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_1/q       macrocell16   1250  16748  18828  RISE       1
Net_186_4/main_5  macrocell13   3083  19832  33818  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_4/clock_0                                       macrocell13      3326  15493  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_1/q
Path End       : Net_186_7/main_8
Capture Clock  : Net_186_7/clock_0
Path slack     : 33824p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4333
-------------------------------------   ----- 
End-of-path arrival time (ps)           19831
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_1/clock_0                                       macrocell16      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_1/q       macrocell16   1250  16748  18828  RISE       1
Net_186_7/main_8  macrocell10   3083  19831  33824  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_7/clock_0                                       macrocell10      3331  15498  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_1/q
Path End       : Net_186_3/main_4
Capture Clock  : Net_186_3/clock_0
Path slack     : 33824p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4333
-------------------------------------   ----- 
End-of-path arrival time (ps)           19831
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_1/clock_0                                       macrocell16      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_1/q       macrocell16   1250  16748  18828  RISE       1
Net_186_3/main_4  macrocell14   3083  19831  33824  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_1/q
Path End       : Net_186_2/main_3
Capture Clock  : Net_186_2/clock_0
Path slack     : 33824p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4333
-------------------------------------   ----- 
End-of-path arrival time (ps)           19831
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_1/clock_0                                       macrocell16      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_1/q       macrocell16   1250  16748  18828  RISE       1
Net_186_2/main_3  macrocell15   3083  19831  33824  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_2/clock_0                                       macrocell15      3331  15498  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_1/q
Path End       : Net_186_5/main_6
Capture Clock  : Net_186_5/clock_0
Path slack     : 33940p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4217
-------------------------------------   ----- 
End-of-path arrival time (ps)           19715
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_1/clock_0                                       macrocell16      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_1/q       macrocell16   1250  16748  18828  RISE       1
Net_186_5/main_6  macrocell12   2967  19715  33940  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_5/clock_0                                       macrocell12      3331  15498  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_1/q
Path End       : Net_186_1/main_2
Capture Clock  : Net_186_1/clock_0
Path slack     : 33940p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4217
-------------------------------------   ----- 
End-of-path arrival time (ps)           19715
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_1/clock_0                                       macrocell16      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_1/q       macrocell16   1250  16748  18828  RISE       1
Net_186_1/main_2  macrocell16   2967  19715  33940  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_1/clock_0                                       macrocell16      3331  15498  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_6/main_8
Capture Clock  : Net_186_6/clock_0
Path slack     : 33991p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 14475
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     52632

Launch Clock Arrival Time                       0
+ Clock path delay                      14475
+ Data path delay                        4166
-------------------------------------   ----- 
End-of-path arrival time (ps)           18641
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_0/clock_0                                       macrocell17      2308  14475  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_0/q       macrocell17   1250  15725  21810  RISE       1
Net_186_6/main_8  macrocell11   2916  18641  33991  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_6/clock_0                                       macrocell11      2308  14475  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_0/main_2
Capture Clock  : Net_186_0/clock_0
Path slack     : 33991p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 14475
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     52632

Launch Clock Arrival Time                       0
+ Clock path delay                      14475
+ Data path delay                        4166
-------------------------------------   ----- 
End-of-path arrival time (ps)           18641
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_0/clock_0                                       macrocell17      2308  14475  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_0/q       macrocell17   1250  15725  21810  RISE       1
Net_186_0/main_2  macrocell17   2916  18641  33991  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_0/clock_0                                       macrocell17      2308  14475  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_2/q
Path End       : Net_186_4/main_4
Capture Clock  : Net_186_4/clock_0
Path slack     : 34007p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15493
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53650

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4144
-------------------------------------   ----- 
End-of-path arrival time (ps)           19643
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_2/clock_0                                       macrocell15      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_2/q       macrocell15   1250  16748  19755  RISE       1
Net_186_4/main_4  macrocell13   2894  19643  34007  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_4/clock_0                                       macrocell13      3326  15493  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_2/q
Path End       : Net_186_5/main_5
Capture Clock  : Net_186_5/clock_0
Path slack     : 34013p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4143
-------------------------------------   ----- 
End-of-path arrival time (ps)           19642
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_2/clock_0                                       macrocell15      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_2/q       macrocell15   1250  16748  19755  RISE       1
Net_186_5/main_5  macrocell12   2893  19642  34013  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_5/clock_0                                       macrocell12      3331  15498  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_2/q
Path End       : Net_186_7/main_7
Capture Clock  : Net_186_7/clock_0
Path slack     : 34018p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4139
-------------------------------------   ----- 
End-of-path arrival time (ps)           19637
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_2/clock_0                                       macrocell15      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_2/q       macrocell15   1250  16748  19755  RISE       1
Net_186_7/main_7  macrocell10   2889  19637  34018  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_7/clock_0                                       macrocell10      3331  15498  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_2/q
Path End       : Net_186_3/main_3
Capture Clock  : Net_186_3/clock_0
Path slack     : 34018p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4139
-------------------------------------   ----- 
End-of-path arrival time (ps)           19637
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_2/clock_0                                       macrocell15      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_2/q       macrocell15   1250  16748  19755  RISE       1
Net_186_3/main_3  macrocell14   2889  19637  34018  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_2/q
Path End       : Net_186_2/main_2
Capture Clock  : Net_186_2/clock_0
Path slack     : 34018p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4139
-------------------------------------   ----- 
End-of-path arrival time (ps)           19637
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_2/clock_0                                       macrocell15      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_2/q       macrocell15   1250  16748  19755  RISE       1
Net_186_2/main_2  macrocell15   2889  19637  34018  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_2/clock_0                                       macrocell15      3331  15498  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_6/q
Path End       : Net_186_6/main_2
Capture Clock  : Net_186_6/clock_0
Path slack     : 34112p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 14475
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     52632

Launch Clock Arrival Time                       0
+ Clock path delay                      14475
+ Data path delay                        4045
-------------------------------------   ----- 
End-of-path arrival time (ps)           18520
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_6/clock_0                                       macrocell11      2308  14475  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_6/q       macrocell11   1250  15725  27603  RISE       1
Net_186_6/main_2  macrocell11   2795  18520  34112  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_6/clock_0                                       macrocell11      2308  14475  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_5/q
Path End       : Net_186_5/main_2
Capture Clock  : Net_186_5/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4038
-------------------------------------   ----- 
End-of-path arrival time (ps)           19537
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_5/clock_0                                       macrocell12      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_5/q       macrocell12   1250  16748  19133  RISE       1
Net_186_5/main_2  macrocell12   2788  19537  34118  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_5/clock_0                                       macrocell12      3331  15498  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_5/q
Path End       : Net_186_7/main_4
Capture Clock  : Net_186_7/clock_0
Path slack     : 34128p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        4029
-------------------------------------   ----- 
End-of-path arrival time (ps)           19527
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_5/clock_0                                       macrocell12      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_5/q       macrocell12   1250  16748  19133  RISE       1
Net_186_7/main_4  macrocell10   2779  19527  34128  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_7/clock_0                                       macrocell10      3331  15498  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_6/q
Path End       : Net_186_7/main_3
Capture Clock  : Net_186_7/clock_0
Path slack     : 34225p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      14475
+ Data path delay                        4955
-------------------------------------   ----- 
End-of-path arrival time (ps)           19430
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_6/clock_0                                       macrocell11      2308  14475  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_6/q       macrocell11   1250  15725  27603  RISE       1
Net_186_7/main_3  macrocell10   3705  19430  34225  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_7/clock_0                                       macrocell10      3331  15498  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_7/q
Path End       : Net_186_7/main_1
Capture Clock  : Net_186_7/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15498
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     53655

Launch Clock Arrival Time                       0
+ Clock path delay                      15498
+ Data path delay                        3560
-------------------------------------   ----- 
End-of-path arrival time (ps)           19058
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_7/clock_0                                       macrocell10      3331  15498  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_186_7/q       macrocell10   1250  16748  26127  RISE       1
Net_186_7/main_1  macrocell10   2310  19058  34597  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_7/clock_0                                       macrocell10      3331  15498  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_6/main_1
Capture Clock  : Net_186_6/clock_0
Path slack     : 46763p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         14475
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             52632

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  46763  RISE       1
Net_186_6/main_1                           macrocell11    3819   5869  46763  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_6/clock_0                                       macrocell11      2308  14475  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_0/main_1
Capture Clock  : Net_186_0/clock_0
Path slack     : 46763p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         14475
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             52632

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  46763  RISE       1
Net_186_0/main_1                           macrocell17    3819   5869  46763  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_0/clock_0                                       macrocell17      2308  14475  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_4/main_1
Capture Clock  : Net_186_4/clock_0
Path slack     : 48458p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         15493
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             53650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  46763  RISE       1
Net_186_4/main_1                           macrocell13    3142   5192  48458  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_4/clock_0                                       macrocell13      3326  15493  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_5/main_1
Capture Clock  : Net_186_5/clock_0
Path slack     : 48470p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         15498
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             53655

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  46763  RISE       1
Net_186_5/main_1                           macrocell12    3134   5184  48470  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_5/clock_0                                       macrocell12      3331  15498  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_1/main_1
Capture Clock  : Net_186_1/clock_0
Path slack     : 48470p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         15498
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             53655

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  46763  RISE       1
Net_186_1/main_1                           macrocell16    3134   5184  48470  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_1/clock_0                                       macrocell16      3331  15498  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_7/main_2
Capture Clock  : Net_186_7/clock_0
Path slack     : 48654p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         15498
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             53655

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  46763  RISE       1
Net_186_7/main_2                           macrocell10    2951   5001  48654  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_7/clock_0                                       macrocell10      3331  15498  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_3/main_1
Capture Clock  : Net_186_3/clock_0
Path slack     : 48654p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         15498
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             53655

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  46763  RISE       1
Net_186_3/main_1                           macrocell14    2951   5001  48654  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_3/clock_0                                       macrocell14      3331  15498  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_2/main_1
Capture Clock  : Net_186_2/clock_0
Path slack     : 48654p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         15498
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             53655

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  46763  RISE       1
Net_186_2/main_1                           macrocell15    2951   5001  48654  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_338/main_3                                          macrocell4       8817   8817  RISE       1
Net_338/q                                               macrocell4       3350  12167  RISE       1
Net_186_2/clock_0                                       macrocell15      3331  15498  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_0/q
Path End       : Net_20_1/main_2
Capture Clock  : Net_20_1/clock_0
Path slack     : 9999991760p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_0/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name         model name   delay     AT       slack  edge  Fanout
---------------  -----------  -----  -----  ----------  ----  ------
Net_20_0/q       macrocell9    1250   1250  9999991760  RISE       1
Net_20_1/main_2  macrocell8    3480   4730  9999991760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_0/q
Path End       : Net_20_0/main_2
Capture Clock  : Net_20_0/clock_0
Path slack     : 9999991760p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_0/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name         model name   delay     AT       slack  edge  Fanout
---------------  -----------  -----  -----  ----------  ----  ------
Net_20_0/q       macrocell9    1250   1250  9999991760  RISE       1
Net_20_0/main_2  macrocell9    3480   4730  9999991760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_0/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_1/q
Path End       : Net_20_1/main_0
Capture Clock  : Net_20_1/clock_0
Path slack     : 9999992440p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name         model name   delay     AT       slack  edge  Fanout
---------------  -----------  -----  -----  ----------  ----  ------
Net_20_1/q       macrocell8    1250   1250  9999992440  RISE       1
Net_20_1/main_0  macrocell8    2800   4050  9999992440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_1/q
Path End       : Net_20_0/main_0
Capture Clock  : Net_20_0/clock_0
Path slack     : 9999992440p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name         model name   delay     AT       slack  edge  Fanout
---------------  -----------  -----  -----  ----------  ----  ------
Net_20_1/q       macrocell8    1250   1250  9999992440  RISE       1
Net_20_0/main_0  macrocell9    2800   4050  9999992440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_0/clock_0                                           macrocell9          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

