library verilog;
use verilog.vl_types.all;
entity Mux_1 is
    port(
        clk             : in     vl_logic;
        res             : in     vl_logic;
        x               : in     vl_logic_vector(31 downto 0);
        y               : in     vl_logic_vector(31 downto 0);
        en              : in     vl_logic;
        \out\           : out    vl_logic_vector(7 downto 0)
    );
end Mux_1;
