0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Lorenzo/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/project_tb_time_synth.v,1535748121,verilog,,,,glbl;project_reti_logiche,,,,,,,,
C:/Users/Lorenzo/Downloads/testbench3.vhd,1535747932,vhdl,,,,project_tb,,,,,,,,
