#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun  2 21:26:10 2021
# Process ID: 31449
# Current directory: /home/lduac/Projects/CCC-Pragma_OK/problems/sort1/insert_sort.prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/hls_db_insert_sort_function/xsim_script.tcl}
# Log file: /home/lduac/Projects/CCC-Pragma_OK/problems/sort1/insert_sort.prj/solution1/sim/verilog/xsim.log
# Journal file: /home/lduac/Projects/CCC-Pragma_OK/problems/sort1/insert_sort.prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/hls_db_insert_sort_function/xsim_script.tcl
# xsim {hls_db_insert_sort_function} -autoloadwcfg -tclbatch {hls_db_insert_sort_function.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source hls_db_insert_sort_function.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "109000"
// RTL Simulation : 1 / 1 [n/a] @ "169000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 182030 ps : File "/home/lduac/Projects/CCC-Pragma_OK/problems/sort1/insert_sort.prj/solution1/sim/verilog/hls_db_insert_sort_function.autotb.v" Line 554
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jun  2 21:26:18 2021...
