<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_DBBA1921-1A97-471C-9756-3DA6FD199BA4"><title>VCCAHSIOPLL_1P8</title><body><section id="SECTION_F6E18CA8-8166-4A77-B4BB-B9B8128303B0" /><section id="SECTION_Power_Integrity_PCH_Power_Rails_DBBA1921-1A97-471C-9756-3DA6FD199BA4_F6E18CA8-8166-4A77-B4BB-B9B8128303B0_Settings"><table id="TABLE_Power_Integrity_PCH_Power_Rails_DBBA1921-1A97-471C-9756-3DA6FD199BA4_F6E18CA8-8166-4A77-B4BB-B9B8128303B0_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>VCCAHSIOPLL_1P8 can be merged with VCCPRIM_1P8_PCH after LC filter. </p></entry><entry><p>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</p></entry></row><row><entry><p>2</p></entry><entry><p>Recommended minimum VCCAHSIOPLL_1P8 power plane width of 1 mm on Breakout pins region and more than 2mm after PKG edge, with immediate GND reference. Wherever possible, it is recommended to provide GND trace shielding along VCCAHSIOPLLL_1P8 power plane to further minimize coupling noise from adjacent power/ signals.</p></entry><entry><p>VCCAHSIOPLL_1P8_1</p></entry></row><row><entry><p>3</p></entry><entry><p>Merge pin V17 and pin T14 together on Layer 1.</p></entry><entry><p>VCCAHSIOPLL_1P8_1</p></entry></row></tbody></tgroup></table><fig id="FIG_vccahsiopll_1p8_1_1"><title>VCCAHSIOPLL_1P8_1</title><image href="FIG_vccahsiopll_1p8_1_1.png" scalefit="yes" id="IMG_vccahsiopll_1p8_1_1_png" /></fig><table id="TABLE_Power_Integrity_PCH_Power_Rails_DBBA1921-1A97-471C-9756-3DA6FD199BA4_F6E18CA8-8166-4A77-B4BB-B9B8128303B0_Settings_2" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary side</p></entry><entry><p>0402</p></entry><entry><p>0  Ohm / 100 mOhm</p></entry><entry><p>1</p></entry><entry><p>This Resistor_1 must be placed in series with Capacitor_1</p><p /><p>Default = 0 Ohm;</p><p>If inductor is stuffed = 100 mOhm</p></entry><entry><p>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</p></entry></row><row><entry><p>Primary side</p></entry><entry><p>0402</p></entry><entry><p>2.2uF</p></entry><entry><p>1</p></entry><entry><p>Place Capacitor_2 &lt;10 mm from package edge, with immediate GND reference.</p></entry><entry><p>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</p></entry></row><row><entry><p>Primary side</p></entry><entry><p>0603</p></entry><entry><p>10 uF</p></entry><entry><p>1</p></entry><entry><p>Place Capacitor_1 &lt;10 mm from package edge, with immediate GND reference.</p></entry><entry><p>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</p></entry></row><row><entry><p>Primary side</p></entry><entry><p>0603 / 0805</p></entry><entry><p>Placeholder</p></entry><entry><p>1</p></entry><entry><p>Inductor by default is a placeholder. </p><p>If inductor not stuffed, place a 0 Ohm resistor as default.</p><p>If inductor stuffed, inductor must meet the following requirements: </p><p>Rated at least 2000 mA</p><p>Max DCR = 10 mOhm</p><p>Minimum inductance = 250 nH</p></entry><entry><p>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</p></entry></row></tbody></tgroup></table><fig id="FIG_vccahsiopll_1p8_2_1"><title>VCCAHSIOPLL_1P8_2</title><image href="FIG_vccahsiopll_1p8_2_1.png" scalefit="yes" id="IMG_vccahsiopll_1p8_2_1_png" /></fig></section></body></topic>