-- generated by newgenasym Mon Feb 04 16:43:00 2013

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity bs05m1kfca is
    port (    
	GND1:      INOUT  STD_LOGIC;    
	GND2:      INOUT  STD_LOGIC;    
	GND3:      INOUT  STD_LOGIC;    
	GND4:      INOUT  STD_LOGIC;    
	GND5:      INOUT  STD_LOGIC;    
	GND6:      INOUT  STD_LOGIC;    
	GND_SHILD: INOUT  STD_LOGIC;    
	VIN1:      INOUT  STD_LOGIC;    
	VIN2:      INOUT  STD_LOGIC;    
	VIN3:      INOUT  STD_LOGIC;    
	VIN4:      INOUT  STD_LOGIC;    
	VIN5:      INOUT  STD_LOGIC;    
	VIN6:      INOUT  STD_LOGIC;    
	VOUT1:     INOUT  STD_LOGIC;    
	VOUT2:     INOUT  STD_LOGIC;    
	VOUT3:     INOUT  STD_LOGIC;    
	VOUT4:     INOUT  STD_LOGIC;    
	VOUT5:     INOUT  STD_LOGIC;    
	VOUT6:     INOUT  STD_LOGIC);
end bs05m1kfca;
