module RAM(
    input clk, en_w;
    input [3:0]addr;
    input [7:0] din;
    output [7:0] dout;
)

reg [7:0]mem[0:3];

always @(posedge clk) begin
    if(en_w)
        mem[addr] <= din;
  
end
assign dout = mem[addr];

endmodule