<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>SmartSnippets DA1468x/DA15xxx SDK: DMA_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1468x/DA15xxx SDK
   &#160;<span id="projectnumber">Version 1.0.14.1081</span>
   </div>
   <div id="projectbrief">Combo Bluetooth Smart and 802.15.4</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DMA_Type Struct Reference<div class="ingroups"><a class="el" href="group___dialog.html">Dialog</a> &raquo; <a class="el" href="group___d_a14680_a_e.html">DA14680AE</a> &raquo; <a class="el" href="group___device___peripheral__peripherals___d_a14680_a_e.html">Device_Peripheral_peripherals_DA14680AE</a><a class="el" href="group___dialog.html">Dialog</a> &raquo; <a class="el" href="group___d_a14680_b_a.html">DA14680BA</a> &raquo;  &#124; <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html">Device_Peripheral_Registers_DA14680BA</a><a class="el" href="group___dialog.html">Dialog</a> &raquo; <a class="el" href="group___d_a14680_b_b.html">DA14680BB</a> &raquo;  &#124; <a class="el" href="group___device___peripheral___registers___d_a14680_b_b.html">Device_Peripheral_Registers_DA14680BB</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DMA registers (DMA)  
 <a href="struct_d_m_a___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_d_a14680_a_e_8h_source.html">DA14680AE.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a162a533f12c77265658a6def203b0030"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a162a533f12c77265658a6def203b0030">DMA0_A_STARTL_REG</a></td></tr>
<tr class="separator:a162a533f12c77265658a6def203b0030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643057d6c61778cb910b309f0c3f2950"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a643057d6c61778cb910b309f0c3f2950">DMA0_A_STARTH_REG</a></td></tr>
<tr class="separator:a643057d6c61778cb910b309f0c3f2950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a596e94fef77377fb4655ae1534b950"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a5a596e94fef77377fb4655ae1534b950">DMA0_B_STARTL_REG</a></td></tr>
<tr class="separator:a5a596e94fef77377fb4655ae1534b950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddd5ddde804e0302b6bdd48532423ef"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2ddd5ddde804e0302b6bdd48532423ef">DMA0_B_STARTH_REG</a></td></tr>
<tr class="separator:a2ddd5ddde804e0302b6bdd48532423ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4cf89a550310204a3edc47768905ec"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a8e4cf89a550310204a3edc47768905ec">DMA0_INT_REG</a></td></tr>
<tr class="separator:a8e4cf89a550310204a3edc47768905ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554f6638968fd128cc321152f57f3091"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a554f6638968fd128cc321152f57f3091">DMA0_LEN_REG</a></td></tr>
<tr class="separator:a554f6638968fd128cc321152f57f3091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90393b8043ac9bc29510c2b2853e8fb6"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a90393b8043ac9bc29510c2b2853e8fb6">DMA0_CTRL_REG</a></td></tr>
<tr class="separator:a90393b8043ac9bc29510c2b2853e8fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfbfbb4fa845ca79f49898e109067d4d"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#adfbfbb4fa845ca79f49898e109067d4d">DMA0_IDX_REG</a></td></tr>
<tr class="separator:adfbfbb4fa845ca79f49898e109067d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9908517e0833147e279c11d64033d79d"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a9908517e0833147e279c11d64033d79d">DMA1_A_STARTL_REG</a></td></tr>
<tr class="separator:a9908517e0833147e279c11d64033d79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44bb13e5df02a2568554f3ac03434874"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a44bb13e5df02a2568554f3ac03434874">DMA1_A_STARTH_REG</a></td></tr>
<tr class="separator:a44bb13e5df02a2568554f3ac03434874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95516c2eb2eed76dfe2c2abae6a9c3f6"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a95516c2eb2eed76dfe2c2abae6a9c3f6">DMA1_B_STARTL_REG</a></td></tr>
<tr class="separator:a95516c2eb2eed76dfe2c2abae6a9c3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8457fbf9066eb383e68a5cd847e7288f"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a8457fbf9066eb383e68a5cd847e7288f">DMA1_B_STARTH_REG</a></td></tr>
<tr class="separator:a8457fbf9066eb383e68a5cd847e7288f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d748ca1858ff0cc2411651cd6c7b9ad"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6d748ca1858ff0cc2411651cd6c7b9ad">DMA1_INT_REG</a></td></tr>
<tr class="separator:a6d748ca1858ff0cc2411651cd6c7b9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f780ce70c2eb94c00fa1a973b326355"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a4f780ce70c2eb94c00fa1a973b326355">DMA1_LEN_REG</a></td></tr>
<tr class="separator:a4f780ce70c2eb94c00fa1a973b326355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7faf571fa57fc69b32a92e6e93173f"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a8f7faf571fa57fc69b32a92e6e93173f">DMA1_CTRL_REG</a></td></tr>
<tr class="separator:a8f7faf571fa57fc69b32a92e6e93173f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16691e826eca71c9577b9f419a76203c"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a16691e826eca71c9577b9f419a76203c">DMA1_IDX_REG</a></td></tr>
<tr class="separator:a16691e826eca71c9577b9f419a76203c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ad035effa9afc3cd55122d0ecd6487"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a84ad035effa9afc3cd55122d0ecd6487">DMA2_A_STARTL_REG</a></td></tr>
<tr class="separator:a84ad035effa9afc3cd55122d0ecd6487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07641bf2579e14e9e9befa39c6ceae0"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aa07641bf2579e14e9e9befa39c6ceae0">DMA2_A_STARTH_REG</a></td></tr>
<tr class="separator:aa07641bf2579e14e9e9befa39c6ceae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa333d4a0fa71b2b7f46b80d3d26d93f4"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aa333d4a0fa71b2b7f46b80d3d26d93f4">DMA2_B_STARTL_REG</a></td></tr>
<tr class="separator:aa333d4a0fa71b2b7f46b80d3d26d93f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719ed09254f8dfc6224398580e9f2351"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a719ed09254f8dfc6224398580e9f2351">DMA2_B_STARTH_REG</a></td></tr>
<tr class="separator:a719ed09254f8dfc6224398580e9f2351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2924a39603b420c2f4da355803d73d44"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2924a39603b420c2f4da355803d73d44">DMA2_INT_REG</a></td></tr>
<tr class="separator:a2924a39603b420c2f4da355803d73d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac831f41b15a61c83c6cfab46595a2792"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ac831f41b15a61c83c6cfab46595a2792">DMA2_LEN_REG</a></td></tr>
<tr class="separator:ac831f41b15a61c83c6cfab46595a2792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f8f542d9ba1407c392e3830e1f0aba"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a41f8f542d9ba1407c392e3830e1f0aba">DMA2_CTRL_REG</a></td></tr>
<tr class="separator:a41f8f542d9ba1407c392e3830e1f0aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec6ccf6d89a0238da1bdced971eb4c4"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a0ec6ccf6d89a0238da1bdced971eb4c4">DMA2_IDX_REG</a></td></tr>
<tr class="separator:a0ec6ccf6d89a0238da1bdced971eb4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2525ebd085b270f9a2a361297329225a"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2525ebd085b270f9a2a361297329225a">DMA3_A_STARTL_REG</a></td></tr>
<tr class="separator:a2525ebd085b270f9a2a361297329225a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c52c13c9431cc9a62316e64a6dd3f1"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad0c52c13c9431cc9a62316e64a6dd3f1">DMA3_A_STARTH_REG</a></td></tr>
<tr class="separator:ad0c52c13c9431cc9a62316e64a6dd3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a40dccc4e30386826a99293cafd8084"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2a40dccc4e30386826a99293cafd8084">DMA3_B_STARTL_REG</a></td></tr>
<tr class="separator:a2a40dccc4e30386826a99293cafd8084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1a6143ec2b366269253b12ddb706c6"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2e1a6143ec2b366269253b12ddb706c6">DMA3_B_STARTH_REG</a></td></tr>
<tr class="separator:a2e1a6143ec2b366269253b12ddb706c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf225b8619e88686c7a38a9bb8445d50"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#adf225b8619e88686c7a38a9bb8445d50">DMA3_INT_REG</a></td></tr>
<tr class="separator:adf225b8619e88686c7a38a9bb8445d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5369487f9f9d1f4af30eacd61738f206"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a5369487f9f9d1f4af30eacd61738f206">DMA3_LEN_REG</a></td></tr>
<tr class="separator:a5369487f9f9d1f4af30eacd61738f206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d348605992bff3d0f09495aff8cc2e"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a48d348605992bff3d0f09495aff8cc2e">DMA3_CTRL_REG</a></td></tr>
<tr class="separator:a48d348605992bff3d0f09495aff8cc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924b1240fbaf1aacd4ae63b6aa88dcd9"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a924b1240fbaf1aacd4ae63b6aa88dcd9">DMA3_IDX_REG</a></td></tr>
<tr class="separator:a924b1240fbaf1aacd4ae63b6aa88dcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83cb727197f76f08e941bef19825972"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad83cb727197f76f08e941bef19825972">DMA4_A_STARTL_REG</a></td></tr>
<tr class="separator:ad83cb727197f76f08e941bef19825972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ebef443aeb0245fc61d9083ea9b309"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a08ebef443aeb0245fc61d9083ea9b309">DMA4_A_STARTH_REG</a></td></tr>
<tr class="separator:a08ebef443aeb0245fc61d9083ea9b309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14999c9be36de86416b9069c4c147854"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a14999c9be36de86416b9069c4c147854">DMA4_B_STARTL_REG</a></td></tr>
<tr class="separator:a14999c9be36de86416b9069c4c147854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a694b676bda098d0cf86194ddae2df669"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a694b676bda098d0cf86194ddae2df669">DMA4_B_STARTH_REG</a></td></tr>
<tr class="separator:a694b676bda098d0cf86194ddae2df669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fbfaff4108ac7cde9c01a55f0293be0"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6fbfaff4108ac7cde9c01a55f0293be0">DMA4_INT_REG</a></td></tr>
<tr class="separator:a6fbfaff4108ac7cde9c01a55f0293be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031ca27c105e11b5407b8b01609fede5"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a031ca27c105e11b5407b8b01609fede5">DMA4_LEN_REG</a></td></tr>
<tr class="separator:a031ca27c105e11b5407b8b01609fede5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a684a49c8750dc5e67fd0eba77756f3a3"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a684a49c8750dc5e67fd0eba77756f3a3">DMA4_CTRL_REG</a></td></tr>
<tr class="separator:a684a49c8750dc5e67fd0eba77756f3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6377954ee368bec503518d44cff994"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a5f6377954ee368bec503518d44cff994">DMA4_IDX_REG</a></td></tr>
<tr class="separator:a5f6377954ee368bec503518d44cff994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a39950703e6cd4878ed292256b50bcb"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a5a39950703e6cd4878ed292256b50bcb">DMA5_A_STARTL_REG</a></td></tr>
<tr class="separator:a5a39950703e6cd4878ed292256b50bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e899d596eb052324a84c7a3fcb6817"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab2e899d596eb052324a84c7a3fcb6817">DMA5_A_STARTH_REG</a></td></tr>
<tr class="separator:ab2e899d596eb052324a84c7a3fcb6817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a221f1434625a59697c8abda097846910"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a221f1434625a59697c8abda097846910">DMA5_B_STARTL_REG</a></td></tr>
<tr class="separator:a221f1434625a59697c8abda097846910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b1ed483e37eab7e175a27aee66d12b"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a37b1ed483e37eab7e175a27aee66d12b">DMA5_B_STARTH_REG</a></td></tr>
<tr class="separator:a37b1ed483e37eab7e175a27aee66d12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a680854894cd68cae92056be6f319ad07"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a680854894cd68cae92056be6f319ad07">DMA5_INT_REG</a></td></tr>
<tr class="separator:a680854894cd68cae92056be6f319ad07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d78d803fb07e2b95bf5ed73d9e9c26"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad8d78d803fb07e2b95bf5ed73d9e9c26">DMA5_LEN_REG</a></td></tr>
<tr class="separator:ad8d78d803fb07e2b95bf5ed73d9e9c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b0f925dca097a53e2681136547100f"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a72b0f925dca097a53e2681136547100f">DMA5_CTRL_REG</a></td></tr>
<tr class="separator:a72b0f925dca097a53e2681136547100f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c049e4658481a459d51a2781ed6b0e"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a12c049e4658481a459d51a2781ed6b0e">DMA5_IDX_REG</a></td></tr>
<tr class="separator:a12c049e4658481a459d51a2781ed6b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974c6165379d360ef0c68ee122059e05"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a974c6165379d360ef0c68ee122059e05">DMA6_A_STARTL_REG</a></td></tr>
<tr class="separator:a974c6165379d360ef0c68ee122059e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba5f990b3e2c1931e76b645eea4252a"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#afba5f990b3e2c1931e76b645eea4252a">DMA6_A_STARTH_REG</a></td></tr>
<tr class="separator:afba5f990b3e2c1931e76b645eea4252a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3917d052a7a3fd1563cd4d7f5708788"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad3917d052a7a3fd1563cd4d7f5708788">DMA6_B_STARTL_REG</a></td></tr>
<tr class="separator:ad3917d052a7a3fd1563cd4d7f5708788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3040c2765ae21adc26c7436f833653f5"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a3040c2765ae21adc26c7436f833653f5">DMA6_B_STARTH_REG</a></td></tr>
<tr class="separator:a3040c2765ae21adc26c7436f833653f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad7573989ee31c83aef7ab0ecb95fcae"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aad7573989ee31c83aef7ab0ecb95fcae">DMA6_INT_REG</a></td></tr>
<tr class="separator:aad7573989ee31c83aef7ab0ecb95fcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53242584553c3fb467deeceab17fff74"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a53242584553c3fb467deeceab17fff74">DMA6_LEN_REG</a></td></tr>
<tr class="separator:a53242584553c3fb467deeceab17fff74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ffb41f438d90be6300eea7f5e6da29"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a82ffb41f438d90be6300eea7f5e6da29">DMA6_CTRL_REG</a></td></tr>
<tr class="separator:a82ffb41f438d90be6300eea7f5e6da29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87617a9ffd33c8983de810606722c467"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a87617a9ffd33c8983de810606722c467">DMA6_IDX_REG</a></td></tr>
<tr class="separator:a87617a9ffd33c8983de810606722c467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad00dd97dc8e4cc0476a1892318d0f999"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad00dd97dc8e4cc0476a1892318d0f999">DMA7_A_STARTL_REG</a></td></tr>
<tr class="separator:ad00dd97dc8e4cc0476a1892318d0f999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f8774054fa9aacbd6e551056067e5f"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a89f8774054fa9aacbd6e551056067e5f">DMA7_A_STARTH_REG</a></td></tr>
<tr class="separator:a89f8774054fa9aacbd6e551056067e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09bce1f9ebe47e8671735ef85c5331fd"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a09bce1f9ebe47e8671735ef85c5331fd">DMA7_B_STARTL_REG</a></td></tr>
<tr class="separator:a09bce1f9ebe47e8671735ef85c5331fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda24ac4674587fea4b8deae17d1dd1c"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#acda24ac4674587fea4b8deae17d1dd1c">DMA7_B_STARTH_REG</a></td></tr>
<tr class="separator:acda24ac4674587fea4b8deae17d1dd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40fd5f97545b92648ffd2fc871a18fd"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab40fd5f97545b92648ffd2fc871a18fd">DMA7_INT_REG</a></td></tr>
<tr class="separator:ab40fd5f97545b92648ffd2fc871a18fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba4d2fd5644b8ac70f8fd2c83ce555d"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abba4d2fd5644b8ac70f8fd2c83ce555d">DMA7_LEN_REG</a></td></tr>
<tr class="separator:abba4d2fd5644b8ac70f8fd2c83ce555d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abab4eddbe84dd761832631b5736dd261"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abab4eddbe84dd761832631b5736dd261">DMA7_CTRL_REG</a></td></tr>
<tr class="separator:abab4eddbe84dd761832631b5736dd261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c43f6591e85bbe6452b5cd7f261c38"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a65c43f6591e85bbe6452b5cd7f261c38">DMA7_IDX_REG</a></td></tr>
<tr class="separator:a65c43f6591e85bbe6452b5cd7f261c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ade941a700409660af03b2c6bc049b8"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a5ade941a700409660af03b2c6bc049b8">DMA_REQ_MUX_REG</a></td></tr>
<tr class="separator:a5ade941a700409660af03b2c6bc049b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cf4d92c2ba2c921af805b420c35ef71"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a3cf4d92c2ba2c921af805b420c35ef71">DMA_INT_STATUS_REG</a></td></tr>
<tr class="separator:a3cf4d92c2ba2c921af805b420c35ef71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad03497b07d125d10241db3542abf3e8c"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad03497b07d125d10241db3542abf3e8c">DMA_CLEAR_INT_REG</a></td></tr>
<tr class="separator:ad03497b07d125d10241db3542abf3e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a162a533f12c77265658a6def203b0030"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a162a533f12c77265658a6def203b0030">DMA0_A_STARTL_REG</a></td></tr>
<tr class="separator:a162a533f12c77265658a6def203b0030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643057d6c61778cb910b309f0c3f2950"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a643057d6c61778cb910b309f0c3f2950">DMA0_A_STARTH_REG</a></td></tr>
<tr class="separator:a643057d6c61778cb910b309f0c3f2950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a596e94fef77377fb4655ae1534b950"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a5a596e94fef77377fb4655ae1534b950">DMA0_B_STARTL_REG</a></td></tr>
<tr class="separator:a5a596e94fef77377fb4655ae1534b950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddd5ddde804e0302b6bdd48532423ef"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2ddd5ddde804e0302b6bdd48532423ef">DMA0_B_STARTH_REG</a></td></tr>
<tr class="separator:a2ddd5ddde804e0302b6bdd48532423ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4cf89a550310204a3edc47768905ec"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a8e4cf89a550310204a3edc47768905ec">DMA0_INT_REG</a></td></tr>
<tr class="separator:a8e4cf89a550310204a3edc47768905ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554f6638968fd128cc321152f57f3091"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a554f6638968fd128cc321152f57f3091">DMA0_LEN_REG</a></td></tr>
<tr class="separator:a554f6638968fd128cc321152f57f3091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90393b8043ac9bc29510c2b2853e8fb6"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a90393b8043ac9bc29510c2b2853e8fb6">DMA0_CTRL_REG</a></td></tr>
<tr class="separator:a90393b8043ac9bc29510c2b2853e8fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfbfbb4fa845ca79f49898e109067d4d"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#adfbfbb4fa845ca79f49898e109067d4d">DMA0_IDX_REG</a></td></tr>
<tr class="separator:adfbfbb4fa845ca79f49898e109067d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9908517e0833147e279c11d64033d79d"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a9908517e0833147e279c11d64033d79d">DMA1_A_STARTL_REG</a></td></tr>
<tr class="separator:a9908517e0833147e279c11d64033d79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44bb13e5df02a2568554f3ac03434874"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a44bb13e5df02a2568554f3ac03434874">DMA1_A_STARTH_REG</a></td></tr>
<tr class="separator:a44bb13e5df02a2568554f3ac03434874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95516c2eb2eed76dfe2c2abae6a9c3f6"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a95516c2eb2eed76dfe2c2abae6a9c3f6">DMA1_B_STARTL_REG</a></td></tr>
<tr class="separator:a95516c2eb2eed76dfe2c2abae6a9c3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8457fbf9066eb383e68a5cd847e7288f"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a8457fbf9066eb383e68a5cd847e7288f">DMA1_B_STARTH_REG</a></td></tr>
<tr class="separator:a8457fbf9066eb383e68a5cd847e7288f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d748ca1858ff0cc2411651cd6c7b9ad"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6d748ca1858ff0cc2411651cd6c7b9ad">DMA1_INT_REG</a></td></tr>
<tr class="separator:a6d748ca1858ff0cc2411651cd6c7b9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f780ce70c2eb94c00fa1a973b326355"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a4f780ce70c2eb94c00fa1a973b326355">DMA1_LEN_REG</a></td></tr>
<tr class="separator:a4f780ce70c2eb94c00fa1a973b326355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7faf571fa57fc69b32a92e6e93173f"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a8f7faf571fa57fc69b32a92e6e93173f">DMA1_CTRL_REG</a></td></tr>
<tr class="separator:a8f7faf571fa57fc69b32a92e6e93173f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16691e826eca71c9577b9f419a76203c"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a16691e826eca71c9577b9f419a76203c">DMA1_IDX_REG</a></td></tr>
<tr class="separator:a16691e826eca71c9577b9f419a76203c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ad035effa9afc3cd55122d0ecd6487"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a84ad035effa9afc3cd55122d0ecd6487">DMA2_A_STARTL_REG</a></td></tr>
<tr class="separator:a84ad035effa9afc3cd55122d0ecd6487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07641bf2579e14e9e9befa39c6ceae0"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aa07641bf2579e14e9e9befa39c6ceae0">DMA2_A_STARTH_REG</a></td></tr>
<tr class="separator:aa07641bf2579e14e9e9befa39c6ceae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa333d4a0fa71b2b7f46b80d3d26d93f4"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aa333d4a0fa71b2b7f46b80d3d26d93f4">DMA2_B_STARTL_REG</a></td></tr>
<tr class="separator:aa333d4a0fa71b2b7f46b80d3d26d93f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719ed09254f8dfc6224398580e9f2351"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a719ed09254f8dfc6224398580e9f2351">DMA2_B_STARTH_REG</a></td></tr>
<tr class="separator:a719ed09254f8dfc6224398580e9f2351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2924a39603b420c2f4da355803d73d44"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2924a39603b420c2f4da355803d73d44">DMA2_INT_REG</a></td></tr>
<tr class="separator:a2924a39603b420c2f4da355803d73d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac831f41b15a61c83c6cfab46595a2792"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ac831f41b15a61c83c6cfab46595a2792">DMA2_LEN_REG</a></td></tr>
<tr class="separator:ac831f41b15a61c83c6cfab46595a2792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f8f542d9ba1407c392e3830e1f0aba"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a41f8f542d9ba1407c392e3830e1f0aba">DMA2_CTRL_REG</a></td></tr>
<tr class="separator:a41f8f542d9ba1407c392e3830e1f0aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec6ccf6d89a0238da1bdced971eb4c4"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a0ec6ccf6d89a0238da1bdced971eb4c4">DMA2_IDX_REG</a></td></tr>
<tr class="separator:a0ec6ccf6d89a0238da1bdced971eb4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2525ebd085b270f9a2a361297329225a"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2525ebd085b270f9a2a361297329225a">DMA3_A_STARTL_REG</a></td></tr>
<tr class="separator:a2525ebd085b270f9a2a361297329225a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c52c13c9431cc9a62316e64a6dd3f1"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad0c52c13c9431cc9a62316e64a6dd3f1">DMA3_A_STARTH_REG</a></td></tr>
<tr class="separator:ad0c52c13c9431cc9a62316e64a6dd3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a40dccc4e30386826a99293cafd8084"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2a40dccc4e30386826a99293cafd8084">DMA3_B_STARTL_REG</a></td></tr>
<tr class="separator:a2a40dccc4e30386826a99293cafd8084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1a6143ec2b366269253b12ddb706c6"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2e1a6143ec2b366269253b12ddb706c6">DMA3_B_STARTH_REG</a></td></tr>
<tr class="separator:a2e1a6143ec2b366269253b12ddb706c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf225b8619e88686c7a38a9bb8445d50"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#adf225b8619e88686c7a38a9bb8445d50">DMA3_INT_REG</a></td></tr>
<tr class="separator:adf225b8619e88686c7a38a9bb8445d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5369487f9f9d1f4af30eacd61738f206"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a5369487f9f9d1f4af30eacd61738f206">DMA3_LEN_REG</a></td></tr>
<tr class="separator:a5369487f9f9d1f4af30eacd61738f206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d348605992bff3d0f09495aff8cc2e"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a48d348605992bff3d0f09495aff8cc2e">DMA3_CTRL_REG</a></td></tr>
<tr class="separator:a48d348605992bff3d0f09495aff8cc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924b1240fbaf1aacd4ae63b6aa88dcd9"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a924b1240fbaf1aacd4ae63b6aa88dcd9">DMA3_IDX_REG</a></td></tr>
<tr class="separator:a924b1240fbaf1aacd4ae63b6aa88dcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83cb727197f76f08e941bef19825972"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad83cb727197f76f08e941bef19825972">DMA4_A_STARTL_REG</a></td></tr>
<tr class="separator:ad83cb727197f76f08e941bef19825972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ebef443aeb0245fc61d9083ea9b309"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a08ebef443aeb0245fc61d9083ea9b309">DMA4_A_STARTH_REG</a></td></tr>
<tr class="separator:a08ebef443aeb0245fc61d9083ea9b309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14999c9be36de86416b9069c4c147854"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a14999c9be36de86416b9069c4c147854">DMA4_B_STARTL_REG</a></td></tr>
<tr class="separator:a14999c9be36de86416b9069c4c147854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a694b676bda098d0cf86194ddae2df669"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a694b676bda098d0cf86194ddae2df669">DMA4_B_STARTH_REG</a></td></tr>
<tr class="separator:a694b676bda098d0cf86194ddae2df669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fbfaff4108ac7cde9c01a55f0293be0"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6fbfaff4108ac7cde9c01a55f0293be0">DMA4_INT_REG</a></td></tr>
<tr class="separator:a6fbfaff4108ac7cde9c01a55f0293be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031ca27c105e11b5407b8b01609fede5"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a031ca27c105e11b5407b8b01609fede5">DMA4_LEN_REG</a></td></tr>
<tr class="separator:a031ca27c105e11b5407b8b01609fede5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a684a49c8750dc5e67fd0eba77756f3a3"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a684a49c8750dc5e67fd0eba77756f3a3">DMA4_CTRL_REG</a></td></tr>
<tr class="separator:a684a49c8750dc5e67fd0eba77756f3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6377954ee368bec503518d44cff994"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a5f6377954ee368bec503518d44cff994">DMA4_IDX_REG</a></td></tr>
<tr class="separator:a5f6377954ee368bec503518d44cff994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a39950703e6cd4878ed292256b50bcb"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a5a39950703e6cd4878ed292256b50bcb">DMA5_A_STARTL_REG</a></td></tr>
<tr class="separator:a5a39950703e6cd4878ed292256b50bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e899d596eb052324a84c7a3fcb6817"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab2e899d596eb052324a84c7a3fcb6817">DMA5_A_STARTH_REG</a></td></tr>
<tr class="separator:ab2e899d596eb052324a84c7a3fcb6817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a221f1434625a59697c8abda097846910"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a221f1434625a59697c8abda097846910">DMA5_B_STARTL_REG</a></td></tr>
<tr class="separator:a221f1434625a59697c8abda097846910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b1ed483e37eab7e175a27aee66d12b"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a37b1ed483e37eab7e175a27aee66d12b">DMA5_B_STARTH_REG</a></td></tr>
<tr class="separator:a37b1ed483e37eab7e175a27aee66d12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a680854894cd68cae92056be6f319ad07"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a680854894cd68cae92056be6f319ad07">DMA5_INT_REG</a></td></tr>
<tr class="separator:a680854894cd68cae92056be6f319ad07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d78d803fb07e2b95bf5ed73d9e9c26"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad8d78d803fb07e2b95bf5ed73d9e9c26">DMA5_LEN_REG</a></td></tr>
<tr class="separator:ad8d78d803fb07e2b95bf5ed73d9e9c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b0f925dca097a53e2681136547100f"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a72b0f925dca097a53e2681136547100f">DMA5_CTRL_REG</a></td></tr>
<tr class="separator:a72b0f925dca097a53e2681136547100f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c049e4658481a459d51a2781ed6b0e"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a12c049e4658481a459d51a2781ed6b0e">DMA5_IDX_REG</a></td></tr>
<tr class="separator:a12c049e4658481a459d51a2781ed6b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974c6165379d360ef0c68ee122059e05"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a974c6165379d360ef0c68ee122059e05">DMA6_A_STARTL_REG</a></td></tr>
<tr class="separator:a974c6165379d360ef0c68ee122059e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba5f990b3e2c1931e76b645eea4252a"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#afba5f990b3e2c1931e76b645eea4252a">DMA6_A_STARTH_REG</a></td></tr>
<tr class="separator:afba5f990b3e2c1931e76b645eea4252a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3917d052a7a3fd1563cd4d7f5708788"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad3917d052a7a3fd1563cd4d7f5708788">DMA6_B_STARTL_REG</a></td></tr>
<tr class="separator:ad3917d052a7a3fd1563cd4d7f5708788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3040c2765ae21adc26c7436f833653f5"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a3040c2765ae21adc26c7436f833653f5">DMA6_B_STARTH_REG</a></td></tr>
<tr class="separator:a3040c2765ae21adc26c7436f833653f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad7573989ee31c83aef7ab0ecb95fcae"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aad7573989ee31c83aef7ab0ecb95fcae">DMA6_INT_REG</a></td></tr>
<tr class="separator:aad7573989ee31c83aef7ab0ecb95fcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53242584553c3fb467deeceab17fff74"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a53242584553c3fb467deeceab17fff74">DMA6_LEN_REG</a></td></tr>
<tr class="separator:a53242584553c3fb467deeceab17fff74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ffb41f438d90be6300eea7f5e6da29"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a82ffb41f438d90be6300eea7f5e6da29">DMA6_CTRL_REG</a></td></tr>
<tr class="separator:a82ffb41f438d90be6300eea7f5e6da29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87617a9ffd33c8983de810606722c467"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a87617a9ffd33c8983de810606722c467">DMA6_IDX_REG</a></td></tr>
<tr class="separator:a87617a9ffd33c8983de810606722c467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad00dd97dc8e4cc0476a1892318d0f999"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad00dd97dc8e4cc0476a1892318d0f999">DMA7_A_STARTL_REG</a></td></tr>
<tr class="separator:ad00dd97dc8e4cc0476a1892318d0f999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f8774054fa9aacbd6e551056067e5f"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a89f8774054fa9aacbd6e551056067e5f">DMA7_A_STARTH_REG</a></td></tr>
<tr class="separator:a89f8774054fa9aacbd6e551056067e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09bce1f9ebe47e8671735ef85c5331fd"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a09bce1f9ebe47e8671735ef85c5331fd">DMA7_B_STARTL_REG</a></td></tr>
<tr class="separator:a09bce1f9ebe47e8671735ef85c5331fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda24ac4674587fea4b8deae17d1dd1c"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#acda24ac4674587fea4b8deae17d1dd1c">DMA7_B_STARTH_REG</a></td></tr>
<tr class="separator:acda24ac4674587fea4b8deae17d1dd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40fd5f97545b92648ffd2fc871a18fd"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab40fd5f97545b92648ffd2fc871a18fd">DMA7_INT_REG</a></td></tr>
<tr class="separator:ab40fd5f97545b92648ffd2fc871a18fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba4d2fd5644b8ac70f8fd2c83ce555d"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abba4d2fd5644b8ac70f8fd2c83ce555d">DMA7_LEN_REG</a></td></tr>
<tr class="separator:abba4d2fd5644b8ac70f8fd2c83ce555d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abab4eddbe84dd761832631b5736dd261"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abab4eddbe84dd761832631b5736dd261">DMA7_CTRL_REG</a></td></tr>
<tr class="separator:abab4eddbe84dd761832631b5736dd261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c43f6591e85bbe6452b5cd7f261c38"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a65c43f6591e85bbe6452b5cd7f261c38">DMA7_IDX_REG</a></td></tr>
<tr class="separator:a65c43f6591e85bbe6452b5cd7f261c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ade941a700409660af03b2c6bc049b8"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a5ade941a700409660af03b2c6bc049b8">DMA_REQ_MUX_REG</a></td></tr>
<tr class="separator:a5ade941a700409660af03b2c6bc049b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cf4d92c2ba2c921af805b420c35ef71"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a3cf4d92c2ba2c921af805b420c35ef71">DMA_INT_STATUS_REG</a></td></tr>
<tr class="separator:a3cf4d92c2ba2c921af805b420c35ef71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad03497b07d125d10241db3542abf3e8c"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad03497b07d125d10241db3542abf3e8c">DMA_CLEAR_INT_REG</a></td></tr>
<tr class="separator:ad03497b07d125d10241db3542abf3e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA registers (DMA) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a643057d6c61778cb910b309f0c3f2950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003502) Start address High A of DMA channel 0 </p>

</div>
</div>
<a class="anchor" id="a643057d6c61778cb910b309f0c3f2950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000002) Start address High A of DMA channel 0</p>
<p>(@ 0x50003502) Start address High A of DMA channel 0 </p>

</div>
</div>
<a class="anchor" id="a162a533f12c77265658a6def203b0030"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50003500) DMA Structure (@ 0x50003500) Start address Low A of DMA channel 0 </p>

</div>
</div>
<a class="anchor" id="a162a533f12c77265658a6def203b0030"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50003500) DMA Structure (@ 0x00000000) Start address Low A of DMA channel 0</p>
<p>&lt; (@ 0x50003500) DMA Structure (@ 0x50003500) Start address Low A of DMA channel 0 </p>

</div>
</div>
<a class="anchor" id="a2ddd5ddde804e0302b6bdd48532423ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003506) Start address High B of DMA channel 0 </p>

</div>
</div>
<a class="anchor" id="a2ddd5ddde804e0302b6bdd48532423ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000006) Start address High B of DMA channel 0</p>
<p>(@ 0x50003506) Start address High B of DMA channel 0 </p>

</div>
</div>
<a class="anchor" id="a5a596e94fef77377fb4655ae1534b950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003504) Start address Low B of DMA channel 0 </p>

</div>
</div>
<a class="anchor" id="a5a596e94fef77377fb4655ae1534b950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000004) Start address Low B of DMA channel 0</p>
<p>(@ 0x50003504) Start address Low B of DMA channel 0 </p>

</div>
</div>
<a class="anchor" id="a90393b8043ac9bc29510c2b2853e8fb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000350C) Control register for the DMA channel 0 </p>

</div>
</div>
<a class="anchor" id="a90393b8043ac9bc29510c2b2853e8fb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000000C) Control register for the DMA channel 0</p>
<p>(@ 0x5000350C) Control register for the DMA channel 0 </p>

</div>
</div>
<a class="anchor" id="adfbfbb4fa845ca79f49898e109067d4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000350E) Index value of DMA channel 0 </p>

</div>
</div>
<a class="anchor" id="adfbfbb4fa845ca79f49898e109067d4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000000E) Index value of DMA channel 0</p>
<p>(@ 0x5000350E) Index value of DMA channel 0 </p>

</div>
</div>
<a class="anchor" id="a8e4cf89a550310204a3edc47768905ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003508) DMA receive interrupt register channel 0 </p>

</div>
</div>
<a class="anchor" id="a8e4cf89a550310204a3edc47768905ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000008) DMA receive interrupt register channel 0</p>
<p>(@ 0x50003508) DMA receive interrupt register channel 0 </p>

</div>
</div>
<a class="anchor" id="a554f6638968fd128cc321152f57f3091"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000350A) DMA receive length register channel 0 </p>

</div>
</div>
<a class="anchor" id="a554f6638968fd128cc321152f57f3091"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA0_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000000A) DMA receive length register channel 0</p>
<p>(@ 0x5000350A) DMA receive length register channel 0 </p>

</div>
</div>
<a class="anchor" id="a44bb13e5df02a2568554f3ac03434874"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003512) Start address High A of DMA channel 1 </p>

</div>
</div>
<a class="anchor" id="a44bb13e5df02a2568554f3ac03434874"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000012) Start address High A of DMA channel 1</p>
<p>(@ 0x50003512) Start address High A of DMA channel 1 </p>

</div>
</div>
<a class="anchor" id="a9908517e0833147e279c11d64033d79d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003510) Start address Low A of DMA channel 1 </p>

</div>
</div>
<a class="anchor" id="a9908517e0833147e279c11d64033d79d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000010) Start address Low A of DMA channel 1</p>
<p>(@ 0x50003510) Start address Low A of DMA channel 1 </p>

</div>
</div>
<a class="anchor" id="a8457fbf9066eb383e68a5cd847e7288f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003516) Start address High B of DMA channel 1 </p>

</div>
</div>
<a class="anchor" id="a8457fbf9066eb383e68a5cd847e7288f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000016) Start address High B of DMA channel 1</p>
<p>(@ 0x50003516) Start address High B of DMA channel 1 </p>

</div>
</div>
<a class="anchor" id="a95516c2eb2eed76dfe2c2abae6a9c3f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003514) Start address Low B of DMA channel 1 </p>

</div>
</div>
<a class="anchor" id="a95516c2eb2eed76dfe2c2abae6a9c3f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000014) Start address Low B of DMA channel 1</p>
<p>(@ 0x50003514) Start address Low B of DMA channel 1 </p>

</div>
</div>
<a class="anchor" id="a8f7faf571fa57fc69b32a92e6e93173f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000351C) Control register for the DMA channel 1 </p>

</div>
</div>
<a class="anchor" id="a8f7faf571fa57fc69b32a92e6e93173f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000001C) Control register for the DMA channel 1</p>
<p>(@ 0x5000351C) Control register for the DMA channel 1 </p>

</div>
</div>
<a class="anchor" id="a16691e826eca71c9577b9f419a76203c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000351E) Index value of DMA channel 1 </p>

</div>
</div>
<a class="anchor" id="a16691e826eca71c9577b9f419a76203c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000001E) Index value of DMA channel 1</p>
<p>(@ 0x5000351E) Index value of DMA channel 1 </p>

</div>
</div>
<a class="anchor" id="a6d748ca1858ff0cc2411651cd6c7b9ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003518) DMA receive interrupt register channel 1 </p>

</div>
</div>
<a class="anchor" id="a6d748ca1858ff0cc2411651cd6c7b9ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000018) DMA receive interrupt register channel 1</p>
<p>(@ 0x50003518) DMA receive interrupt register channel 1 </p>

</div>
</div>
<a class="anchor" id="a4f780ce70c2eb94c00fa1a973b326355"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000351A) DMA receive length register channel 1 </p>

</div>
</div>
<a class="anchor" id="a4f780ce70c2eb94c00fa1a973b326355"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA1_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000001A) DMA receive length register channel 1</p>
<p>(@ 0x5000351A) DMA receive length register channel 1 </p>

</div>
</div>
<a class="anchor" id="aa07641bf2579e14e9e9befa39c6ceae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003522) Start address High A of DMA channel 2 </p>

</div>
</div>
<a class="anchor" id="aa07641bf2579e14e9e9befa39c6ceae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000022) Start address High A of DMA channel 2</p>
<p>(@ 0x50003522) Start address High A of DMA channel 2 </p>

</div>
</div>
<a class="anchor" id="a84ad035effa9afc3cd55122d0ecd6487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003520) Start address Low A of DMA channel 2 </p>

</div>
</div>
<a class="anchor" id="a84ad035effa9afc3cd55122d0ecd6487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000020) Start address Low A of DMA channel 2</p>
<p>(@ 0x50003520) Start address Low A of DMA channel 2 </p>

</div>
</div>
<a class="anchor" id="a719ed09254f8dfc6224398580e9f2351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003526) Start address High B of DMA channel 2 </p>

</div>
</div>
<a class="anchor" id="a719ed09254f8dfc6224398580e9f2351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000026) Start address High B of DMA channel 2</p>
<p>(@ 0x50003526) Start address High B of DMA channel 2 </p>

</div>
</div>
<a class="anchor" id="aa333d4a0fa71b2b7f46b80d3d26d93f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003524) Start address Low B of DMA channel 2 </p>

</div>
</div>
<a class="anchor" id="aa333d4a0fa71b2b7f46b80d3d26d93f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000024) Start address Low B of DMA channel 2</p>
<p>(@ 0x50003524) Start address Low B of DMA channel 2 </p>

</div>
</div>
<a class="anchor" id="a41f8f542d9ba1407c392e3830e1f0aba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000352C) Control register for the DMA channel 2 </p>

</div>
</div>
<a class="anchor" id="a41f8f542d9ba1407c392e3830e1f0aba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000002C) Control register for the DMA channel 2</p>
<p>(@ 0x5000352C) Control register for the DMA channel 2 </p>

</div>
</div>
<a class="anchor" id="a0ec6ccf6d89a0238da1bdced971eb4c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000352E) Index value of DMA channel 2 </p>

</div>
</div>
<a class="anchor" id="a0ec6ccf6d89a0238da1bdced971eb4c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000002E) Index value of DMA channel 2</p>
<p>(@ 0x5000352E) Index value of DMA channel 2 </p>

</div>
</div>
<a class="anchor" id="a2924a39603b420c2f4da355803d73d44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003528) DMA receive interrupt register channel 2 </p>

</div>
</div>
<a class="anchor" id="a2924a39603b420c2f4da355803d73d44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000028) DMA receive interrupt register channel 2</p>
<p>(@ 0x50003528) DMA receive interrupt register channel 2 </p>

</div>
</div>
<a class="anchor" id="ac831f41b15a61c83c6cfab46595a2792"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000352A) DMA receive length register channel 2 </p>

</div>
</div>
<a class="anchor" id="ac831f41b15a61c83c6cfab46595a2792"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA2_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000002A) DMA receive length register channel 2</p>
<p>(@ 0x5000352A) DMA receive length register channel 2 </p>

</div>
</div>
<a class="anchor" id="ad0c52c13c9431cc9a62316e64a6dd3f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003532) Start address High A of DMA channel 3 </p>

</div>
</div>
<a class="anchor" id="ad0c52c13c9431cc9a62316e64a6dd3f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000032) Start address High A of DMA channel 3</p>
<p>(@ 0x50003532) Start address High A of DMA channel 3 </p>

</div>
</div>
<a class="anchor" id="a2525ebd085b270f9a2a361297329225a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003530) Start address Low A of DMA channel 3 </p>

</div>
</div>
<a class="anchor" id="a2525ebd085b270f9a2a361297329225a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000030) Start address Low A of DMA channel 3</p>
<p>(@ 0x50003530) Start address Low A of DMA channel 3 </p>

</div>
</div>
<a class="anchor" id="a2e1a6143ec2b366269253b12ddb706c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003536) Start address High B of DMA channel 3 </p>

</div>
</div>
<a class="anchor" id="a2e1a6143ec2b366269253b12ddb706c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000036) Start address High B of DMA channel 3</p>
<p>(@ 0x50003536) Start address High B of DMA channel 3 </p>

</div>
</div>
<a class="anchor" id="a2a40dccc4e30386826a99293cafd8084"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003534) Start address Low B of DMA channel 3 </p>

</div>
</div>
<a class="anchor" id="a2a40dccc4e30386826a99293cafd8084"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000034) Start address Low B of DMA channel 3</p>
<p>(@ 0x50003534) Start address Low B of DMA channel 3 </p>

</div>
</div>
<a class="anchor" id="a48d348605992bff3d0f09495aff8cc2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000353C) Control register for the DMA channel 3 </p>

</div>
</div>
<a class="anchor" id="a48d348605992bff3d0f09495aff8cc2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000003C) Control register for the DMA channel 3</p>
<p>(@ 0x5000353C) Control register for the DMA channel 3 </p>

</div>
</div>
<a class="anchor" id="a924b1240fbaf1aacd4ae63b6aa88dcd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000353E) Index value of DMA channel 3 </p>

</div>
</div>
<a class="anchor" id="a924b1240fbaf1aacd4ae63b6aa88dcd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000003E) Index value of DMA channel 3</p>
<p>(@ 0x5000353E) Index value of DMA channel 3 </p>

</div>
</div>
<a class="anchor" id="adf225b8619e88686c7a38a9bb8445d50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003538) DMA receive interrupt register channel 3 </p>

</div>
</div>
<a class="anchor" id="adf225b8619e88686c7a38a9bb8445d50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000038) DMA receive interrupt register channel 3</p>
<p>(@ 0x50003538) DMA receive interrupt register channel 3 </p>

</div>
</div>
<a class="anchor" id="a5369487f9f9d1f4af30eacd61738f206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000353A) DMA receive length register channel 3 </p>

</div>
</div>
<a class="anchor" id="a5369487f9f9d1f4af30eacd61738f206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA3_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000003A) DMA receive length register channel 3</p>
<p>(@ 0x5000353A) DMA receive length register channel 3 </p>

</div>
</div>
<a class="anchor" id="a08ebef443aeb0245fc61d9083ea9b309"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003542) Start address High A of DMA channel 4 </p>

</div>
</div>
<a class="anchor" id="a08ebef443aeb0245fc61d9083ea9b309"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000042) Start address High A of DMA channel 4</p>
<p>(@ 0x50003542) Start address High A of DMA channel 4 </p>

</div>
</div>
<a class="anchor" id="ad83cb727197f76f08e941bef19825972"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003540) Start address Low A of DMA channel 4 </p>

</div>
</div>
<a class="anchor" id="ad83cb727197f76f08e941bef19825972"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000040) Start address Low A of DMA channel 4</p>
<p>(@ 0x50003540) Start address Low A of DMA channel 4 </p>

</div>
</div>
<a class="anchor" id="a694b676bda098d0cf86194ddae2df669"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003546) Start address High B of DMA channel 4 </p>

</div>
</div>
<a class="anchor" id="a694b676bda098d0cf86194ddae2df669"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000046) Start address High B of DMA channel 4</p>
<p>(@ 0x50003546) Start address High B of DMA channel 4 </p>

</div>
</div>
<a class="anchor" id="a14999c9be36de86416b9069c4c147854"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003544) Start address Low B of DMA channel 4 </p>

</div>
</div>
<a class="anchor" id="a14999c9be36de86416b9069c4c147854"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000044) Start address Low B of DMA channel 4</p>
<p>(@ 0x50003544) Start address Low B of DMA channel 4 </p>

</div>
</div>
<a class="anchor" id="a684a49c8750dc5e67fd0eba77756f3a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000354C) Control register for the DMA channel 4 </p>

</div>
</div>
<a class="anchor" id="a684a49c8750dc5e67fd0eba77756f3a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000004C) Control register for the DMA channel 4</p>
<p>(@ 0x5000354C) Control register for the DMA channel 4 </p>

</div>
</div>
<a class="anchor" id="a5f6377954ee368bec503518d44cff994"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000354E) Index value of DMA channel 4 </p>

</div>
</div>
<a class="anchor" id="a5f6377954ee368bec503518d44cff994"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000004E) Index value of DMA channel 4</p>
<p>(@ 0x5000354E) Index value of DMA channel 4 </p>

</div>
</div>
<a class="anchor" id="a6fbfaff4108ac7cde9c01a55f0293be0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003548) DMA receive interrupt register channel 4 </p>

</div>
</div>
<a class="anchor" id="a6fbfaff4108ac7cde9c01a55f0293be0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000048) DMA receive interrupt register channel 4</p>
<p>(@ 0x50003548) DMA receive interrupt register channel 4 </p>

</div>
</div>
<a class="anchor" id="a031ca27c105e11b5407b8b01609fede5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000354A) DMA receive length register channel 4 </p>

</div>
</div>
<a class="anchor" id="a031ca27c105e11b5407b8b01609fede5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA4_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000004A) DMA receive length register channel 4</p>
<p>(@ 0x5000354A) DMA receive length register channel 4 </p>

</div>
</div>
<a class="anchor" id="ab2e899d596eb052324a84c7a3fcb6817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003552) Start address High A of DMA channel 5 </p>

</div>
</div>
<a class="anchor" id="ab2e899d596eb052324a84c7a3fcb6817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000052) Start address High A of DMA channel 5</p>
<p>(@ 0x50003552) Start address High A of DMA channel 5 </p>

</div>
</div>
<a class="anchor" id="a5a39950703e6cd4878ed292256b50bcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003550) Start address Low A of DMA channel 5 </p>

</div>
</div>
<a class="anchor" id="a5a39950703e6cd4878ed292256b50bcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000050) Start address Low A of DMA channel 5</p>
<p>(@ 0x50003550) Start address Low A of DMA channel 5 </p>

</div>
</div>
<a class="anchor" id="a37b1ed483e37eab7e175a27aee66d12b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003556) Start address High B of DMA channel 5 </p>

</div>
</div>
<a class="anchor" id="a37b1ed483e37eab7e175a27aee66d12b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000056) Start address High B of DMA channel 5</p>
<p>(@ 0x50003556) Start address High B of DMA channel 5 </p>

</div>
</div>
<a class="anchor" id="a221f1434625a59697c8abda097846910"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003554) Start address Low B of DMA channel 5 </p>

</div>
</div>
<a class="anchor" id="a221f1434625a59697c8abda097846910"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000054) Start address Low B of DMA channel 5</p>
<p>(@ 0x50003554) Start address Low B of DMA channel 5 </p>

</div>
</div>
<a class="anchor" id="a72b0f925dca097a53e2681136547100f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000355C) Control register for the DMA channel 5 </p>

</div>
</div>
<a class="anchor" id="a72b0f925dca097a53e2681136547100f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000005C) Control register for the DMA channel 5</p>
<p>(@ 0x5000355C) Control register for the DMA channel 5 </p>

</div>
</div>
<a class="anchor" id="a12c049e4658481a459d51a2781ed6b0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000355E) Index value of DMA channel 5 </p>

</div>
</div>
<a class="anchor" id="a12c049e4658481a459d51a2781ed6b0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000005E) Index value of DMA channel 5</p>
<p>(@ 0x5000355E) Index value of DMA channel 5 </p>

</div>
</div>
<a class="anchor" id="a680854894cd68cae92056be6f319ad07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003558) DMA receive interrupt register channel 5 </p>

</div>
</div>
<a class="anchor" id="a680854894cd68cae92056be6f319ad07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000058) DMA receive interrupt register channel 5</p>
<p>(@ 0x50003558) DMA receive interrupt register channel 5 </p>

</div>
</div>
<a class="anchor" id="ad8d78d803fb07e2b95bf5ed73d9e9c26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000355A) DMA receive length register channel 5 </p>

</div>
</div>
<a class="anchor" id="ad8d78d803fb07e2b95bf5ed73d9e9c26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA5_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000005A) DMA receive length register channel 5</p>
<p>(@ 0x5000355A) DMA receive length register channel 5 </p>

</div>
</div>
<a class="anchor" id="afba5f990b3e2c1931e76b645eea4252a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003562) Start address High A of DMA channel 6 </p>

</div>
</div>
<a class="anchor" id="afba5f990b3e2c1931e76b645eea4252a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000062) Start address High A of DMA channel 6</p>
<p>(@ 0x50003562) Start address High A of DMA channel 6 </p>

</div>
</div>
<a class="anchor" id="a974c6165379d360ef0c68ee122059e05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003560) Start address Low A of DMA channel 6 </p>

</div>
</div>
<a class="anchor" id="a974c6165379d360ef0c68ee122059e05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000060) Start address Low A of DMA channel 6</p>
<p>(@ 0x50003560) Start address Low A of DMA channel 6 </p>

</div>
</div>
<a class="anchor" id="a3040c2765ae21adc26c7436f833653f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003566) Start address High B of DMA channel 6 </p>

</div>
</div>
<a class="anchor" id="a3040c2765ae21adc26c7436f833653f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000066) Start address High B of DMA channel 6</p>
<p>(@ 0x50003566) Start address High B of DMA channel 6 </p>

</div>
</div>
<a class="anchor" id="ad3917d052a7a3fd1563cd4d7f5708788"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003564) Start address Low B of DMA channel 6 </p>

</div>
</div>
<a class="anchor" id="ad3917d052a7a3fd1563cd4d7f5708788"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000064) Start address Low B of DMA channel 6</p>
<p>(@ 0x50003564) Start address Low B of DMA channel 6 </p>

</div>
</div>
<a class="anchor" id="a82ffb41f438d90be6300eea7f5e6da29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000356C) Control register for the DMA channel 6 </p>

</div>
</div>
<a class="anchor" id="a82ffb41f438d90be6300eea7f5e6da29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000006C) Control register for the DMA channel 6</p>
<p>(@ 0x5000356C) Control register for the DMA channel 6 </p>

</div>
</div>
<a class="anchor" id="a87617a9ffd33c8983de810606722c467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000356E) Index value of DMA channel 6 </p>

</div>
</div>
<a class="anchor" id="a87617a9ffd33c8983de810606722c467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000006E) Index value of DMA channel 6</p>
<p>(@ 0x5000356E) Index value of DMA channel 6 </p>

</div>
</div>
<a class="anchor" id="aad7573989ee31c83aef7ab0ecb95fcae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003568) DMA receive interrupt register channel 6 </p>

</div>
</div>
<a class="anchor" id="aad7573989ee31c83aef7ab0ecb95fcae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000068) DMA receive interrupt register channel 6</p>
<p>(@ 0x50003568) DMA receive interrupt register channel 6 </p>

</div>
</div>
<a class="anchor" id="a53242584553c3fb467deeceab17fff74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000356A) DMA receive length register channel 6 </p>

</div>
</div>
<a class="anchor" id="a53242584553c3fb467deeceab17fff74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA6_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000006A) DMA receive length register channel 6</p>
<p>(@ 0x5000356A) DMA receive length register channel 6 </p>

</div>
</div>
<a class="anchor" id="a89f8774054fa9aacbd6e551056067e5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003572) Start address High A of DMA channel 7 </p>

</div>
</div>
<a class="anchor" id="a89f8774054fa9aacbd6e551056067e5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000072) Start address High A of DMA channel 7</p>
<p>(@ 0x50003572) Start address High A of DMA channel 7 </p>

</div>
</div>
<a class="anchor" id="ad00dd97dc8e4cc0476a1892318d0f999"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003570) Start address Low A of DMA channel 7 </p>

</div>
</div>
<a class="anchor" id="ad00dd97dc8e4cc0476a1892318d0f999"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000070) Start address Low A of DMA channel 7</p>
<p>(@ 0x50003570) Start address Low A of DMA channel 7 </p>

</div>
</div>
<a class="anchor" id="acda24ac4674587fea4b8deae17d1dd1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003576) Start address High B of DMA channel 7 </p>

</div>
</div>
<a class="anchor" id="acda24ac4674587fea4b8deae17d1dd1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000076) Start address High B of DMA channel 7</p>
<p>(@ 0x50003576) Start address High B of DMA channel 7 </p>

</div>
</div>
<a class="anchor" id="a09bce1f9ebe47e8671735ef85c5331fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003574) Start address Low B of DMA channel 7 </p>

</div>
</div>
<a class="anchor" id="a09bce1f9ebe47e8671735ef85c5331fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000074) Start address Low B of DMA channel 7</p>
<p>(@ 0x50003574) Start address Low B of DMA channel 7 </p>

</div>
</div>
<a class="anchor" id="abab4eddbe84dd761832631b5736dd261"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000357C) Control register for the DMA channel 7 </p>

</div>
</div>
<a class="anchor" id="abab4eddbe84dd761832631b5736dd261"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000007C) Control register for the DMA channel 7</p>
<p>(@ 0x5000357C) Control register for the DMA channel 7 </p>

</div>
</div>
<a class="anchor" id="a65c43f6591e85bbe6452b5cd7f261c38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000357E) Index value of DMA channel 7 </p>

</div>
</div>
<a class="anchor" id="a65c43f6591e85bbe6452b5cd7f261c38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000007E) Index value of DMA channel 7</p>
<p>(@ 0x5000357E) Index value of DMA channel 7 </p>

</div>
</div>
<a class="anchor" id="ab40fd5f97545b92648ffd2fc871a18fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003578) DMA receive interrupt register channel 7 </p>

</div>
</div>
<a class="anchor" id="ab40fd5f97545b92648ffd2fc871a18fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000078) DMA receive interrupt register channel 7</p>
<p>(@ 0x50003578) DMA receive interrupt register channel 7 </p>

</div>
</div>
<a class="anchor" id="abba4d2fd5644b8ac70f8fd2c83ce555d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000357A) DMA receive length register channel 7 </p>

</div>
</div>
<a class="anchor" id="abba4d2fd5644b8ac70f8fd2c83ce555d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA7_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000007A) DMA receive length register channel 7</p>
<p>(@ 0x5000357A) DMA receive length register channel 7 </p>

</div>
</div>
<a class="anchor" id="ad03497b07d125d10241db3542abf3e8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA_CLEAR_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003584) DMA clear interrupt register </p>

</div>
</div>
<a class="anchor" id="ad03497b07d125d10241db3542abf3e8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA_CLEAR_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000084) DMA clear interrupt register</p>
<p>(@ 0x50003584) DMA clear interrupt register </p>

</div>
</div>
<a class="anchor" id="a3cf4d92c2ba2c921af805b420c35ef71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA_INT_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003582) DMA interrupt status register </p>

</div>
</div>
<a class="anchor" id="a3cf4d92c2ba2c921af805b420c35ef71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA_INT_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000082) DMA interrupt status register</p>
<p>(@ 0x50003582) DMA interrupt status register </p>

</div>
</div>
<a class="anchor" id="a5ade941a700409660af03b2c6bc049b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA_REQ_MUX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003580) DMA channel assignments </p>

</div>
</div>
<a class="anchor" id="a5ade941a700409660af03b2c6bc049b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMA_Type::DMA_REQ_MUX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000080) DMA channel assignments</p>
<p>(@ 0x50003580) DMA channel assignments </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>sdk/bsp/include/<a class="el" href="_d_a14680_a_e_8h_source.html">DA14680AE.h</a></li>
<li>sdk/bsp/include/<a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a></li>
<li>sdk/bsp/include/<a class="el" href="_d_a14680_b_b_8h_source.html">DA14680BB.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 19 2018 07:50:07 for SmartSnippets DA1468x/DA15xxx SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
