$date
	Wed May 10 02:54:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module SIMPLE_MEMORY_USING_1D_ARRAY_TB $end
$var wire 8 ! RDATA [7:0] $end
$var parameter 32 " CLKPERIOD $end
$var reg 4 # ADDR [3:0] $end
$var reg 1 $ CLK $end
$var reg 256 % COMMENT [255:0] $end
$var reg 32 & ERRORS [31:0] $end
$var reg 8 ' RDATAEXP [7:0] $end
$var reg 32 ( VECTORCOUNT [31:0] $end
$var reg 8 ) WDATA [7:0] $end
$var reg 1 * WRITE $end
$var integer 32 + COUNT [31:0] $end
$var integer 32 , FD [31:0] $end
$scope module UUT_simple_memory_using_1d_array_behavioral $end
$var wire 4 - addr [3:0] $end
$var wire 1 $ clk $end
$var wire 8 . rdata [7:0] $end
$var wire 8 / wdata [7:0] $end
$var wire 1 * write $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 "
$end
#0
$dumpvars
b0 /
bx .
b0 -
b10000000000000000000000000000011 ,
b101 +
1*
b0 )
b0 (
b0 '
b0 &
b1001001010011100100100101010100 %
0$
b0 #
bx !
$end
#100
b0 !
b0 .
1$
#200
0$
#250
b1 (
b11110000 '
b11110000 )
b11110000 /
b101011101010010010010010101010001000101 %
#300
b11110000 !
b11110000 .
1$
#400
0$
#450
b10 (
b1111 '
b1111 )
b1111 /
bx !
bx .
b1 #
b1 -
#500
b1111 !
b1111 .
1$
#600
0$
#650
b11 (
b10101010 '
b10101010 )
b10101010 /
bx !
bx .
b1110 #
b1110 -
#700
b10101010 !
b10101010 .
1$
#800
0$
#850
b100 (
b11110000 '
bx )
bx /
b11110000 !
b11110000 .
b0 #
b0 -
0*
b1010010010001010100000101000100 %
#900
1$
#1000
0$
#1050
b101 (
b1111 '
b1111 !
b1111 .
b1 #
b1 -
#1100
1$
#1200
0$
#1250
b110 (
b10101010 '
b10101010 !
b10101010 .
b1110 #
b1110 -
#1300
1$
#1400
0$
#1450
b11111111111111111111111111111111 +
