{
  "sha": "97ed31ae00ea83410f9daf61ece8a606044af365",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6OTdlZDMxYWUwMGVhODM0MTBmOWRhZjYxZWNlOGE2MDYwNDRhZjM2NQ==",
  "commit": {
    "author": {
      "name": "H.J. Lu",
      "email": "hjl.tools@gmail.com",
      "date": "2019-03-18T00:56:10Z"
    },
    "committer": {
      "name": "H.J. Lu",
      "email": "hjl.tools@gmail.com",
      "date": "2019-03-18T00:58:19Z"
    },
    "message": "x86: Optimize EVEX vector load/store instructions\n\nWhen there is no write mask, we can encode lower 16 128-bit/256-bit\nEVEX vector register load and store instructions as VEX vector register\nload and store instructions with -O1.\n\ngas/\n\n\tPR gas/24348\n\t* config/tc-i386.c (optimize_encoding): Encode 128-bit and\n\t256-bit EVEX vector register load/store instructions as VEX\n\tvector register load/store instructions for -O1.\n\t* doc/c-i386.texi: Update -O1 documentation.\n\t* testsuite/gas/i386/i386.exp: Run PR gas/24348 tests.\n\t* testsuite/gas/i386/optimize-1.s: Add tests for EVEX vector\n\tload/store instructions.\n\t* testsuite/gas/i386/optimize-2.s: Likewise.\n\t* testsuite/gas/i386/optimize-3.s: Likewise.\n\t* testsuite/gas/i386/optimize-5.s: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-2.s: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-3.s: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-4.s: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-5.s: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-6.s: Likewise.\n\t* testsuite/gas/i386/optimize-1.d: Updated.\n\t* testsuite/gas/i386/optimize-2.d: Likewise.\n\t* testsuite/gas/i386/optimize-3.d: Likewise.\n\t* testsuite/gas/i386/optimize-4.d: Likewise.\n\t* testsuite/gas/i386/optimize-5.d: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-2.d: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-3.d: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-4.d: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-5.d: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-6.d: Likewise.\n\t* testsuite/gas/i386/optimize-7.d: New file.\n\t* testsuite/gas/i386/optimize-7.s: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-8.d: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-8.s: Likewise.\n\nopcodes/\n\n\tPR gas/24348\n\t* i386-opc.tbl: Add Optimize to vmovdqa32, vmovdqa64, vmovdqu8,\n\tvmovdqu16, vmovdqu32 and vmovdqu64.\n\t* i386-tbl.h: Regenerated.",
    "tree": {
      "sha": "9afcfdc297efe11f38e852d4c2509e6039a23390",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/9afcfdc297efe11f38e852d4c2509e6039a23390"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/97ed31ae00ea83410f9daf61ece8a606044af365",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/97ed31ae00ea83410f9daf61ece8a606044af365",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/97ed31ae00ea83410f9daf61ece8a606044af365",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/97ed31ae00ea83410f9daf61ece8a606044af365/comments",
  "author": {
    "login": "hjl-tools",
    "id": 1072356,
    "node_id": "MDQ6VXNlcjEwNzIzNTY=",
    "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/hjl-tools",
    "html_url": "https://github.com/hjl-tools",
    "followers_url": "https://api.github.com/users/hjl-tools/followers",
    "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}",
    "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions",
    "organizations_url": "https://api.github.com/users/hjl-tools/orgs",
    "repos_url": "https://api.github.com/users/hjl-tools/repos",
    "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}",
    "received_events_url": "https://api.github.com/users/hjl-tools/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "hjl-tools",
    "id": 1072356,
    "node_id": "MDQ6VXNlcjEwNzIzNTY=",
    "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/hjl-tools",
    "html_url": "https://github.com/hjl-tools",
    "followers_url": "https://api.github.com/users/hjl-tools/followers",
    "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}",
    "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions",
    "organizations_url": "https://api.github.com/users/hjl-tools/orgs",
    "repos_url": "https://api.github.com/users/hjl-tools/repos",
    "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}",
    "received_events_url": "https://api.github.com/users/hjl-tools/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "7bc0961cfec1f138a3127e8f210909aa430c425f",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/7bc0961cfec1f138a3127e8f210909aa430c425f",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/7bc0961cfec1f138a3127e8f210909aa430c425f"
    }
  ],
  "stats": {
    "total": 1006,
    "additions": 993,
    "deletions": 13
  },
  "files": [
    {
      "sha": "7c098621c4ada678f9f6a9a8279b70ec2aeb6e14",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 33,
      "deletions": 0,
      "changes": 33,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -1,3 +1,36 @@\n+2019-03-18  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR gas/24348\n+\t* config/tc-i386.c (optimize_encoding): Encode 128-bit and\n+\t256-bit EVEX vector register load/store instructions as VEX\n+\tvector register load/store instructions for -O1.\n+\t* doc/c-i386.texi: Update -O1 documentation.\n+\t* testsuite/gas/i386/i386.exp: Run PR gas/24348 tests.\n+\t* testsuite/gas/i386/optimize-1.s: Add tests for EVEX vector\n+\tload/store instructions.\n+\t* testsuite/gas/i386/optimize-2.s: Likewise.\n+\t* testsuite/gas/i386/optimize-3.s: Likewise.\n+\t* testsuite/gas/i386/optimize-5.s: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-2.s: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-3.s: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-4.s: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-5.s: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-6.s: Likewise.\n+\t* testsuite/gas/i386/optimize-1.d: Updated.\n+\t* testsuite/gas/i386/optimize-2.d: Likewise.\n+\t* testsuite/gas/i386/optimize-3.d: Likewise.\n+\t* testsuite/gas/i386/optimize-4.d: Likewise.\n+\t* testsuite/gas/i386/optimize-5.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-2.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-3.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-4.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-5.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-6.d: Likewise.\n+\t* testsuite/gas/i386/optimize-7.d: New file.\n+\t* testsuite/gas/i386/optimize-7.s: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-8.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-8.s: Likewise.\n+\n 2019-03-18  H.J. Lu  <hongjiu.lu@intel.com>\n \n \t* config/tc-i386.c (optimize_encoding): Encode 256-bit/512-bit"
    },
    {
      "sha": "fa060759ae90a6e75bf88e92b6f9f121a20bc006",
      "filename": "gas/config/tc-i386.c",
      "status": "modified",
      "additions": 50,
      "deletions": 0,
      "changes": 50,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/config/tc-i386.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/config/tc-i386.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-i386.c?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -4075,6 +4075,56 @@ optimize_encoding (void)\n \t    i.types[j].bitfield.ymmword = 0;\n \t  }\n     }\n+  else if ((cpu_arch_flags.bitfield.cpuavx\n+\t    || cpu_arch_isa_flags.bitfield.cpuavx)\n+\t   && i.vec_encoding != vex_encoding_evex\n+\t   && !i.types[0].bitfield.zmmword\n+\t   && !i.mask\n+\t   && is_evex_encoding (&i.tm)\n+\t   && (i.tm.base_opcode == 0x666f\n+\t       || (i.tm.base_opcode ^ Opcode_SIMD_IntD) == 0x666f\n+\t       || i.tm.base_opcode == 0xf36f\n+\t       || (i.tm.base_opcode ^ Opcode_SIMD_IntD) == 0xf36f\n+\t       || i.tm.base_opcode == 0xf26f\n+\t       || (i.tm.base_opcode ^ Opcode_SIMD_IntD) == 0xf26f)\n+\t   && i.tm.extension_opcode == None)\n+    {\n+      /* Optimize: -O1:\n+\t   VOP, one of vmovdqa32, vmovdqa64, vmovdqu8, vmovdqu16,\n+\t   vmovdqu32 and vmovdqu64:\n+\t     EVEX VOP %xmmM, %xmmN\n+\t       -> VEX vmovdqa|vmovdqu %xmmM, %xmmN (M and N < 16)\n+\t     EVEX VOP %ymmM, %ymmN\n+\t       -> VEX vmovdqa|vmovdqu %ymmM, %ymmN (M and N < 16)\n+\t     EVEX VOP %xmmM, mem\n+\t       -> VEX vmovdqa|vmovdqu %xmmM, mem (M < 16)\n+\t     EVEX VOP %ymmM, mem\n+\t       -> VEX vmovdqa|vmovdqu %ymmM, mem (M < 16)\n+\t     EVEX VOP mem, %xmmN\n+\t       -> VEX mvmovdqa|vmovdquem, %xmmN (N < 16)\n+\t     EVEX VOP mem, %ymmN\n+\t       -> VEX vmovdqa|vmovdqu mem, %ymmN (N < 16)\n+       */\n+      if (i.tm.base_opcode == 0xf26f)\n+\ti.tm.base_opcode = 0xf36f;\n+      else if ((i.tm.base_opcode ^ Opcode_SIMD_IntD) == 0xf26f)\n+\ti.tm.base_opcode = 0xf36f ^ Opcode_SIMD_IntD;\n+      i.tm.opcode_modifier.vex\n+\t= i.types[0].bitfield.ymmword ? VEX256 : VEX128;\n+      i.tm.opcode_modifier.vexw = VEXW0;\n+      i.tm.opcode_modifier.evex = 0;\n+      i.tm.opcode_modifier.masking = 0;\n+      i.tm.opcode_modifier.disp8memshift = 0;\n+      i.memshift = 0;\n+      for (j = 0; j < 2; j++)\n+\tif (operand_type_check (i.types[j], disp)\n+\t    && i.op[j].disps->X_op == O_constant)\n+\t  {\n+\t    i.types[j].bitfield.disp8\n+\t      = fits_in_disp8 (i.op[j].disps->X_add_number);\n+\t    break;\n+\t  }\n+    }\n }\n \n /* This is the guts of the machine-dependent assembler.  LINE points to a"
    },
    {
      "sha": "4acd5ff6162c468cb4f56adc081d64507e2a318a",
      "filename": "gas/doc/c-i386.texi",
      "status": "modified",
      "additions": 3,
      "deletions": 1,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/doc/c-i386.texi",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/doc/c-i386.texi",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/doc/c-i386.texi?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -456,7 +456,9 @@ immediate as 32-bit register load instructions with 31-bit or 32-bits\n immediates, encode 64-bit register clearing instructions with 32-bit\n register clearing instructions and encode 256-bit/512-bit VEX/EVEX\n vector register clearing instructions with 128-bit VEX vector register\n-clearing instructions.  @samp{-O2} includes @samp{-O1} optimization plus\n+clearing instructions as well as encode 128-bit/256-bit EVEX vector\n+register load/store instructions with VEX vector register load/store\n+instructions.  @samp{-O2} includes @samp{-O1} optimization plus\n encodes 256-bit/512-bit EVEX vector register clearing instructions with\n 128-bit EVEX vector register clearing instructions.\n @samp{-Os} includes @samp{-O2} optimization plus encodes 16-bit, 32-bit"
    },
    {
      "sha": "3067b4a1f11391dccd55944ea25af22c54e58ed4",
      "filename": "gas/testsuite/gas/i386/i386.exp",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/i386.exp",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/i386.exp",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/i386.exp?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -476,6 +476,7 @@ if [expr ([istarget \"i*86-*-*\"] ||  [istarget \"x86_64-*-*\"]) && [gas_32_check]]\n     run_dump_test \"optimize-6a\"\n     run_dump_test \"optimize-6b\"\n     run_dump_test \"optimize-6c\"\n+    run_dump_test \"optimize-7\"\n \n     # These tests require support for 8 and 16 bit relocs,\n     # so we only run them for ELF and COFF targets.\n@@ -990,6 +991,7 @@ if [expr ([istarget \"i*86-*-*\"] || [istarget \"x86_64-*-*\"]) && [gas_64_check]] t\n     run_dump_test \"x86-64-optimize-7a\"\n     run_dump_test \"x86-64-optimize-7b\"\n     run_dump_test \"x86-64-optimize-7c\"\n+    run_dump_test \"x86-64-optimize-8\"\n \n     if { ![istarget \"*-*-aix*\"]\n       && ![istarget \"*-*-beos*\"]"
    },
    {
      "sha": "70c802c002e805ca70ec70b9f94aba1f9fae18f6",
      "filename": "gas/testsuite/gas/i386/optimize-1.d",
      "status": "modified",
      "additions": 36,
      "deletions": 0,
      "changes": 36,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-1.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-1.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-1.d?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -62,4 +62,40 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 f4 47 e9          \tkxorw  %k1,%k1,%k5\n  +[a-f0-9]+:\tc5 f4 42 e9          \tkandnw %k1,%k1,%k5\n  +[a-f0-9]+:\tc5 f4 42 e9          \tkandnw %k1,%k1,%k5\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n #pass"
    },
    {
      "sha": "6dcfbc279921a1a2e21e41a5909f050bdba826f7",
      "filename": "gas/testsuite/gas/i386/optimize-1.s",
      "status": "modified",
      "additions": 42,
      "deletions": 0,
      "changes": 42,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-1.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-1.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-1.s?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -72,3 +72,45 @@ _start:\n \n \tkandnd %k1, %k1, %k5\n \tkandnq %k1, %k1, %k5\n+\n+\tvmovdqa32\t%xmm1, %xmm2\n+\tvmovdqa64\t%xmm1, %xmm2\n+\tvmovdqu8\t%xmm1, %xmm2\n+\tvmovdqu16\t%xmm1, %xmm2\n+\tvmovdqu32\t%xmm1, %xmm2\n+\tvmovdqu64\t%xmm1, %xmm2\n+\n+\tvmovdqa32\t127(%eax), %xmm2\n+\tvmovdqa64\t127(%eax), %xmm2\n+\tvmovdqu8\t127(%eax), %xmm2\n+\tvmovdqu16\t127(%eax), %xmm2\n+\tvmovdqu32\t127(%eax), %xmm2\n+\tvmovdqu64\t127(%eax), %xmm2\n+\n+\tvmovdqa32\t%xmm1, 128(%eax)\n+\tvmovdqa64\t%xmm1, 128(%eax)\n+\tvmovdqu8\t%xmm1, 128(%eax)\n+\tvmovdqu16\t%xmm1, 128(%eax)\n+\tvmovdqu32\t%xmm1, 128(%eax)\n+\tvmovdqu64\t%xmm1, 128(%eax)\n+\n+\tvmovdqa32\t%ymm1, %ymm2\n+\tvmovdqa64\t%ymm1, %ymm2\n+\tvmovdqu8\t%ymm1, %ymm2\n+\tvmovdqu16\t%ymm1, %ymm2\n+\tvmovdqu32\t%ymm1, %ymm2\n+\tvmovdqu64\t%ymm1, %ymm2\n+\n+\tvmovdqa32\t127(%eax), %ymm2\n+\tvmovdqa64\t127(%eax), %ymm2\n+\tvmovdqu8\t127(%eax), %ymm2\n+\tvmovdqu16\t127(%eax), %ymm2\n+\tvmovdqu32\t127(%eax), %ymm2\n+\tvmovdqu64\t127(%eax), %ymm2\n+\n+\tvmovdqa32\t%ymm1, 128(%eax)\n+\tvmovdqa64\t%ymm1, 128(%eax)\n+\tvmovdqu8\t%ymm1, 128(%eax)\n+\tvmovdqu16\t%ymm1, 128(%eax)\n+\tvmovdqu32\t%ymm1, 128(%eax)\n+\tvmovdqu64\t%ymm1, 128(%eax)"
    },
    {
      "sha": "cee2383d848d042529b2e7a7372402960fd5540e",
      "filename": "gas/testsuite/gas/i386/optimize-1a.d",
      "status": "modified",
      "additions": 36,
      "deletions": 0,
      "changes": 36,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-1a.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-1a.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-1a.d?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -63,4 +63,40 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 f4 47 e9          \tkxorw  %k1,%k1,%k5\n  +[a-f0-9]+:\tc5 f4 42 e9          \tkandnw %k1,%k1,%k5\n  +[a-f0-9]+:\tc5 f4 42 e9          \tkandnw %k1,%k1,%k5\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n #pass"
    },
    {
      "sha": "19467f5c01bfe4f8c9e2eb392efeaa6470313f64",
      "filename": "gas/testsuite/gas/i386/optimize-2.d",
      "status": "modified",
      "additions": 72,
      "deletions": 0,
      "changes": 72,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-2.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-2.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-2.d?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -17,4 +17,76 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tf7 c7 7f 00 00 00    \ttest   \\$0x7f,%edi\n  +[a-f0-9]+:\t66 f7 c7 7f 00       \ttest   \\$0x7f,%di\n  +[a-f0-9]+:\tc5 f1 55 e9          \tvandnpd %xmm1,%xmm1,%xmm5\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7d 48 6f d1    \tvmovdqa32 %zmm1,%zmm2\n+ +[a-f0-9]+:\t62 f1 fd 48 6f d1    \tvmovdqa64 %zmm1,%zmm2\n+ +[a-f0-9]+:\t62 f1 7f 48 6f d1    \tvmovdqu8 %zmm1,%zmm2\n+ +[a-f0-9]+:\t62 f1 ff 48 6f d1    \tvmovdqu16 %zmm1,%zmm2\n+ +[a-f0-9]+:\t62 f1 7e 48 6f d1    \tvmovdqu32 %zmm1,%zmm2\n+ +[a-f0-9]+:\t62 f1 fe 48 6f d1    \tvmovdqu64 %zmm1,%zmm2\n+ +[a-f0-9]+:\t62 f1 7d 28 6f d1    \tvmovdqa32 %ymm1,%ymm2\n+ +[a-f0-9]+:\t62 f1 fd 28 6f d1    \tvmovdqa64 %ymm1,%ymm2\n+ +[a-f0-9]+:\t62 f1 7f 08 6f d1    \tvmovdqu8 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 ff 08 6f d1    \tvmovdqu16 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 7e 08 6f d1    \tvmovdqu32 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 fe 08 6f d1    \tvmovdqu64 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 7d 29 6f d1    \tvmovdqa32 %ymm1,%ymm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 fd 29 6f d1    \tvmovdqa64 %ymm1,%ymm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7f 09 6f d1    \tvmovdqu8 %xmm1,%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 ff 09 6f d1    \tvmovdqu16 %xmm1,%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7e 09 6f d1    \tvmovdqu32 %xmm1,%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 fe 09 6f d1    \tvmovdqu64 %xmm1,%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7d 29 6f 10    \tvmovdqa32 \\(%eax\\),%ymm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 fd 29 6f 10    \tvmovdqa64 \\(%eax\\),%ymm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7f 09 6f 10    \tvmovdqu8 \\(%eax\\),%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 ff 09 6f 10    \tvmovdqu16 \\(%eax\\),%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7e 09 6f 10    \tvmovdqu32 \\(%eax\\),%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 fe 09 6f 10    \tvmovdqu64 \\(%eax\\),%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7d 29 7f 08    \tvmovdqa32 %ymm1,\\(%eax\\)\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 fd 29 7f 08    \tvmovdqa64 %ymm1,\\(%eax\\)\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7f 09 7f 08    \tvmovdqu8 %xmm1,\\(%eax\\)\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 ff 09 7f 08    \tvmovdqu16 %xmm1,\\(%eax\\)\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7e 09 7f 08    \tvmovdqu32 %xmm1,\\(%eax\\)\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 fe 09 7f 08    \tvmovdqu64 %xmm1,\\(%eax\\)\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7d 89 6f d1    \tvmovdqa32 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n+ +[a-f0-9]+:\t62 f1 fd 89 6f d1    \tvmovdqa64 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n+ +[a-f0-9]+:\t62 f1 7f 89 6f d1    \tvmovdqu8 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n+ +[a-f0-9]+:\t62 f1 ff 89 6f d1    \tvmovdqu16 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n+ +[a-f0-9]+:\t62 f1 7e 89 6f d1    \tvmovdqu32 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n+ +[a-f0-9]+:\t62 f1 fe 89 6f d1    \tvmovdqu64 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n #pass"
    },
    {
      "sha": "0a4fb231672a87113d748a61559877e85e8f1908",
      "filename": "gas/testsuite/gas/i386/optimize-2.s",
      "status": "modified",
      "additions": 84,
      "deletions": 0,
      "changes": 84,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-2.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-2.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-2.s?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -13,3 +13,87 @@ _start:\n \ttest\t$0x7f, %di\n \n \tvandnpd\t%zmm1, %zmm1, %zmm5\n+\n+\tvmovdqa32\t%xmm1, %xmm2\n+\tvmovdqa64\t%xmm1, %xmm2\n+\tvmovdqu8\t%xmm1, %xmm2\n+\tvmovdqu16\t%xmm1, %xmm2\n+\tvmovdqu32\t%xmm1, %xmm2\n+\tvmovdqu64\t%xmm1, %xmm2\n+\n+\tvmovdqa32\t127(%eax), %xmm2\n+\tvmovdqa64\t127(%eax), %xmm2\n+\tvmovdqu8\t127(%eax), %xmm2\n+\tvmovdqu16\t127(%eax), %xmm2\n+\tvmovdqu32\t127(%eax), %xmm2\n+\tvmovdqu64\t127(%eax), %xmm2\n+\n+\tvmovdqa32\t%xmm1, 128(%eax)\n+\tvmovdqa64\t%xmm1, 128(%eax)\n+\tvmovdqu8\t%xmm1, 128(%eax)\n+\tvmovdqu16\t%xmm1, 128(%eax)\n+\tvmovdqu32\t%xmm1, 128(%eax)\n+\tvmovdqu64\t%xmm1, 128(%eax)\n+\n+\tvmovdqa32\t%ymm1, %ymm2\n+\tvmovdqa64\t%ymm1, %ymm2\n+\tvmovdqu8\t%ymm1, %ymm2\n+\tvmovdqu16\t%ymm1, %ymm2\n+\tvmovdqu32\t%ymm1, %ymm2\n+\tvmovdqu64\t%ymm1, %ymm2\n+\n+\tvmovdqa32\t127(%eax), %ymm2\n+\tvmovdqa64\t127(%eax), %ymm2\n+\tvmovdqu8\t127(%eax), %ymm2\n+\tvmovdqu16\t127(%eax), %ymm2\n+\tvmovdqu32\t127(%eax), %ymm2\n+\tvmovdqu64\t127(%eax), %ymm2\n+\n+\tvmovdqa32\t%ymm1, 128(%eax)\n+\tvmovdqa64\t%ymm1, 128(%eax)\n+\tvmovdqu8\t%ymm1, 128(%eax)\n+\tvmovdqu16\t%ymm1, 128(%eax)\n+\tvmovdqu32\t%ymm1, 128(%eax)\n+\tvmovdqu64\t%ymm1, 128(%eax)\n+\n+\tvmovdqa32\t%zmm1, %zmm2\n+\tvmovdqa64\t%zmm1, %zmm2\n+\tvmovdqu8\t%zmm1, %zmm2\n+\tvmovdqu16\t%zmm1, %zmm2\n+\tvmovdqu32\t%zmm1, %zmm2\n+\tvmovdqu64\t%zmm1, %zmm2\n+\n+\t{evex} vmovdqa32\t%ymm1, %ymm2\n+\t{evex} vmovdqa64\t%ymm1, %ymm2\n+\t{evex} vmovdqu8\t\t%xmm1, %xmm2\n+\t{evex} vmovdqu16\t%xmm1, %xmm2\n+\t{evex} vmovdqu32\t%xmm1, %xmm2\n+\t{evex} vmovdqu64\t%xmm1, %xmm2\n+\n+\tvmovdqa32\t%ymm1, %ymm2{%k1}\n+\tvmovdqa64\t%ymm1, %ymm2{%k1}\n+\tvmovdqu8\t%xmm1, %xmm2{%k1}\n+\tvmovdqu16\t%xmm1, %xmm2{%k1}\n+\tvmovdqu32\t%xmm1, %xmm2{%k1}\n+\tvmovdqu64\t%xmm1, %xmm2{%k1}\n+\n+\tvmovdqa32\t(%eax), %ymm2{%k1}\n+\tvmovdqa64\t(%eax), %ymm2{%k1}\n+\tvmovdqu8\t(%eax), %xmm2{%k1}\n+\tvmovdqu16\t(%eax), %xmm2{%k1}\n+\tvmovdqu32\t(%eax), %xmm2{%k1}\n+\tvmovdqu64\t(%eax), %xmm2{%k1}\n+\n+\tvmovdqa32\t%ymm1, (%eax){%k1}\n+\tvmovdqa64\t%ymm1, (%eax){%k1}\n+\tvmovdqu8\t%xmm1, (%eax){%k1}\n+\tvmovdqu16\t%xmm1, (%eax){%k1}\n+\tvmovdqu32\t%xmm1, (%eax){%k1}\n+\tvmovdqu64\t%xmm1, (%eax){%k1}\n+\n+\tvmovdqa32\t%xmm1, %xmm2{%k1}{z}\n+\tvmovdqa64\t%xmm1, %xmm2{%k1}{z}\n+\tvmovdqu8\t%xmm1, %xmm2{%k1}{z}\n+\tvmovdqu16\t%xmm1, %xmm2{%k1}{z}\n+\tvmovdqu32\t%xmm1, %xmm2{%k1}{z}\n+\tvmovdqu64\t%xmm1, %xmm2{%k1}{z}"
    },
    {
      "sha": "cd43243b497572989bb47a33eb9ddab2f0986d53",
      "filename": "gas/testsuite/gas/i386/optimize-3.d",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-3.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-3.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-3.d?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -9,4 +9,10 @@ Disassembly of section .text:\n \n 0+ <_start>:\n  +[a-f0-9]+:\ta9 7f 00 00 00       \ttest   \\$0x7f,%eax\n+ +[a-f0-9]+:\t62 f1 7d 28 6f d1    \tvmovdqa32 %ymm1,%ymm2\n+ +[a-f0-9]+:\t62 f1 fd 28 6f d1    \tvmovdqa64 %ymm1,%ymm2\n+ +[a-f0-9]+:\t62 f1 7f 08 6f d1    \tvmovdqu8 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 ff 08 6f d1    \tvmovdqu16 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 7e 08 6f d1    \tvmovdqu32 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 fe 08 6f d1    \tvmovdqu64 %xmm1,%xmm2\n #pass"
    },
    {
      "sha": "a70893c15d69a947bdd0ea23b80493fa7fa48c31",
      "filename": "gas/testsuite/gas/i386/optimize-3.s",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-3.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-3.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-3.s?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -4,3 +4,10 @@\n \t.text\n _start:\n \t{nooptimize} testl $0x7f, %eax\n+\n+\t{nooptimize} vmovdqa32\t%ymm1, %ymm2\n+\t{nooptimize} vmovdqa64\t%ymm1, %ymm2\n+\t{nooptimize} vmovdqu8\t%xmm1, %xmm2\n+\t{nooptimize} vmovdqu16\t%xmm1, %xmm2\n+\t{nooptimize} vmovdqu32\t%xmm1, %xmm2\n+\t{nooptimize} vmovdqu64\t%xmm1, %xmm2"
    },
    {
      "sha": "2df84654d69310ae1bc79eabc8a91e3a58ee83cd",
      "filename": "gas/testsuite/gas/i386/optimize-4.d",
      "status": "modified",
      "additions": 36,
      "deletions": 0,
      "changes": 36,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-4.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-4.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-4.d?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -62,6 +62,42 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 f4 47 e9          \tkxorw  %k1,%k1,%k5\n  +[a-f0-9]+:\tc5 f4 42 e9          \tkandnw %k1,%k1,%k5\n  +[a-f0-9]+:\tc5 f4 42 e9          \tkandnw %k1,%k1,%k5\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n #pass"
    },
    {
      "sha": "ecc1ab139a379dd413e4faa0fda8ee95d9da4cd3",
      "filename": "gas/testsuite/gas/i386/optimize-5.d",
      "status": "modified",
      "additions": 42,
      "deletions": 0,
      "changes": 42,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-5.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-5.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-5.d?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -62,6 +62,48 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 f4 47 e9          \tkxorw  %k1,%k1,%k5\n  +[a-f0-9]+:\tc5 f4 42 e9          \tkandnw %k1,%k1,%k5\n  +[a-f0-9]+:\tc5 f4 42 e9          \tkandnw %k1,%k1,%k5\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n+ +[a-f0-9]+:\t62 f1 7d 28 6f d1    \tvmovdqa32 %ymm1,%ymm2\n+ +[a-f0-9]+:\t62 f1 fd 28 6f d1    \tvmovdqa64 %ymm1,%ymm2\n+ +[a-f0-9]+:\t62 f1 7f 08 6f d1    \tvmovdqu8 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 ff 08 6f d1    \tvmovdqu16 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 7e 08 6f d1    \tvmovdqu32 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 fe 08 6f d1    \tvmovdqu64 %xmm1,%xmm2\n #pass"
    },
    {
      "sha": "77d60edb69219ca05af579aec4de5ec4d0a569d5",
      "filename": "gas/testsuite/gas/i386/optimize-5.s",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-5.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-5.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-5.s?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -6,3 +6,10 @@\n \n \t{evex} vandnpd %zmm1, %zmm1, %zmm5\n \t{evex} vandnpd %ymm1, %ymm1, %ymm5\n+\n+\t{evex} vmovdqa32\t%ymm1, %ymm2\n+\t{evex} vmovdqa64\t%ymm1, %ymm2\n+\t{evex} vmovdqu8\t\t%xmm1, %xmm2\n+\t{evex} vmovdqu16\t%xmm1, %xmm2\n+\t{evex} vmovdqu32\t%xmm1, %xmm2\n+\t{evex} vmovdqu64\t%xmm1, %xmm2"
    },
    {
      "sha": "92ca7a6c75bd1017e06fd2667a44416d1d0aaf88",
      "filename": "gas/testsuite/gas/i386/optimize-7.d",
      "status": "added",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-7.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-7.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-7.d?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -0,0 +1,12 @@\n+#as: -O2 -march=+noavx\n+#objdump: -drw\n+#name: optimized encoding 7 with -O2\n+\n+.*: +file format .*\n+\n+\n+Disassembly of section .text:\n+\n+0+ <_start>:\n+ +[a-f0-9]+:\t62 f1 7d 28 6f d1    \tvmovdqa32 %ymm1,%ymm2\n+#pass"
    },
    {
      "sha": "261b4afa270cb4ddea115c114d00541894b8f968",
      "filename": "gas/testsuite/gas/i386/optimize-7.s",
      "status": "added",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-7.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/optimize-7.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-7.s?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -0,0 +1,6 @@\n+# Check instructions with optimized encoding\n+\n+\t.allow_index_reg\n+\t.text\n+_start:\n+\tvmovdqa32\t%ymm1, %ymm2"
    },
    {
      "sha": "7d7340fae05b3037b573b5137d3bba21e11eb754",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-2.d",
      "status": "modified",
      "additions": 48,
      "deletions": 0,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-2.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-2.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-2.d?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -106,4 +106,52 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 e1 f5 08 fb c1    \tvpsubq %xmm1,%xmm1,%xmm16\n  +[a-f0-9]+:\t62 b1 f5 00 fb c9    \tvpsubq %xmm17,%xmm17,%xmm1\n  +[a-f0-9]+:\t62 b1 f5 00 fb c9    \tvpsubq %xmm17,%xmm17,%xmm1\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc4 41 79 6f e3       \tvmovdqa %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 79 6f e3       \tvmovdqa %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc4 41 7d 6f e3       \tvmovdqa %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7d 6f e3       \tvmovdqa %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n #pass"
    },
    {
      "sha": "1275610e559d2183a02dbe5f14208d709047c6b2",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-2.s",
      "status": "modified",
      "additions": 56,
      "deletions": 0,
      "changes": 56,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-2.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-2.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-2.s?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -114,3 +114,59 @@ _start:\n \tvpsubq %ymm1, %ymm1, %ymm16\n \tvpsubq %zmm17, %zmm17, %zmm1\n \tvpsubq %ymm17, %ymm17, %ymm1\n+\n+\tvmovdqa32\t%xmm1, %xmm2\n+\tvmovdqa64\t%xmm1, %xmm2\n+\tvmovdqu8\t%xmm1, %xmm2\n+\tvmovdqu16\t%xmm1, %xmm2\n+\tvmovdqu32\t%xmm1, %xmm2\n+\tvmovdqu64\t%xmm1, %xmm2\n+\n+\tvmovdqa32\t%xmm11, %xmm12\n+\tvmovdqa64\t%xmm11, %xmm12\n+\tvmovdqu8\t%xmm11, %xmm12\n+\tvmovdqu16\t%xmm11, %xmm12\n+\tvmovdqu32\t%xmm11, %xmm12\n+\tvmovdqu64\t%xmm11, %xmm12\n+\n+\tvmovdqa32\t127(%rax), %xmm2\n+\tvmovdqa64\t127(%rax), %xmm2\n+\tvmovdqu8\t127(%rax), %xmm2\n+\tvmovdqu16\t127(%rax), %xmm2\n+\tvmovdqu32\t127(%rax), %xmm2\n+\tvmovdqu64\t127(%rax), %xmm2\n+\n+\tvmovdqa32\t%xmm1, 128(%rax)\n+\tvmovdqa64\t%xmm1, 128(%rax)\n+\tvmovdqu8\t%xmm1, 128(%rax)\n+\tvmovdqu16\t%xmm1, 128(%rax)\n+\tvmovdqu32\t%xmm1, 128(%rax)\n+\tvmovdqu64\t%xmm1, 128(%rax)\n+\n+\tvmovdqa32\t%ymm1, %ymm2\n+\tvmovdqa64\t%ymm1, %ymm2\n+\tvmovdqu8\t%ymm1, %ymm2\n+\tvmovdqu16\t%ymm1, %ymm2\n+\tvmovdqu32\t%ymm1, %ymm2\n+\tvmovdqu64\t%ymm1, %ymm2\n+\n+\tvmovdqa32\t%ymm11, %ymm12\n+\tvmovdqa64\t%ymm11, %ymm12\n+\tvmovdqu8\t%ymm11, %ymm12\n+\tvmovdqu16\t%ymm11, %ymm12\n+\tvmovdqu32\t%ymm11, %ymm12\n+\tvmovdqu64\t%ymm11, %ymm12\n+\n+\tvmovdqa32\t127(%rax), %ymm2\n+\tvmovdqa64\t127(%rax), %ymm2\n+\tvmovdqu8\t127(%rax), %ymm2\n+\tvmovdqu16\t127(%rax), %ymm2\n+\tvmovdqu32\t127(%rax), %ymm2\n+\tvmovdqu64\t127(%rax), %ymm2\n+\n+\tvmovdqa32\t%ymm1, 128(%rax)\n+\tvmovdqa64\t%ymm1, 128(%rax)\n+\tvmovdqu8\t%ymm1, 128(%rax)\n+\tvmovdqu16\t%ymm1, 128(%rax)\n+\tvmovdqu32\t%ymm1, 128(%rax)\n+\tvmovdqu64\t%ymm1, 128(%rax)"
    },
    {
      "sha": "532a1458bc567c141a1026d7fa6d9e65d655f395",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-2a.d",
      "status": "modified",
      "additions": 48,
      "deletions": 0,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-2a.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-2a.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-2a.d?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -107,4 +107,52 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 e1 f5 28 fb c1    \tvpsubq %ymm1,%ymm1,%ymm16\n  +[a-f0-9]+:\t62 b1 f5 40 fb c9    \tvpsubq %zmm17,%zmm17,%zmm1\n  +[a-f0-9]+:\t62 b1 f5 20 fb c9    \tvpsubq %ymm17,%ymm17,%ymm1\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc4 41 79 6f e3       \tvmovdqa %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 79 6f e3       \tvmovdqa %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc4 41 7d 6f e3       \tvmovdqa %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7d 6f e3       \tvmovdqa %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n #pass"
    },
    {
      "sha": "74336a4fe2297bff68a3427188fb8448c74f7329",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-3.d",
      "status": "modified",
      "additions": 90,
      "deletions": 0,
      "changes": 90,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-3.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-3.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-3.d?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -25,4 +25,94 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t41 f6 c1 7f          \ttest   \\$0x7f,%r9b\n  +[a-f0-9]+:\t41 f6 c1 7f          \ttest   \\$0x7f,%r9b\n  +[a-f0-9]+:\tc5 f1 55 e9          \tvandnpd %xmm1,%xmm1,%xmm5\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc4 41 79 6f e3       \tvmovdqa %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 79 6f e3       \tvmovdqa %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc4 41 7d 6f e3       \tvmovdqa %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7d 6f e3       \tvmovdqa %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 b1 7d 08 6f d5    \tvmovdqa32 %xmm21,%xmm2\n+ +[a-f0-9]+:\t62 b1 fd 08 6f d5    \tvmovdqa64 %xmm21,%xmm2\n+ +[a-f0-9]+:\t62 b1 7f 08 6f d5    \tvmovdqu8 %xmm21,%xmm2\n+ +[a-f0-9]+:\t62 b1 ff 08 6f d5    \tvmovdqu16 %xmm21,%xmm2\n+ +[a-f0-9]+:\t62 b1 7e 08 6f d5    \tvmovdqu32 %xmm21,%xmm2\n+ +[a-f0-9]+:\t62 b1 fe 08 6f d5    \tvmovdqu64 %xmm21,%xmm2\n+ +[a-f0-9]+:\t62 f1 7d 48 6f d1    \tvmovdqa32 %zmm1,%zmm2\n+ +[a-f0-9]+:\t62 f1 fd 48 6f d1    \tvmovdqa64 %zmm1,%zmm2\n+ +[a-f0-9]+:\t62 f1 7f 48 6f d1    \tvmovdqu8 %zmm1,%zmm2\n+ +[a-f0-9]+:\t62 f1 ff 48 6f d1    \tvmovdqu16 %zmm1,%zmm2\n+ +[a-f0-9]+:\t62 f1 7e 48 6f d1    \tvmovdqu32 %zmm1,%zmm2\n+ +[a-f0-9]+:\t62 f1 fe 48 6f d1    \tvmovdqu64 %zmm1,%zmm2\n+ +[a-f0-9]+:\t62 f1 7d 28 6f d1    \tvmovdqa32 %ymm1,%ymm2\n+ +[a-f0-9]+:\t62 f1 fd 28 6f d1    \tvmovdqa64 %ymm1,%ymm2\n+ +[a-f0-9]+:\t62 f1 7f 08 6f d1    \tvmovdqu8 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 ff 08 6f d1    \tvmovdqu16 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 7e 08 6f d1    \tvmovdqu32 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 fe 08 6f d1    \tvmovdqu64 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 7d 29 6f d1    \tvmovdqa32 %ymm1,%ymm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 fd 29 6f d1    \tvmovdqa64 %ymm1,%ymm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7f 09 6f d1    \tvmovdqu8 %xmm1,%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 ff 09 6f d1    \tvmovdqu16 %xmm1,%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7e 09 6f d1    \tvmovdqu32 %xmm1,%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 fe 09 6f d1    \tvmovdqu64 %xmm1,%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7d 29 6f 10    \tvmovdqa32 \\(%rax\\),%ymm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 fd 29 6f 10    \tvmovdqa64 \\(%rax\\),%ymm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7f 09 6f 10    \tvmovdqu8 \\(%rax\\),%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 ff 09 6f 10    \tvmovdqu16 \\(%rax\\),%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7e 09 6f 10    \tvmovdqu32 \\(%rax\\),%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 fe 09 6f 10    \tvmovdqu64 \\(%rax\\),%xmm2\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7d 29 7f 08    \tvmovdqa32 %ymm1,\\(%rax\\)\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 fd 29 7f 08    \tvmovdqa64 %ymm1,\\(%rax\\)\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7f 09 7f 08    \tvmovdqu8 %xmm1,\\(%rax\\)\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 ff 09 7f 08    \tvmovdqu16 %xmm1,\\(%rax\\)\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7e 09 7f 08    \tvmovdqu32 %xmm1,\\(%rax\\)\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 fe 09 7f 08    \tvmovdqu64 %xmm1,\\(%rax\\)\\{%k1\\}\n+ +[a-f0-9]+:\t62 f1 7d 89 6f d1    \tvmovdqa32 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n+ +[a-f0-9]+:\t62 f1 fd 89 6f d1    \tvmovdqa64 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n+ +[a-f0-9]+:\t62 f1 7f 89 6f d1    \tvmovdqu8 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n+ +[a-f0-9]+:\t62 f1 ff 89 6f d1    \tvmovdqu16 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n+ +[a-f0-9]+:\t62 f1 7e 89 6f d1    \tvmovdqu32 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n+ +[a-f0-9]+:\t62 f1 fe 89 6f d1    \tvmovdqu64 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n #pass"
    },
    {
      "sha": "d9c2eb86cb92e1371df6ca896dbeaab48ad34786",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-3.s",
      "status": "modified",
      "additions": 105,
      "deletions": 0,
      "changes": 105,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-3.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-3.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-3.s?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -21,3 +21,108 @@ _start:\n \ttest\t$0x7f, %r9b\n \n \tvandnpd\t%zmm1, %zmm1, %zmm5\n+\n+\tvmovdqa32\t%xmm1, %xmm2\n+\tvmovdqa64\t%xmm1, %xmm2\n+\tvmovdqu8\t%xmm1, %xmm2\n+\tvmovdqu16\t%xmm1, %xmm2\n+\tvmovdqu32\t%xmm1, %xmm2\n+\tvmovdqu64\t%xmm1, %xmm2\n+\n+\tvmovdqa32\t%xmm11, %xmm12\n+\tvmovdqa64\t%xmm11, %xmm12\n+\tvmovdqu8\t%xmm11, %xmm12\n+\tvmovdqu16\t%xmm11, %xmm12\n+\tvmovdqu32\t%xmm11, %xmm12\n+\tvmovdqu64\t%xmm11, %xmm12\n+\n+\tvmovdqa32\t127(%rax), %xmm2\n+\tvmovdqa64\t127(%rax), %xmm2\n+\tvmovdqu8\t127(%rax), %xmm2\n+\tvmovdqu16\t127(%rax), %xmm2\n+\tvmovdqu32\t127(%rax), %xmm2\n+\tvmovdqu64\t127(%rax), %xmm2\n+\n+\tvmovdqa32\t%xmm1, 128(%rax)\n+\tvmovdqa64\t%xmm1, 128(%rax)\n+\tvmovdqu8\t%xmm1, 128(%rax)\n+\tvmovdqu16\t%xmm1, 128(%rax)\n+\tvmovdqu32\t%xmm1, 128(%rax)\n+\tvmovdqu64\t%xmm1, 128(%rax)\n+\n+\tvmovdqa32\t%ymm1, %ymm2\n+\tvmovdqa64\t%ymm1, %ymm2\n+\tvmovdqu8\t%ymm1, %ymm2\n+\tvmovdqu16\t%ymm1, %ymm2\n+\tvmovdqu32\t%ymm1, %ymm2\n+\tvmovdqu64\t%ymm1, %ymm2\n+\n+\tvmovdqa32\t%ymm11, %ymm12\n+\tvmovdqa64\t%ymm11, %ymm12\n+\tvmovdqu8\t%ymm11, %ymm12\n+\tvmovdqu16\t%ymm11, %ymm12\n+\tvmovdqu32\t%ymm11, %ymm12\n+\tvmovdqu64\t%ymm11, %ymm12\n+\n+\tvmovdqa32\t127(%rax), %ymm2\n+\tvmovdqa64\t127(%rax), %ymm2\n+\tvmovdqu8\t127(%rax), %ymm2\n+\tvmovdqu16\t127(%rax), %ymm2\n+\tvmovdqu32\t127(%rax), %ymm2\n+\tvmovdqu64\t127(%rax), %ymm2\n+\n+\tvmovdqa32\t%ymm1, 128(%rax)\n+\tvmovdqa64\t%ymm1, 128(%rax)\n+\tvmovdqu8\t%ymm1, 128(%rax)\n+\tvmovdqu16\t%ymm1, 128(%rax)\n+\tvmovdqu32\t%ymm1, 128(%rax)\n+\tvmovdqu64\t%ymm1, 128(%rax)\n+\n+\tvmovdqa32\t%xmm21, %xmm2\n+\tvmovdqa64\t%xmm21, %xmm2\n+\tvmovdqu8\t%xmm21, %xmm2\n+\tvmovdqu16\t%xmm21, %xmm2\n+\tvmovdqu32\t%xmm21, %xmm2\n+\tvmovdqu64\t%xmm21, %xmm2\n+\n+\tvmovdqa32\t%zmm1, %zmm2\n+\tvmovdqa64\t%zmm1, %zmm2\n+\tvmovdqu8\t%zmm1, %zmm2\n+\tvmovdqu16\t%zmm1, %zmm2\n+\tvmovdqu32\t%zmm1, %zmm2\n+\tvmovdqu64\t%zmm1, %zmm2\n+\n+\t{evex} vmovdqa32\t%ymm1, %ymm2\n+\t{evex} vmovdqa64\t%ymm1, %ymm2\n+\t{evex} vmovdqu8\t\t%xmm1, %xmm2\n+\t{evex} vmovdqu16\t%xmm1, %xmm2\n+\t{evex} vmovdqu32\t%xmm1, %xmm2\n+\t{evex} vmovdqu64\t%xmm1, %xmm2\n+\n+\tvmovdqa32\t%ymm1, %ymm2{%k1}\n+\tvmovdqa64\t%ymm1, %ymm2{%k1}\n+\tvmovdqu8\t%xmm1, %xmm2{%k1}\n+\tvmovdqu16\t%xmm1, %xmm2{%k1}\n+\tvmovdqu32\t%xmm1, %xmm2{%k1}\n+\tvmovdqu64\t%xmm1, %xmm2{%k1}\n+\n+\tvmovdqa32\t(%rax), %ymm2{%k1}\n+\tvmovdqa64\t(%rax), %ymm2{%k1}\n+\tvmovdqu8\t(%rax), %xmm2{%k1}\n+\tvmovdqu16\t(%rax), %xmm2{%k1}\n+\tvmovdqu32\t(%rax), %xmm2{%k1}\n+\tvmovdqu64\t(%rax), %xmm2{%k1}\n+\n+\tvmovdqa32\t%ymm1, (%rax){%k1}\n+\tvmovdqa64\t%ymm1, (%rax){%k1}\n+\tvmovdqu8\t%xmm1, (%rax){%k1}\n+\tvmovdqu16\t%xmm1, (%rax){%k1}\n+\tvmovdqu32\t%xmm1, (%rax){%k1}\n+\tvmovdqu64\t%xmm1, (%rax){%k1}\n+\n+\tvmovdqa32\t%xmm1, %xmm2{%k1}{z}\n+\tvmovdqa64\t%xmm1, %xmm2{%k1}{z}\n+\tvmovdqu8\t%xmm1, %xmm2{%k1}{z}\n+\tvmovdqu16\t%xmm1, %xmm2{%k1}{z}\n+\tvmovdqu32\t%xmm1, %xmm2{%k1}{z}\n+\tvmovdqu64\t%xmm1, %xmm2{%k1}{z}"
    },
    {
      "sha": "18fdeb144278cc54e7a98917a8c13290f12e9c8c",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-4.d",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-4.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-4.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-4.d?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -9,4 +9,10 @@ Disassembly of section .text:\n \n 0+ <_start>:\n  +[a-f0-9]+:\ta9 7f 00 00 00       \ttest   \\$0x7f,%eax\n+ +[a-f0-9]+:\t62 f1 7d 28 6f d1    \tvmovdqa32 %ymm1,%ymm2\n+ +[a-f0-9]+:\t62 f1 fd 28 6f d1    \tvmovdqa64 %ymm1,%ymm2\n+ +[a-f0-9]+:\t62 f1 7f 08 6f d1    \tvmovdqu8 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 ff 08 6f d1    \tvmovdqu16 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 7e 08 6f d1    \tvmovdqu32 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 fe 08 6f d1    \tvmovdqu64 %xmm1,%xmm2\n #pass"
    },
    {
      "sha": "b6d872db2cb3655df1b97648c863b1eaba905fd0",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-4.s",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-4.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-4.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-4.s?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -4,3 +4,10 @@\n \t.text\n _start:\n \t{nooptimize} testl $0x7f, %eax\n+\n+\t{nooptimize} vmovdqa32\t%ymm1, %ymm2\n+\t{nooptimize} vmovdqa64\t%ymm1, %ymm2\n+\t{nooptimize} vmovdqu8\t%xmm1, %xmm2\n+\t{nooptimize} vmovdqu16\t%xmm1, %xmm2\n+\t{nooptimize} vmovdqu32\t%xmm1, %xmm2\n+\t{nooptimize} vmovdqu64\t%xmm1, %xmm2"
    },
    {
      "sha": "012237df57e17731c1a31f3205cc3fcde8dee36f",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-5.d",
      "status": "modified",
      "additions": 54,
      "deletions": 0,
      "changes": 54,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-5.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-5.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-5.d?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -106,6 +106,60 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 e1 f5 08 fb c1    \tvpsubq %xmm1,%xmm1,%xmm16\n  +[a-f0-9]+:\t62 b1 f5 00 fb c9    \tvpsubq %xmm17,%xmm17,%xmm1\n  +[a-f0-9]+:\t62 b1 f5 00 fb c9    \tvpsubq %xmm17,%xmm17,%xmm1\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc4 41 79 6f e3       \tvmovdqa %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 79 6f e3       \tvmovdqa %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc4 41 7d 6f e3       \tvmovdqa %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7d 6f e3       \tvmovdqa %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n+ +[a-f0-9]+:\t62 f1 7d 28 6f d1    \tvmovdqa32 %ymm1,%ymm2\n+ +[a-f0-9]+:\t62 f1 fd 28 6f d1    \tvmovdqa64 %ymm1,%ymm2\n+ +[a-f0-9]+:\t62 f1 7f 08 6f d1    \tvmovdqu8 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 ff 08 6f d1    \tvmovdqu16 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 7e 08 6f d1    \tvmovdqu32 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 fe 08 6f d1    \tvmovdqu64 %xmm1,%xmm2\n #pass"
    },
    {
      "sha": "9756ae815cc6acb7ea1f3dcc4e920cd22e4a9614",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-5.s",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-5.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-5.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-5.s?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -4,3 +4,10 @@\n \n \t{evex} vandnpd %zmm1, %zmm1, %zmm5\n \t{evex} vandnpd %ymm1, %ymm1, %ymm5\n+\n+\t{evex} vmovdqa32\t%ymm1, %ymm2\n+\t{evex} vmovdqa64\t%ymm1, %ymm2\n+\t{evex} vmovdqu8\t\t%xmm1, %xmm2\n+\t{evex} vmovdqu16\t%xmm1, %xmm2\n+\t{evex} vmovdqu32\t%xmm1, %xmm2\n+\t{evex} vmovdqu64\t%xmm1, %xmm2"
    },
    {
      "sha": "aca119e4f9ce9b341c38b21da7a633031be33603",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-6.d",
      "status": "modified",
      "additions": 54,
      "deletions": 0,
      "changes": 54,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-6.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-6.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-6.d?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -106,6 +106,60 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 e1 f5 08 fb c1    \tvpsubq %xmm1,%xmm1,%xmm16\n  +[a-f0-9]+:\t62 b1 f5 00 fb c9    \tvpsubq %xmm17,%xmm17,%xmm1\n  +[a-f0-9]+:\t62 b1 f5 00 fb c9    \tvpsubq %xmm17,%xmm17,%xmm1\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f d1          \tvmovdqa %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f d1          \tvmovdqu %xmm1,%xmm2\n+ +[a-f0-9]+:\tc4 41 79 6f e3       \tvmovdqa %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 79 6f e3       \tvmovdqa %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc4 41 7a 6f e3       \tvmovdqu %xmm11,%xmm12\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n+ +[a-f0-9]+:\tc4 41 7d 6f e3       \tvmovdqa %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7d 6f e3       \tvmovdqa %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc4 41 7e 6f e3       \tvmovdqu %ymm11,%ymm12\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 6f 50 7f       \tvmovdqa 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n+ +[a-f0-9]+:\t62 f1 7d 28 6f d1    \tvmovdqa32 %ymm1,%ymm2\n+ +[a-f0-9]+:\t62 f1 fd 28 6f d1    \tvmovdqa64 %ymm1,%ymm2\n+ +[a-f0-9]+:\t62 f1 7f 08 6f d1    \tvmovdqu8 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 ff 08 6f d1    \tvmovdqu16 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 7e 08 6f d1    \tvmovdqu32 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 f1 fe 08 6f d1    \tvmovdqu64 %xmm1,%xmm2\n #pass"
    },
    {
      "sha": "7c403fcc86ff8e1ac38e52c5cb197bb14f29328f",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-6.s",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-6.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-6.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-6.s?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -6,3 +6,10 @@\n \n \t{evex} vandnpd %zmm1, %zmm1, %zmm5\n \t{evex} vandnpd %ymm1, %ymm1, %ymm5\n+\n+\t{evex} vmovdqa32\t%ymm1, %ymm2\n+\t{evex} vmovdqa64\t%ymm1, %ymm2\n+\t{evex} vmovdqu8\t\t%xmm1, %xmm2\n+\t{evex} vmovdqu16\t%xmm1, %xmm2\n+\t{evex} vmovdqu32\t%xmm1, %xmm2\n+\t{evex} vmovdqu64\t%xmm1, %xmm2"
    },
    {
      "sha": "46efa5229d977d515ba67bc82d88199c1a2e4d8a",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-8.d",
      "status": "added",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-8.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-8.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-8.d?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -0,0 +1,12 @@\n+#as: -O2 -march=+noavx\n+#objdump: -drw\n+#name: x86-64 optimized encoding 8 with -O2\n+\n+.*: +file format .*\n+\n+\n+Disassembly of section .text:\n+\n+0+ <_start>:\n+ +[a-f0-9]+:\t62 f1 7d 28 6f d1    \tvmovdqa32 %ymm1,%ymm2\n+#pass"
    },
    {
      "sha": "4b9865a91be1e8e5c502c1c8aa538d72a61d337c",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-8.s",
      "status": "added",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-8.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/gas/testsuite/gas/i386/x86-64-optimize-8.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-8.s?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -0,0 +1,6 @@\n+# Check 64bit instructions with optimized encoding\n+\n+\t.allow_index_reg\n+\t.text\n+_start:\n+\tvmovdqa32\t%ymm1, %ymm2"
    },
    {
      "sha": "21d34484f3229cc45479f94e2b6403892854ce49",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -1,3 +1,10 @@\n+2019-03-18  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR gas/24348\n+\t* i386-opc.tbl: Add Optimize to vmovdqa32, vmovdqa64, vmovdqu8,\n+\tvmovdqu16, vmovdqu32 and vmovdqu64.\n+\t* i386-tbl.h: Regenerated.\n+\n 2019-03-12  Andreas Krebbel  <krebbel@linux.ibm.com>\n \n \t* s390-opc.txt: Rename selhhhr to selfhr.  Remove optional operand"
    },
    {
      "sha": "26a68d8cbe7c529593d408f4e6fda45be59cacf5",
      "filename": "opcodes/i386-opc.tbl",
      "status": "modified",
      "additions": 6,
      "deletions": 6,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/opcodes/i386-opc.tbl",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/opcodes/i386-opc.tbl",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-opc.tbl?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -3709,11 +3709,11 @@ vmovd, 2, 0x666E, None, 1, CpuAVX512F, D|Modrm|EVex=2|VexOpcode=0|Disp8MemShift=\n \n vmovddup, 2, 0xF212, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexW=2|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegYMM|RegZMM|Unspecified|BaseIndex, RegYMM|RegZMM }\n \n-vmovdqa64, 2, 0x666F, None, 1, CpuAVX512F, D|Modrm|MaskingMorZ|VexOpcode=0|VexW=2|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM }\n-vmovdqa32, 2, 0x666F, None, 1, CpuAVX512F, D|Modrm|MaskingMorZ|VexOpcode=0|VexW=1|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM }\n+vmovdqa64, 2, 0x666F, None, 1, CpuAVX512F, D|Modrm|MaskingMorZ|VexOpcode=0|VexW=2|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|Optimize, { RegXMM|RegYMM|RegZMM|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM }\n+vmovdqa32, 2, 0x666F, None, 1, CpuAVX512F, D|Modrm|MaskingMorZ|VexOpcode=0|VexW=1|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|Optimize, { RegXMM|RegYMM|RegZMM|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM }\n vmovntdq, 2, 0x66E7, None, 1, CpuAVX512F, Modrm|VexOpcode=0|VexW=1|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM, XMMword|YMMword|ZMMword|Unspecified|BaseIndex }\n-vmovdqu32, 2, 0xF36F, None, 1, CpuAVX512F, D|Modrm|MaskingMorZ|VexOpcode=0|VexW=1|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM }\n-vmovdqu64, 2, 0xF36F, None, 1, CpuAVX512F, D|Modrm|MaskingMorZ|VexOpcode=0|VexW=2|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM }\n+vmovdqu32, 2, 0xF36F, None, 1, CpuAVX512F, D|Modrm|MaskingMorZ|VexOpcode=0|VexW=1|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|Optimize, { RegXMM|RegYMM|RegZMM|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM }\n+vmovdqu64, 2, 0xF36F, None, 1, CpuAVX512F, D|Modrm|MaskingMorZ|VexOpcode=0|VexW=2|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|Optimize, { RegXMM|RegYMM|RegZMM|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM }\n \n vmovhlps, 3, 0x12, None, 1, CpuAVX512F, Modrm|EVex=4|VexOpcode=0|VexVVVV=1|VexW=1|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, RegXMM, RegXMM }\n vmovlhps, 3, 0x16, None, 1, CpuAVX512F, Modrm|EVex=4|VexOpcode=0|VexVVVV=1|VexW=1|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, RegXMM, RegXMM }\n@@ -4190,8 +4190,8 @@ kshiftrq, 3, 0x6631, None, 1, CpuAVX512BW, Modrm|Vex=1|VexOpcode=2|VexW=2|No_bSu\n \n vdbpsadbw, 4, 0x6642, None, 1, CpuAVX512BW, Modrm|Masking=3|VexOpcode=2|VexVVVV=1|VexW=1|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Imm8, RegXMM|RegYMM|RegZMM|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n \n-vmovdqu8, 2, 0xF26F, None, 1, CpuAVX512BW, D|Modrm|MaskingMorZ|VexOpcode=0|VexW=1|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM }\n-vmovdqu16, 2, 0xF26F, None, 1, CpuAVX512BW, D|Modrm|MaskingMorZ|VexOpcode=0|VexW=2|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM }\n+vmovdqu8, 2, 0xF26F, None, 1, CpuAVX512BW, D|Modrm|MaskingMorZ|VexOpcode=0|VexW=1|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|Optimize, { RegXMM|RegYMM|RegZMM|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM }\n+vmovdqu16, 2, 0xF26F, None, 1, CpuAVX512BW, D|Modrm|MaskingMorZ|VexOpcode=0|VexW=2|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|Optimize, { RegXMM|RegYMM|RegZMM|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM }\n \n vpabsb, 2, 0x661C, None, 1, CpuAVX512BW, Modrm|Masking=3|VexOpcode=1|VexWIG|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM }\n vpmaxsb, 3, 0x663C, None, 1, CpuAVX512BW, Modrm|Masking=3|VexOpcode=1|VexWIG|VexVVVV=1|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }"
    },
    {
      "sha": "bd33eb5ce58d1c7ecc81170970fe32e1e4e7d752",
      "filename": "opcodes/i386-tbl.h",
      "status": "modified",
      "additions": 6,
      "deletions": 6,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/97ed31ae00ea83410f9daf61ece8a606044af365/opcodes/i386-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/97ed31ae00ea83410f9daf61ece8a606044af365/opcodes/i386-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-tbl.h?ref=97ed31ae00ea83410f9daf61ece8a606044af365",
      "patch": "@@ -60123,7 +60123,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0 } },\n     { 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1,\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n-      2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 7, 0, 0, 0, 0, 0, 0, 0, 0 },\n+      2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 7, 0, 0, 1, 0, 0, 0, 0, 0 },\n     { { { 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1,\n \t  0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,\n \t  0, 0 } },\n@@ -60139,7 +60139,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0 } },\n     { 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1,\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n-      1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 7, 0, 0, 0, 0, 0, 0, 0, 0 },\n+      1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 7, 0, 0, 1, 0, 0, 0, 0, 0 },\n     { { { 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1,\n \t  0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,\n \t  0, 0 } },\n@@ -60155,7 +60155,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0 } },\n     { 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1,\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n-      1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 7, 0, 0, 0, 0, 0, 0, 0, 0 },\n+      1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 7, 0, 0, 1, 0, 0, 0, 0, 0 },\n     { { { 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1,\n \t  0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,\n \t  0, 0 } },\n@@ -60171,7 +60171,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0 } },\n     { 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1,\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n-      2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 7, 0, 0, 0, 0, 0, 0, 0, 0 },\n+      2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 7, 0, 0, 1, 0, 0, 0, 0, 0 },\n     { { { 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1,\n \t  0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,\n \t  0, 0 } },\n@@ -63555,7 +63555,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0 } },\n     { 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1,\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n-      1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 7, 0, 0, 0, 0, 0, 0, 0, 0 },\n+      1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 7, 0, 0, 1, 0, 0, 0, 0, 0 },\n     { { { 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1,\n \t  0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,\n \t  0, 0 } },\n@@ -63571,7 +63571,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0 } },\n     { 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1,\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n-      2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 7, 0, 0, 0, 0, 0, 0, 0, 0 },\n+      2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 7, 0, 0, 1, 0, 0, 0, 0, 0 },\n     { { { 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1,\n \t  0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,\n \t  0, 0 } },"
    }
  ]
}