Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Nov 30 16:00:19 2018
| Host         : eecs-digital-18 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 159 register/latch pins with no clock driven by root clock pin: JB[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[8]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2324 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.762      -58.062                    105                 4662        0.046        0.000                      0                 4662        3.000        0.000                       0                  1216  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK_sys                   {0.000 5.000}      10.000          100.000         
video_clk_1/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_video_clk      {0.000 20.000}     40.000          25.000          
  clkfbout_video_clk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_sys                         8.414        0.000                      0                    1        0.370        0.000                      0                    1        4.020        0.000                       0                     2  
video_clk_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_video_clk           13.144        0.000                      0                 4661        0.046        0.000                      0                 4661       19.020        0.000                       0                  1210  
  clkfbout_video_clk                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_sys             clk_out1_video_clk       -0.762      -58.062                    105                  110        3.254        0.000                      0                  110  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_sys
  To Clock:  CLK_sys

Setup :            0  Failing Endpoints,  Worst Slack        8.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[14]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_1/sr_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_sys rise@10.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 14.700 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.851     5.333    reset_1/CLK_100M
    SLICE_X6Y83          SRL16E                                       r  reset_1/sr_reg[14]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.961 r  reset_1/sr_reg[14]_srl15/Q
                         net (fo=1, routed)           0.000     6.961    reset_1/sr_reg[14]_srl15_n_0
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.288    14.700    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
                         clock pessimism              0.634    15.333    
                         clock uncertainty           -0.035    15.298    
    SLICE_X6Y83          FDRE (Setup_fdre_C_D)        0.077    15.375    reset_1/sr_reg[15]__0
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                  8.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[14]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_1/sr_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_sys rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.680     1.930    reset_1/CLK_100M
    SLICE_X6Y83          SRL16E                                       r  reset_1/sr_reg[14]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     2.420 r  reset_1/sr_reg[14]_srl15/Q
                         net (fo=1, routed)           0.000     2.420    reset_1/sr_reg[14]_srl15_n_0
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.941     2.379    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
                         clock pessimism             -0.449     1.930    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.120     2.050    reset_1/sr_reg[15]__0
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100M }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y83  reset_1/sr_reg[15]__0/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y83  reset_1/sr_reg[14]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y83  reset_1/sr_reg[14]_srl15/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y83  reset_1/sr_reg[15]__0/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y83  reset_1/sr_reg[15]__0/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y83  reset_1/sr_reg[14]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y83  reset_1/sr_reg[14]_srl15/CLK
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y83  reset_1/sr_reg[15]__0/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y83  reset_1/sr_reg[15]__0/C



---------------------------------------------------------------------------------------------------
From Clock:  video_clk_1/inst/clk_in1
  To Clock:  video_clk_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_clk_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_clk
  To Clock:  clk_out1_video_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.144ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        26.264ns  (logic 6.850ns (26.081%)  route 19.414ns (73.919%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 37.279 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X15Y83         FDRE                                         r  video_playback_1/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  video_playback_1/vcount_reg[8]/Q
                         net (fo=9, routed)           1.783    -0.145    video_playback_1/display_grid_1/Q[8]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.124    -0.021 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.332     1.312    video_playback_1/display_grid_1/start_y_3
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.436 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.584     2.020    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     2.144 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.749     2.893    video_playback_1/display_grid_1/start_y_7
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.017 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           1.118     4.135    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841     7.976 r  video_playback_1/display_grid_1/start_y/P[5]
                         net (fo=151, routed)         4.135    12.111    video_playback_1/display_grid_1/start_y_n_100
    SLICE_X49Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.235 r  video_playback_1/display_grid_1/rom_1_i_1119/O
                         net (fo=2, routed)           0.415    12.650    video_playback_1/display_grid_1/rom_1_i_1119_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.124    12.774 r  video_playback_1/display_grid_1/rom_1_i_1120/O
                         net (fo=1, routed)           0.282    13.056    video_playback_1/display_grid_1/rom_1_i_1120_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.180 r  video_playback_1/display_grid_1/rom_1_i_1022/O
                         net (fo=1, routed)           0.000    13.180    video_playback_1/display_grid_1/rom_1_i_1022_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.578 r  video_playback_1/display_grid_1/rom_1_i_636/CO[3]
                         net (fo=14, routed)          1.296    14.874    video_playback_1/display_grid_1/addr_y_component149_out
    SLICE_X54Y91         LUT2 (Prop_lut2_I0_O)        0.124    14.998 r  video_playback_1/display_grid_1/rom_1_i_738/O
                         net (fo=1, routed)           0.000    14.998    video_playback_1/display_grid_1/rom_1_i_738_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.606 r  video_playback_1/display_grid_1/rom_1_i_326/O[3]
                         net (fo=1, routed)           0.824    16.431    video_playback_1/display_grid_1/address_arr[22]_21[11]
    SLICE_X53Y91         LUT4 (Prop_lut4_I0_O)        0.307    16.738 r  video_playback_1/display_grid_1/rom_1_i_109/O
                         net (fo=1, routed)           0.551    17.288    video_playback_1/display_grid_1/rom_1_i_109_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.124    17.412 r  video_playback_1/display_grid_1/rom_1_i_17/O
                         net (fo=1, routed)           1.150    18.563    video_playback_1/display_grid_1/rom_1_i_17_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I4_O)        0.124    18.687 r  video_playback_1/display_grid_1/rom_1_i_1/O
                         net (fo=9, routed)           5.194    23.881    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y71         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.710    37.279    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y71         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.688    
                         clock uncertainty           -0.098    37.591    
    RAMB18_X0Y71         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    37.025    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -23.881    
  -------------------------------------------------------------------
                         slack                                 13.144    

Slack (MET) :             13.213ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        26.196ns  (logic 7.008ns (26.752%)  route 19.188ns (73.248%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 37.279 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X15Y83         FDRE                                         r  video_playback_1/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  video_playback_1/vcount_reg[8]/Q
                         net (fo=9, routed)           1.783    -0.145    video_playback_1/display_grid_1/Q[8]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.124    -0.021 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.332     1.312    video_playback_1/display_grid_1/start_y_3
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.436 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.584     2.020    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     2.144 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.749     2.893    video_playback_1/display_grid_1/start_y_7
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.017 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           1.118     4.135    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841     7.976 r  video_playback_1/display_grid_1/start_y/P[4]
                         net (fo=140, routed)         3.455    11.431    video_playback_1/display_grid_1/start_y_n_101
    SLICE_X42Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.555 r  video_playback_1/display_grid_1/rom_1_i_1093/O
                         net (fo=2, routed)           0.468    12.023    video_playback_1/display_grid_1/rom_1_i_1093_n_0
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.124    12.147 r  video_playback_1/display_grid_1/rom_1_i_1095/O
                         net (fo=1, routed)           0.461    12.608    video_playback_1/display_grid_1/rom_1_i_1095_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I4_O)        0.124    12.732 r  video_playback_1/display_grid_1/rom_1_i_980/O
                         net (fo=1, routed)           0.000    12.732    video_playback_1/display_grid_1/rom_1_i_980_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.112 r  video_playback_1/display_grid_1/rom_1_i_612/CO[3]
                         net (fo=15, routed)          1.281    14.393    video_playback_1/display_grid_1/addr_y_component165_out
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.124    14.517 r  video_playback_1/display_grid_1/rom_1_i_826/O
                         net (fo=1, routed)           0.000    14.517    video_playback_1/display_grid_1/rom_1_i_826_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.067 r  video_playback_1/display_grid_1/rom_1_i_469/CO[3]
                         net (fo=1, routed)           0.000    15.067    video_playback_1/display_grid_1/rom_1_i_469_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.306 r  video_playback_1/display_grid_1/rom_1_i_252/O[2]
                         net (fo=1, routed)           0.722    16.029    video_playback_1/display_grid_1/address_arr[14]_13[10]
    SLICE_X35Y87         LUT4 (Prop_lut4_I0_O)        0.302    16.331 r  video_playback_1/display_grid_1/rom_1_i_116/O
                         net (fo=1, routed)           0.565    16.896    video_playback_1/display_grid_1/rom_1_i_116_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.124    17.020 r  video_playback_1/display_grid_1/rom_1_i_19/O
                         net (fo=1, routed)           1.173    18.193    video_playback_1/display_grid_1/rom_1_i_19_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.124    18.317 r  video_playback_1/display_grid_1/rom_1_i_2/O
                         net (fo=9, routed)           5.495    23.812    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y71         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.710    37.279    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y71         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.688    
                         clock uncertainty           -0.098    37.591    
    RAMB18_X0Y71         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    37.025    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -23.812    
  -------------------------------------------------------------------
                         slack                                 13.213    

Slack (MET) :             13.476ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.926ns  (logic 6.850ns (26.421%)  route 19.076ns (73.579%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 37.273 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X15Y83         FDRE                                         r  video_playback_1/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  video_playback_1/vcount_reg[8]/Q
                         net (fo=9, routed)           1.783    -0.145    video_playback_1/display_grid_1/Q[8]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.124    -0.021 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.332     1.312    video_playback_1/display_grid_1/start_y_3
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.436 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.584     2.020    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     2.144 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.749     2.893    video_playback_1/display_grid_1/start_y_7
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.017 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           1.118     4.135    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841     7.976 r  video_playback_1/display_grid_1/start_y/P[5]
                         net (fo=151, routed)         4.135    12.111    video_playback_1/display_grid_1/start_y_n_100
    SLICE_X49Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.235 r  video_playback_1/display_grid_1/rom_1_i_1119/O
                         net (fo=2, routed)           0.415    12.650    video_playback_1/display_grid_1/rom_1_i_1119_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.124    12.774 r  video_playback_1/display_grid_1/rom_1_i_1120/O
                         net (fo=1, routed)           0.282    13.056    video_playback_1/display_grid_1/rom_1_i_1120_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.180 r  video_playback_1/display_grid_1/rom_1_i_1022/O
                         net (fo=1, routed)           0.000    13.180    video_playback_1/display_grid_1/rom_1_i_1022_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.578 r  video_playback_1/display_grid_1/rom_1_i_636/CO[3]
                         net (fo=14, routed)          1.296    14.874    video_playback_1/display_grid_1/addr_y_component149_out
    SLICE_X54Y91         LUT2 (Prop_lut2_I0_O)        0.124    14.998 r  video_playback_1/display_grid_1/rom_1_i_738/O
                         net (fo=1, routed)           0.000    14.998    video_playback_1/display_grid_1/rom_1_i_738_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.606 r  video_playback_1/display_grid_1/rom_1_i_326/O[3]
                         net (fo=1, routed)           0.824    16.431    video_playback_1/display_grid_1/address_arr[22]_21[11]
    SLICE_X53Y91         LUT4 (Prop_lut4_I0_O)        0.307    16.738 r  video_playback_1/display_grid_1/rom_1_i_109/O
                         net (fo=1, routed)           0.551    17.288    video_playback_1/display_grid_1/rom_1_i_109_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.124    17.412 r  video_playback_1/display_grid_1/rom_1_i_17/O
                         net (fo=1, routed)           1.150    18.563    video_playback_1/display_grid_1/rom_1_i_17_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I4_O)        0.124    18.687 r  video_playback_1/display_grid_1/rom_1_i_1/O
                         net (fo=9, routed)           4.856    23.543    video_playback_1/display_grid_1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y69         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.704    37.273    video_playback_1/display_grid_1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y69         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.682    
                         clock uncertainty           -0.098    37.585    
    RAMB18_X0Y69         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    37.019    video_playback_1/display_grid_1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.019    
                         arrival time                         -23.543    
  -------------------------------------------------------------------
                         slack                                 13.476    

Slack (MET) :             13.476ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.926ns  (logic 6.850ns (26.421%)  route 19.076ns (73.579%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 37.273 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X15Y83         FDRE                                         r  video_playback_1/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  video_playback_1/vcount_reg[8]/Q
                         net (fo=9, routed)           1.783    -0.145    video_playback_1/display_grid_1/Q[8]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.124    -0.021 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.332     1.312    video_playback_1/display_grid_1/start_y_3
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.436 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.584     2.020    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     2.144 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.749     2.893    video_playback_1/display_grid_1/start_y_7
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.017 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           1.118     4.135    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841     7.976 r  video_playback_1/display_grid_1/start_y/P[5]
                         net (fo=151, routed)         4.135    12.111    video_playback_1/display_grid_1/start_y_n_100
    SLICE_X49Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.235 r  video_playback_1/display_grid_1/rom_1_i_1119/O
                         net (fo=2, routed)           0.415    12.650    video_playback_1/display_grid_1/rom_1_i_1119_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.124    12.774 r  video_playback_1/display_grid_1/rom_1_i_1120/O
                         net (fo=1, routed)           0.282    13.056    video_playback_1/display_grid_1/rom_1_i_1120_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.180 r  video_playback_1/display_grid_1/rom_1_i_1022/O
                         net (fo=1, routed)           0.000    13.180    video_playback_1/display_grid_1/rom_1_i_1022_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.578 r  video_playback_1/display_grid_1/rom_1_i_636/CO[3]
                         net (fo=14, routed)          1.296    14.874    video_playback_1/display_grid_1/addr_y_component149_out
    SLICE_X54Y91         LUT2 (Prop_lut2_I0_O)        0.124    14.998 r  video_playback_1/display_grid_1/rom_1_i_738/O
                         net (fo=1, routed)           0.000    14.998    video_playback_1/display_grid_1/rom_1_i_738_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.606 r  video_playback_1/display_grid_1/rom_1_i_326/O[3]
                         net (fo=1, routed)           0.824    16.431    video_playback_1/display_grid_1/address_arr[22]_21[11]
    SLICE_X53Y91         LUT4 (Prop_lut4_I0_O)        0.307    16.738 r  video_playback_1/display_grid_1/rom_1_i_109/O
                         net (fo=1, routed)           0.551    17.288    video_playback_1/display_grid_1/rom_1_i_109_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I4_O)        0.124    17.412 r  video_playback_1/display_grid_1/rom_1_i_17/O
                         net (fo=1, routed)           1.150    18.563    video_playback_1/display_grid_1/rom_1_i_17_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I4_O)        0.124    18.687 r  video_playback_1/display_grid_1/rom_1_i_1/O
                         net (fo=9, routed)           4.856    23.543    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y68         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.704    37.273    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y68         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.682    
                         clock uncertainty           -0.098    37.585    
    RAMB18_X0Y68         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    37.019    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.019    
                         arrival time                         -23.543    
  -------------------------------------------------------------------
                         slack                                 13.476    

Slack (MET) :             13.500ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.908ns  (logic 6.482ns (25.019%)  route 19.426ns (74.981%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 37.279 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X15Y83         FDRE                                         r  video_playback_1/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  video_playback_1/vcount_reg[8]/Q
                         net (fo=9, routed)           1.783    -0.145    video_playback_1/display_grid_1/Q[8]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.124    -0.021 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.332     1.312    video_playback_1/display_grid_1/start_y_3
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.436 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.584     2.020    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     2.144 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.749     2.893    video_playback_1/display_grid_1/start_y_7
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.017 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           1.118     4.135    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841     7.976 r  video_playback_1/display_grid_1/start_y/P[5]
                         net (fo=151, routed)         4.135    12.111    video_playback_1/display_grid_1/start_y_n_100
    SLICE_X49Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.235 r  video_playback_1/display_grid_1/rom_1_i_1119/O
                         net (fo=2, routed)           0.415    12.650    video_playback_1/display_grid_1/rom_1_i_1119_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.124    12.774 r  video_playback_1/display_grid_1/rom_1_i_1120/O
                         net (fo=1, routed)           0.282    13.056    video_playback_1/display_grid_1/rom_1_i_1120_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.180 r  video_playback_1/display_grid_1/rom_1_i_1022/O
                         net (fo=1, routed)           0.000    13.180    video_playback_1/display_grid_1/rom_1_i_1022_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.578 r  video_playback_1/display_grid_1/rom_1_i_636/CO[3]
                         net (fo=14, routed)          1.031    14.609    video_playback_1/display_grid_1/addr_y_component149_out
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    14.733 r  video_playback_1/display_grid_1/rom_1_i_875/O
                         net (fo=1, routed)           0.000    14.733    video_playback_1/display_grid_1/rom_1_i_875_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.985 r  video_playback_1/display_grid_1/rom_1_i_505/O[0]
                         net (fo=1, routed)           0.802    15.787    video_playback_1/display_grid_1/address_arr[22]_21[4]
    SLICE_X53Y90         LUT5 (Prop_lut5_I0_O)        0.295    16.082 r  video_playback_1/display_grid_1/rom_1_i_196/O
                         net (fo=1, routed)           0.551    16.633    video_playback_1/display_grid_1/rom_1_i_196_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I5_O)        0.124    16.757 r  video_playback_1/display_grid_1/rom_1_i_59/O
                         net (fo=1, routed)           0.762    17.518    video_playback_1/display_grid_1/rom_1_i_59_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.642 r  video_playback_1/display_grid_1/rom_1_i_8/O
                         net (fo=9, routed)           5.882    23.525    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y71         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.710    37.279    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y71         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.688    
                         clock uncertainty           -0.098    37.591    
    RAMB18_X0Y71         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    37.025    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -23.525    
  -------------------------------------------------------------------
                         slack                                 13.500    

Slack (MET) :             13.517ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.891ns  (logic 6.644ns (25.661%)  route 19.247ns (74.339%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 37.279 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X15Y83         FDRE                                         r  video_playback_1/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  video_playback_1/vcount_reg[8]/Q
                         net (fo=9, routed)           1.783    -0.145    video_playback_1/display_grid_1/Q[8]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.124    -0.021 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.332     1.312    video_playback_1/display_grid_1/start_y_3
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.436 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.584     2.020    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     2.144 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.749     2.893    video_playback_1/display_grid_1/start_y_7
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.017 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           1.118     4.135    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[2])
                                                      3.841     7.976 r  video_playback_1/display_grid_1/start_y/P[2]
                         net (fo=141, routed)         3.726    11.702    video_playback_1/display_grid_1/start_y_n_103
    SLICE_X47Y95         LUT6 (Prop_lut6_I3_O)        0.124    11.826 r  video_playback_1/display_grid_1/rom_1_i_1103/O
                         net (fo=2, routed)           0.161    11.987    video_playback_1/display_grid_1/rom_1_i_1103_n_0
    SLICE_X47Y95         LUT5 (Prop_lut5_I2_O)        0.124    12.111 r  video_playback_1/display_grid_1/rom_1_i_1105/O
                         net (fo=1, routed)           0.351    12.461    video_playback_1/display_grid_1/rom_1_i_1105_n_0
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.124    12.585 r  video_playback_1/display_grid_1/rom_1_i_992/O
                         net (fo=1, routed)           0.000    12.585    video_playback_1/display_grid_1/rom_1_i_992_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.965 r  video_playback_1/display_grid_1/rom_1_i_618/CO[3]
                         net (fo=14, routed)          1.130    14.095    video_playback_1/display_grid_1/addr_y_component181_out
    SLICE_X47Y89         LUT2 (Prop_lut2_I0_O)        0.124    14.219 r  video_playback_1/display_grid_1/rom_1_i_842/O
                         net (fo=1, routed)           0.000    14.219    video_playback_1/display_grid_1/rom_1_i_842_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.643 r  video_playback_1/display_grid_1/rom_1_i_479/O[1]
                         net (fo=1, routed)           1.094    15.737    video_playback_1/display_grid_1/address_arr[6]_5[5]
    SLICE_X50Y88         LUT5 (Prop_lut5_I0_O)        0.303    16.040 r  video_playback_1/display_grid_1/rom_1_i_178/O
                         net (fo=1, routed)           0.586    16.625    video_playback_1/display_grid_1/rom_1_i_178_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.124    16.749 r  video_playback_1/display_grid_1/rom_1_i_50/O
                         net (fo=1, routed)           0.962    17.711    video_playback_1/display_grid_1/rom_1_i_50_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124    17.835 r  video_playback_1/display_grid_1/rom_1_i_7/O
                         net (fo=9, routed)           5.673    23.508    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y71         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.710    37.279    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y71         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.688    
                         clock uncertainty           -0.098    37.591    
    RAMB18_X0Y71         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    37.025    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -23.508    
  -------------------------------------------------------------------
                         slack                                 13.517    

Slack (MET) :             13.545ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.858ns  (logic 7.008ns (27.102%)  route 18.850ns (72.898%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 37.273 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X15Y83         FDRE                                         r  video_playback_1/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  video_playback_1/vcount_reg[8]/Q
                         net (fo=9, routed)           1.783    -0.145    video_playback_1/display_grid_1/Q[8]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.124    -0.021 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.332     1.312    video_playback_1/display_grid_1/start_y_3
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.436 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.584     2.020    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     2.144 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.749     2.893    video_playback_1/display_grid_1/start_y_7
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.017 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           1.118     4.135    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841     7.976 r  video_playback_1/display_grid_1/start_y/P[4]
                         net (fo=140, routed)         3.455    11.431    video_playback_1/display_grid_1/start_y_n_101
    SLICE_X42Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.555 r  video_playback_1/display_grid_1/rom_1_i_1093/O
                         net (fo=2, routed)           0.468    12.023    video_playback_1/display_grid_1/rom_1_i_1093_n_0
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.124    12.147 r  video_playback_1/display_grid_1/rom_1_i_1095/O
                         net (fo=1, routed)           0.461    12.608    video_playback_1/display_grid_1/rom_1_i_1095_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I4_O)        0.124    12.732 r  video_playback_1/display_grid_1/rom_1_i_980/O
                         net (fo=1, routed)           0.000    12.732    video_playback_1/display_grid_1/rom_1_i_980_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.112 r  video_playback_1/display_grid_1/rom_1_i_612/CO[3]
                         net (fo=15, routed)          1.281    14.393    video_playback_1/display_grid_1/addr_y_component165_out
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.124    14.517 r  video_playback_1/display_grid_1/rom_1_i_826/O
                         net (fo=1, routed)           0.000    14.517    video_playback_1/display_grid_1/rom_1_i_826_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.067 r  video_playback_1/display_grid_1/rom_1_i_469/CO[3]
                         net (fo=1, routed)           0.000    15.067    video_playback_1/display_grid_1/rom_1_i_469_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.306 r  video_playback_1/display_grid_1/rom_1_i_252/O[2]
                         net (fo=1, routed)           0.722    16.029    video_playback_1/display_grid_1/address_arr[14]_13[10]
    SLICE_X35Y87         LUT4 (Prop_lut4_I0_O)        0.302    16.331 r  video_playback_1/display_grid_1/rom_1_i_116/O
                         net (fo=1, routed)           0.565    16.896    video_playback_1/display_grid_1/rom_1_i_116_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.124    17.020 r  video_playback_1/display_grid_1/rom_1_i_19/O
                         net (fo=1, routed)           1.173    18.193    video_playback_1/display_grid_1/rom_1_i_19_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.124    18.317 r  video_playback_1/display_grid_1/rom_1_i_2/O
                         net (fo=9, routed)           5.157    23.474    video_playback_1/display_grid_1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y69         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.704    37.273    video_playback_1/display_grid_1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y69         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.682    
                         clock uncertainty           -0.098    37.585    
    RAMB18_X0Y69         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    37.019    video_playback_1/display_grid_1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.019    
                         arrival time                         -23.474    
  -------------------------------------------------------------------
                         slack                                 13.545    

Slack (MET) :             13.545ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.858ns  (logic 7.008ns (27.102%)  route 18.850ns (72.898%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 37.273 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X15Y83         FDRE                                         r  video_playback_1/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  video_playback_1/vcount_reg[8]/Q
                         net (fo=9, routed)           1.783    -0.145    video_playback_1/display_grid_1/Q[8]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.124    -0.021 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.332     1.312    video_playback_1/display_grid_1/start_y_3
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.436 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.584     2.020    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     2.144 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.749     2.893    video_playback_1/display_grid_1/start_y_7
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.017 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           1.118     4.135    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841     7.976 r  video_playback_1/display_grid_1/start_y/P[4]
                         net (fo=140, routed)         3.455    11.431    video_playback_1/display_grid_1/start_y_n_101
    SLICE_X42Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.555 r  video_playback_1/display_grid_1/rom_1_i_1093/O
                         net (fo=2, routed)           0.468    12.023    video_playback_1/display_grid_1/rom_1_i_1093_n_0
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.124    12.147 r  video_playback_1/display_grid_1/rom_1_i_1095/O
                         net (fo=1, routed)           0.461    12.608    video_playback_1/display_grid_1/rom_1_i_1095_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I4_O)        0.124    12.732 r  video_playback_1/display_grid_1/rom_1_i_980/O
                         net (fo=1, routed)           0.000    12.732    video_playback_1/display_grid_1/rom_1_i_980_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.112 r  video_playback_1/display_grid_1/rom_1_i_612/CO[3]
                         net (fo=15, routed)          1.281    14.393    video_playback_1/display_grid_1/addr_y_component165_out
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.124    14.517 r  video_playback_1/display_grid_1/rom_1_i_826/O
                         net (fo=1, routed)           0.000    14.517    video_playback_1/display_grid_1/rom_1_i_826_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.067 r  video_playback_1/display_grid_1/rom_1_i_469/CO[3]
                         net (fo=1, routed)           0.000    15.067    video_playback_1/display_grid_1/rom_1_i_469_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.306 r  video_playback_1/display_grid_1/rom_1_i_252/O[2]
                         net (fo=1, routed)           0.722    16.029    video_playback_1/display_grid_1/address_arr[14]_13[10]
    SLICE_X35Y87         LUT4 (Prop_lut4_I0_O)        0.302    16.331 r  video_playback_1/display_grid_1/rom_1_i_116/O
                         net (fo=1, routed)           0.565    16.896    video_playback_1/display_grid_1/rom_1_i_116_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.124    17.020 r  video_playback_1/display_grid_1/rom_1_i_19/O
                         net (fo=1, routed)           1.173    18.193    video_playback_1/display_grid_1/rom_1_i_19_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.124    18.317 r  video_playback_1/display_grid_1/rom_1_i_2/O
                         net (fo=9, routed)           5.157    23.474    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y68         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.704    37.273    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y68         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.682    
                         clock uncertainty           -0.098    37.585    
    RAMB18_X0Y68         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    37.019    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.019    
                         arrival time                         -23.474    
  -------------------------------------------------------------------
                         slack                                 13.545    

Slack (MET) :             13.692ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.716ns  (logic 6.482ns (25.206%)  route 19.234ns (74.794%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 37.279 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X15Y83         FDRE                                         r  video_playback_1/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  video_playback_1/vcount_reg[8]/Q
                         net (fo=9, routed)           1.783    -0.145    video_playback_1/display_grid_1/Q[8]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.124    -0.021 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.332     1.312    video_playback_1/display_grid_1/start_y_3
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.436 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.584     2.020    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     2.144 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.749     2.893    video_playback_1/display_grid_1/start_y_7
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.017 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           1.118     4.135    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841     7.976 r  video_playback_1/display_grid_1/start_y/P[5]
                         net (fo=151, routed)         4.135    12.111    video_playback_1/display_grid_1/start_y_n_100
    SLICE_X49Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.235 r  video_playback_1/display_grid_1/rom_1_i_1119/O
                         net (fo=2, routed)           0.415    12.650    video_playback_1/display_grid_1/rom_1_i_1119_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.124    12.774 r  video_playback_1/display_grid_1/rom_1_i_1120/O
                         net (fo=1, routed)           0.282    13.056    video_playback_1/display_grid_1/rom_1_i_1120_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.180 r  video_playback_1/display_grid_1/rom_1_i_1022/O
                         net (fo=1, routed)           0.000    13.180    video_playback_1/display_grid_1/rom_1_i_1022_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.578 r  video_playback_1/display_grid_1/rom_1_i_636/CO[3]
                         net (fo=14, routed)          1.031    14.609    video_playback_1/display_grid_1/addr_y_component149_out
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    14.733 r  video_playback_1/display_grid_1/rom_1_i_875/O
                         net (fo=1, routed)           0.000    14.733    video_playback_1/display_grid_1/rom_1_i_875_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.985 r  video_playback_1/display_grid_1/rom_1_i_505/O[0]
                         net (fo=1, routed)           0.802    15.787    video_playback_1/display_grid_1/address_arr[22]_21[4]
    SLICE_X53Y90         LUT5 (Prop_lut5_I0_O)        0.295    16.082 r  video_playback_1/display_grid_1/rom_1_i_196/O
                         net (fo=1, routed)           0.551    16.633    video_playback_1/display_grid_1/rom_1_i_196_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I5_O)        0.124    16.757 r  video_playback_1/display_grid_1/rom_1_i_59/O
                         net (fo=1, routed)           0.762    17.518    video_playback_1/display_grid_1/rom_1_i_59_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.642 r  video_playback_1/display_grid_1/rom_1_i_8/O
                         net (fo=9, routed)           5.690    23.333    video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y66         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.710    37.279    video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y66         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.688    
                         clock uncertainty           -0.098    37.591    
    RAMB18_X0Y66         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    37.025    video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -23.333    
  -------------------------------------------------------------------
                         slack                                 13.692    

Slack (MET) :             13.741ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.668ns  (logic 6.784ns (26.430%)  route 18.884ns (73.570%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 37.279 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X15Y83         FDRE                                         r  video_playback_1/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  video_playback_1/vcount_reg[8]/Q
                         net (fo=9, routed)           1.783    -0.145    video_playback_1/display_grid_1/Q[8]
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.124    -0.021 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.332     1.312    video_playback_1/display_grid_1/start_y_3
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.436 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.584     2.020    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I1_O)        0.124     2.144 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.749     2.893    video_playback_1/display_grid_1/start_y_7
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.017 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           1.118     4.135    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841     7.976 r  video_playback_1/display_grid_1/start_y/P[5]
                         net (fo=151, routed)         3.629    11.605    video_playback_1/display_grid_1/start_y_n_100
    SLICE_X34Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.729 r  video_playback_1/display_grid_1/rom_1_i_1115/O
                         net (fo=2, routed)           0.668    12.397    video_playback_1/display_grid_1/rom_1_i_1115_n_0
    SLICE_X34Y94         LUT5 (Prop_lut5_I2_O)        0.124    12.521 r  video_playback_1/display_grid_1/rom_1_i_1116/O
                         net (fo=1, routed)           0.338    12.859    video_playback_1/display_grid_1/rom_1_i_1116_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.124    12.983 r  video_playback_1/display_grid_1/rom_1_i_1012/O
                         net (fo=1, routed)           0.000    12.983    video_playback_1/display_grid_1/rom_1_i_1012_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.381 r  video_playback_1/display_grid_1/rom_1_i_630/CO[3]
                         net (fo=14, routed)          1.017    14.397    video_playback_1/display_grid_1/addr_y_component11_out
    SLICE_X32Y88         LUT2 (Prop_lut2_I0_O)        0.124    14.521 r  video_playback_1/display_grid_1/rom_1_i_864/O
                         net (fo=1, routed)           0.000    14.521    video_playback_1/display_grid_1/rom_1_i_864_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.068 r  video_playback_1/display_grid_1/rom_1_i_496/O[2]
                         net (fo=1, routed)           0.496    15.565    video_playback_1/display_grid_1/address_arr[46]_45[6]
    SLICE_X33Y88         LUT5 (Prop_lut5_I0_O)        0.302    15.867 r  video_playback_1/display_grid_1/rom_1_i_170/O
                         net (fo=1, routed)           0.716    16.583    video_playback_1/display_grid_1/rom_1_i_170_n_0
    SLICE_X33Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.707 r  video_playback_1/display_grid_1/rom_1_i_46/O
                         net (fo=1, routed)           1.187    17.894    video_playback_1/display_grid_1/rom_1_i_46_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.124    18.018 r  video_playback_1/display_grid_1/rom_1_i_6/O
                         net (fo=9, routed)           5.266    23.284    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y71         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.710    37.279    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y71         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.688    
                         clock uncertainty           -0.098    37.591    
    RAMB18_X0Y71         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    37.025    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -23.284    
  -------------------------------------------------------------------
                         slack                                 13.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 camera_1/camera_configure_1/config_1/rom_addr_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_1/camera_configure_1/rom1/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.635%)  route 0.149ns (51.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.565    -0.849    camera_1/camera_configure_1/config_1/clk_out1
    SLICE_X9Y135         FDRE                                         r  camera_1/camera_configure_1/config_1/rom_addr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  camera_1/camera_configure_1/config_1/rom_addr_reg_rep[6]/Q
                         net (fo=1, routed)           0.149    -0.559    camera_1/camera_configure_1/rom1/ADDRARDADDR[6]
    RAMB18_X0Y54         RAMB18E1                                     r  camera_1/camera_configure_1/rom1/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.880    -1.230    camera_1/camera_configure_1/rom1/clk_out1
    RAMB18_X0Y54         RAMB18E1                                     r  camera_1/camera_configure_1/rom1/dout_reg/CLKARDCLK
                         clock pessimism              0.442    -0.788    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.605    camera_1/camera_configure_1/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 camera_1/camera_configure_1/config_1/rom_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_1/camera_configure_1/rom1/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.594%)  route 0.206ns (59.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.565    -0.849    camera_1/camera_configure_1/config_1/clk_out1
    SLICE_X9Y135         FDRE                                         r  camera_1/camera_configure_1/config_1/rom_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  camera_1/camera_configure_1/config_1/rom_addr_reg_rep[5]/Q
                         net (fo=1, routed)           0.206    -0.501    camera_1/camera_configure_1/rom1/ADDRARDADDR[5]
    RAMB18_X0Y54         RAMB18E1                                     r  camera_1/camera_configure_1/rom1/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.880    -1.230    camera_1/camera_configure_1/rom1/clk_out1
    RAMB18_X0Y54         RAMB18E1                                     r  camera_1/camera_configure_1/rom1/dout_reg/CLKARDCLK
                         clock pessimism              0.442    -0.788    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.605    camera_1/camera_configure_1/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 camera_1/camera_configure_1/config_1/SCCB_interface_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_1/camera_configure_1/SCCB1/latched_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.566    -0.848    camera_1/camera_configure_1/config_1/clk_out1
    SLICE_X9Y137         FDRE                                         r  camera_1/camera_configure_1/config_1/SCCB_interface_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  camera_1/camera_configure_1/config_1/SCCB_interface_data_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.653    camera_1/camera_configure_1/SCCB1/Q[0]
    SLICE_X8Y137         FDRE                                         r  camera_1/camera_configure_1/SCCB1/latched_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.836    -1.275    camera_1/camera_configure_1/SCCB1/clk_out1
    SLICE_X8Y137         FDRE                                         r  camera_1/camera_configure_1/SCCB1/latched_data_reg[0]/C
                         clock pessimism              0.440    -0.835    
    SLICE_X8Y137         FDRE (Hold_fdre_C_D)         0.076    -0.759    camera_1/camera_configure_1/SCCB1/latched_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 camera_1/camera_configure_1/SCCB1/latched_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_1/camera_configure_1/SCCB1/tx_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.594    -0.820    camera_1/camera_configure_1/SCCB1/clk_out1
    SLICE_X7Y137         FDRE                                         r  camera_1/camera_configure_1/SCCB1/latched_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  camera_1/camera_configure_1/SCCB1/latched_address_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.625    camera_1/camera_configure_1/SCCB1/latched_address[7]
    SLICE_X6Y137         LUT6 (Prop_lut6_I2_O)        0.045    -0.580 r  camera_1/camera_configure_1/SCCB1/tx_byte[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.580    camera_1/camera_configure_1/SCCB1/tx_byte[7]_i_2_n_0
    SLICE_X6Y137         FDRE                                         r  camera_1/camera_configure_1/SCCB1/tx_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.863    -1.247    camera_1/camera_configure_1/SCCB1/clk_out1
    SLICE_X6Y137         FDRE                                         r  camera_1/camera_configure_1/SCCB1/tx_byte_reg[7]/C
                         clock pessimism              0.440    -0.807    
    SLICE_X6Y137         FDRE (Hold_fdre_C_D)         0.121    -0.686    camera_1/camera_configure_1/SCCB1/tx_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 camera_1/camera_configure_1/config_1/rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_1/camera_configure_1/config_1/rom_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.565    -0.849    camera_1/camera_configure_1/config_1/clk_out1
    SLICE_X9Y135         FDRE                                         r  camera_1/camera_configure_1/config_1/rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  camera_1/camera_configure_1/config_1/rom_addr_reg[6]/Q
                         net (fo=2, routed)           0.087    -0.621    camera_1/camera_configure_1/config_1/rom_addr[6]
    SLICE_X8Y135         LUT4 (Prop_lut4_I1_O)        0.045    -0.576 r  camera_1/camera_configure_1/config_1/rom_addr[7]_i_2/O
                         net (fo=2, routed)           0.000    -0.576    camera_1/camera_configure_1/config_1/rom_addr[7]_i_2_n_0
    SLICE_X8Y135         FDRE                                         r  camera_1/camera_configure_1/config_1/rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.835    -1.276    camera_1/camera_configure_1/config_1/clk_out1
    SLICE_X8Y135         FDRE                                         r  camera_1/camera_configure_1/config_1/rom_addr_reg[7]/C
                         clock pessimism              0.440    -0.836    
    SLICE_X8Y135         FDRE (Hold_fdre_C_D)         0.120    -0.716    camera_1/camera_configure_1/config_1/rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 char_rec_1/rom_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/five_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.856%)  route 0.219ns (57.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.221ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.575    -0.839    char_rec_1/clk_out1
    SLICE_X8Y95          FDSE                                         r  char_rec_1/rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDSE (Prop_fdse_C_Q)         0.164    -0.675 r  char_rec_1/rom_addr_reg[0]/Q
                         net (fo=18, routed)          0.219    -0.456    char_rec_1/five_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y38         RAMB18E1                                     r  char_rec_1/five_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.889    -1.221    char_rec_1/five_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  char_rec_1/five_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.779    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.596    char_rec_1/five_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 char_rec_1/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/five_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.727%)  route 0.229ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.221ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.575    -0.839    char_rec_1/clk_out1
    SLICE_X8Y95          FDSE                                         r  char_rec_1/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDSE (Prop_fdse_C_Q)         0.164    -0.675 r  char_rec_1/rom_addr_reg[1]/Q
                         net (fo=18, routed)          0.229    -0.446    char_rec_1/five_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y38         RAMB18E1                                     r  char_rec_1/five_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.889    -1.221    char_rec_1/five_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  char_rec_1/five_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.779    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.596    char_rec_1/five_16_d_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 frame_parser_1/divider_1/dividend_copy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_parser_1/r_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.567    -0.847    frame_parser_1/divider_1/clk_out1
    SLICE_X15Y80         FDRE                                         r  frame_parser_1/divider_1/dividend_copy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  frame_parser_1/divider_1/dividend_copy_reg[6]/Q
                         net (fo=4, routed)           0.115    -0.590    frame_parser_1/divider_1_n_13
    SLICE_X14Y80         FDRE                                         r  frame_parser_1/r_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.836    -1.275    frame_parser_1/clk_out1
    SLICE_X14Y80         FDRE                                         r  frame_parser_1/r_x_reg[6]/C
                         clock pessimism              0.441    -0.834    
    SLICE_X14Y80         FDRE (Hold_fdre_C_D)         0.085    -0.749    frame_parser_1/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 frame_parser_1/frame_transfer_1/read_data_sr_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.141ns (26.088%)  route 0.399ns (73.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.567    -0.847    frame_parser_1/frame_transfer_1/clk_out1
    SLICE_X13Y80         FDRE                                         r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][3]/Q
                         net (fo=6, routed)           0.399    -0.306    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y17         RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.886    -1.224    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.761    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.465    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 char_rec_1/recg_sudoku_reg[281]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/recg_sudoku_reg[277]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.553    -0.861    char_rec_1/clk_out1
    SLICE_X47Y75         FDRE                                         r  char_rec_1/recg_sudoku_reg[281]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  char_rec_1/recg_sudoku_reg[281]/Q
                         net (fo=2, routed)           0.102    -0.618    char_rec_1/recg_sudoku[281]
    SLICE_X49Y75         FDRE                                         r  char_rec_1/recg_sudoku_reg[277]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.821    -1.290    char_rec_1/clk_out1
    SLICE_X49Y75         FDRE                                         r  char_rec_1/recg_sudoku_reg[277]/C
                         clock pessimism              0.442    -0.848    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.070    -0.778    char_rec_1/recg_sudoku_reg[277]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_clk_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y9      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y4      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y5      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y81     video_playback_1/blank_delay_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y81     video_playback_1/blank_delay_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y137     camera_1/camera_configure_1/SCCB1/latched_address_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y137     camera_1/camera_configure_1/SCCB1/latched_address_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y137     camera_1/camera_configure_1/SCCB1/latched_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y137     camera_1/camera_configure_1/SCCB1/latched_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y137     camera_1/camera_configure_1/SCCB1/latched_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y137     camera_1/camera_configure_1/SCCB1/latched_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y137    camera_1/camera_configure_1/config_1/SCCB_interface_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y137    camera_1/camera_configure_1/config_1/SCCB_interface_addr_reg[0]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y81     video_playback_1/blank_delay_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y81     video_playback_1/blank_delay_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y81      FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y81      FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y81      FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y75     frame_parser_1/rescale_start_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y10     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_81_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y84     video_playback_1/hblank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y82     video_playback_1/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y83     video_playback_1/hcount_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clk
  To Clock:  clkfbout_video_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_clk_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   video_clk_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_sys
  To Clock:  clk_out1_video_clk

Setup :          105  Failing Endpoints,  Worst Slack       -0.762ns,  Total Violation      -58.062ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.468%)  route 1.221ns (65.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 37.160 - 40.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 35.333 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.851    35.333    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    35.851 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.538    36.389    reset_1/p_0_in
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124    36.513 r  reset_1/new_i_1/O
                         net (fo=21, routed)          0.683    37.196    deb_btnc/sr_reg[15]__0
    SLICE_X6Y78          FDRE                                         r  deb_btnc/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.591    37.160    deb_btnc/clk_out1
    SLICE_X6Y78          FDRE                                         r  deb_btnc/count_reg[0]/C
                         clock pessimism              0.000    37.160    
                         clock uncertainty           -0.202    36.958    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.524    36.434    deb_btnc/count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.434    
                         arrival time                         -37.196    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.468%)  route 1.221ns (65.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 37.160 - 40.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 35.333 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.851    35.333    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    35.851 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.538    36.389    reset_1/p_0_in
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124    36.513 r  reset_1/new_i_1/O
                         net (fo=21, routed)          0.683    37.196    deb_btnc/sr_reg[15]__0
    SLICE_X6Y78          FDRE                                         r  deb_btnc/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.591    37.160    deb_btnc/clk_out1
    SLICE_X6Y78          FDRE                                         r  deb_btnc/count_reg[1]/C
                         clock pessimism              0.000    37.160    
                         clock uncertainty           -0.202    36.958    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.524    36.434    deb_btnc/count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.434    
                         arrival time                         -37.196    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.468%)  route 1.221ns (65.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 37.160 - 40.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 35.333 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.851    35.333    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    35.851 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.538    36.389    reset_1/p_0_in
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124    36.513 r  reset_1/new_i_1/O
                         net (fo=21, routed)          0.683    37.196    deb_btnc/sr_reg[15]__0
    SLICE_X6Y78          FDRE                                         r  deb_btnc/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.591    37.160    deb_btnc/clk_out1
    SLICE_X6Y78          FDRE                                         r  deb_btnc/count_reg[2]/C
                         clock pessimism              0.000    37.160    
                         clock uncertainty           -0.202    36.958    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.524    36.434    deb_btnc/count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.434    
                         arrival time                         -37.196    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.468%)  route 1.221ns (65.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 37.160 - 40.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 35.333 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.851    35.333    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    35.851 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.538    36.389    reset_1/p_0_in
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124    36.513 r  reset_1/new_i_1/O
                         net (fo=21, routed)          0.683    37.196    deb_btnc/sr_reg[15]__0
    SLICE_X6Y78          FDRE                                         r  deb_btnc/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.591    37.160    deb_btnc/clk_out1
    SLICE_X6Y78          FDRE                                         r  deb_btnc/count_reg[3]/C
                         clock pessimism              0.000    37.160    
                         clock uncertainty           -0.202    36.958    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.524    36.434    deb_btnc/count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.434    
                         arrival time                         -37.196    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.758ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.859ns  (logic 0.642ns (34.531%)  route 1.217ns (65.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 37.161 - 40.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 35.333 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.851    35.333    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    35.851 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.538    36.389    reset_1/p_0_in
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124    36.513 r  reset_1/new_i_1/O
                         net (fo=21, routed)          0.679    37.192    deb_btnc/sr_reg[15]__0
    SLICE_X6Y79          FDRE                                         r  deb_btnc/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.592    37.161    deb_btnc/clk_out1
    SLICE_X6Y79          FDRE                                         r  deb_btnc/count_reg[4]/C
                         clock pessimism              0.000    37.161    
                         clock uncertainty           -0.202    36.959    
    SLICE_X6Y79          FDRE (Setup_fdre_C_R)       -0.524    36.435    deb_btnc/count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.435    
                         arrival time                         -37.192    
  -------------------------------------------------------------------
                         slack                                 -0.758    

Slack (VIOLATED) :        -0.758ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.859ns  (logic 0.642ns (34.531%)  route 1.217ns (65.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 37.161 - 40.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 35.333 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.851    35.333    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    35.851 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.538    36.389    reset_1/p_0_in
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124    36.513 r  reset_1/new_i_1/O
                         net (fo=21, routed)          0.679    37.192    deb_btnc/sr_reg[15]__0
    SLICE_X6Y79          FDRE                                         r  deb_btnc/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.592    37.161    deb_btnc/clk_out1
    SLICE_X6Y79          FDRE                                         r  deb_btnc/count_reg[5]/C
                         clock pessimism              0.000    37.161    
                         clock uncertainty           -0.202    36.959    
    SLICE_X6Y79          FDRE (Setup_fdre_C_R)       -0.524    36.435    deb_btnc/count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.435    
                         arrival time                         -37.192    
  -------------------------------------------------------------------
                         slack                                 -0.758    

Slack (VIOLATED) :        -0.758ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.859ns  (logic 0.642ns (34.531%)  route 1.217ns (65.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 37.161 - 40.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 35.333 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.851    35.333    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    35.851 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.538    36.389    reset_1/p_0_in
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124    36.513 r  reset_1/new_i_1/O
                         net (fo=21, routed)          0.679    37.192    deb_btnc/sr_reg[15]__0
    SLICE_X6Y79          FDRE                                         r  deb_btnc/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.592    37.161    deb_btnc/clk_out1
    SLICE_X6Y79          FDRE                                         r  deb_btnc/count_reg[6]/C
                         clock pessimism              0.000    37.161    
                         clock uncertainty           -0.202    36.959    
    SLICE_X6Y79          FDRE (Setup_fdre_C_R)       -0.524    36.435    deb_btnc/count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.435    
                         arrival time                         -37.192    
  -------------------------------------------------------------------
                         slack                                 -0.758    

Slack (VIOLATED) :        -0.758ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.859ns  (logic 0.642ns (34.531%)  route 1.217ns (65.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 37.161 - 40.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 35.333 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.851    35.333    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    35.851 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.538    36.389    reset_1/p_0_in
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124    36.513 r  reset_1/new_i_1/O
                         net (fo=21, routed)          0.679    37.192    deb_btnc/sr_reg[15]__0
    SLICE_X6Y79          FDRE                                         r  deb_btnc/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.592    37.161    deb_btnc/clk_out1
    SLICE_X6Y79          FDRE                                         r  deb_btnc/count_reg[7]/C
                         clock pessimism              0.000    37.161    
                         clock uncertainty           -0.202    36.959    
    SLICE_X6Y79          FDRE (Setup_fdre_C_R)       -0.524    36.435    deb_btnc/count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.435    
                         arrival time                         -37.192    
  -------------------------------------------------------------------
                         slack                                 -0.758    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.875ns  (logic 0.642ns (34.238%)  route 1.233ns (65.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.833ns = ( 37.167 - 40.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 35.333 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.851    35.333    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    35.851 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.558    36.410    reset_1/p_0_in
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124    36.534 r  reset_1/new_i_1__2/O
                         net (fo=21, routed)          0.675    37.208    deb_btnr/sr_reg[15]__0
    SLICE_X7Y86          FDRE                                         r  deb_btnr/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.598    37.167    deb_btnr/clk_out1
    SLICE_X7Y86          FDRE                                         r  deb_btnr/count_reg[16]/C
                         clock pessimism              0.000    37.167    
                         clock uncertainty           -0.202    36.965    
    SLICE_X7Y86          FDRE (Setup_fdre_C_R)       -0.429    36.536    deb_btnr/count_reg[16]
  -------------------------------------------------------------------
                         required time                         36.536    
                         arrival time                         -37.208    
  -------------------------------------------------------------------
                         slack                                 -0.673    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.875ns  (logic 0.642ns (34.238%)  route 1.233ns (65.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.833ns = ( 37.167 - 40.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 35.333 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.851    35.333    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    35.851 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.558    36.410    reset_1/p_0_in
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124    36.534 r  reset_1/new_i_1__2/O
                         net (fo=21, routed)          0.675    37.208    deb_btnr/sr_reg[15]__0
    SLICE_X7Y86          FDRE                                         r  deb_btnr/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.598    37.167    deb_btnr/clk_out1
    SLICE_X7Y86          FDRE                                         r  deb_btnr/count_reg[17]/C
                         clock pessimism              0.000    37.167    
                         clock uncertainty           -0.202    36.965    
    SLICE_X7Y86          FDRE (Setup_fdre_C_R)       -0.429    36.536    deb_btnr/count_reg[17]
  -------------------------------------------------------------------
                         required time                         36.536    
                         arrival time                         -37.208    
  -------------------------------------------------------------------
                         slack                                 -0.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.254ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.706%)  route 0.195ns (48.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.680     1.930    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     2.094 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.195     2.289    deb_btnu/p_0_in
    SLICE_X6Y84          LUT6 (Prop_lut6_I0_O)        0.045     2.334 r  deb_btnu/clean_i_1__2/O
                         net (fo=1, routed)           0.000     2.334    deb_btnu/clean_i_1__2_n_0
    SLICE_X6Y84          FDRE                                         r  deb_btnu/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.868    -1.243    deb_btnu/clk_out1
    SLICE_X6Y84          FDRE                                         r  deb_btnu/clean_reg/C
                         clock pessimism              0.000    -1.243    
                         clock uncertainty            0.202    -1.041    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.121    -0.920    deb_btnu/clean_reg
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.263ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.580%)  route 0.204ns (49.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.680     1.930    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     2.094 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.204     2.298    deb_btnr/p_0_in
    SLICE_X6Y84          LUT6 (Prop_lut6_I0_O)        0.045     2.343 r  deb_btnr/clean_i_1__1/O
                         net (fo=1, routed)           0.000     2.343    deb_btnr/clean_i_1__1_n_0
    SLICE_X6Y84          FDRE                                         r  deb_btnr/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.868    -1.243    deb_btnr/clk_out1
    SLICE_X6Y84          FDRE                                         r  deb_btnr/clean_reg/C
                         clock pessimism              0.000    -1.243    
                         clock uncertainty            0.202    -1.041    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.121    -0.920    deb_btnr/clean_reg
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.277ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.360%)  route 0.190ns (47.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.680     1.930    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     2.094 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.190     2.284    deb_btnl/p_0_in
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.045     2.329 r  deb_btnl/clean_i_1__0/O
                         net (fo=1, routed)           0.000     2.329    deb_btnl/clean_i_1__0_n_0
    SLICE_X3Y83          FDRE                                         r  deb_btnl/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.870    -1.241    deb_btnl/clk_out1
    SLICE_X3Y83          FDRE                                         r  deb_btnl/clean_reg/C
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            0.202    -1.039    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.091    -0.948    deb_btnl/clean_reg
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.300ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.427%)  route 0.241ns (53.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.680     1.930    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     2.094 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.241     2.335    deb_btnd/p_0_in
    SLICE_X6Y84          LUT6 (Prop_lut6_I0_O)        0.045     2.380 r  deb_btnd/clean_i_1__3/O
                         net (fo=1, routed)           0.000     2.380    deb_btnd/clean_i_1__3_n_0
    SLICE_X6Y84          FDRE                                         r  deb_btnd/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.868    -1.243    deb_btnd/clk_out1
    SLICE_X6Y84          FDRE                                         r  deb_btnd/clean_reg/C
                         clock pessimism              0.000    -1.243    
                         clock uncertainty            0.202    -1.041    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.121    -0.920    deb_btnd/clean_reg
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.303ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.222%)  route 0.243ns (53.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.680     1.930    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     2.094 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.243     2.337    deb_btnc/p_0_in
    SLICE_X6Y84          LUT6 (Prop_lut6_I0_O)        0.045     2.382 r  deb_btnc/clean_i_1/O
                         net (fo=1, routed)           0.000     2.382    deb_btnc/clean_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  deb_btnc/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.868    -1.243    deb_btnc/clk_out1
    SLICE_X6Y84          FDRE                                         r  deb_btnc/clean_reg/C
                         clock pessimism              0.000    -1.243    
                         clock uncertainty            0.202    -1.041    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.120    -0.921    deb_btnc/clean_reg
  -------------------------------------------------------------------
                         required time                          0.921    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.472ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.800%)  route 0.303ns (59.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.680     1.930    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     2.094 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.160     2.254    reset_1/p_0_in
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.045     2.299 r  reset_1/new_i_1__3/O
                         net (fo=21, routed)          0.143     2.442    deb_btnl/sr_reg[15]__0
    SLICE_X2Y83          FDRE                                         r  deb_btnl/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.870    -1.241    deb_btnl/clk_out1
    SLICE_X2Y83          FDRE                                         r  deb_btnl/count_reg[0]/C
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            0.202    -1.039    
    SLICE_X2Y83          FDRE (Hold_fdre_C_R)         0.009    -1.030    deb_btnl/count_reg[0]
  -------------------------------------------------------------------
                         required time                          1.030    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.800%)  route 0.303ns (59.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.680     1.930    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     2.094 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.160     2.254    reset_1/p_0_in
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.045     2.299 r  reset_1/new_i_1__3/O
                         net (fo=21, routed)          0.143     2.442    deb_btnl/sr_reg[15]__0
    SLICE_X2Y83          FDRE                                         r  deb_btnl/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.870    -1.241    deb_btnl/clk_out1
    SLICE_X2Y83          FDRE                                         r  deb_btnl/count_reg[1]/C
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            0.202    -1.039    
    SLICE_X2Y83          FDRE (Hold_fdre_C_R)         0.009    -1.030    deb_btnl/count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.030    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.800%)  route 0.303ns (59.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.680     1.930    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     2.094 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.160     2.254    reset_1/p_0_in
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.045     2.299 r  reset_1/new_i_1__3/O
                         net (fo=21, routed)          0.143     2.442    deb_btnl/sr_reg[15]__0
    SLICE_X2Y83          FDRE                                         r  deb_btnl/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.870    -1.241    deb_btnl/clk_out1
    SLICE_X2Y83          FDRE                                         r  deb_btnl/count_reg[2]/C
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            0.202    -1.039    
    SLICE_X2Y83          FDRE (Hold_fdre_C_R)         0.009    -1.030    deb_btnl/count_reg[2]
  -------------------------------------------------------------------
                         required time                          1.030    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.800%)  route 0.303ns (59.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.680     1.930    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     2.094 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.160     2.254    reset_1/p_0_in
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.045     2.299 r  reset_1/new_i_1__3/O
                         net (fo=21, routed)          0.143     2.442    deb_btnl/sr_reg[15]__0
    SLICE_X2Y83          FDRE                                         r  deb_btnl/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.870    -1.241    deb_btnl/clk_out1
    SLICE_X2Y83          FDRE                                         r  deb_btnl/count_reg[3]/C
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            0.202    -1.039    
    SLICE_X2Y83          FDRE (Hold_fdre_C_R)         0.009    -1.030    deb_btnl/count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.030    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.536ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.222%)  route 0.368ns (63.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.680     1.930    reset_1/CLK_100M
    SLICE_X6Y83          FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     2.094 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.160     2.254    reset_1/p_0_in
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.045     2.299 r  reset_1/new_i_1__3/O
                         net (fo=21, routed)          0.208     2.507    deb_btnl/sr_reg[15]__0
    SLICE_X2Y84          FDRE                                         r  deb_btnl/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.871    -1.240    deb_btnl/clk_out1
    SLICE_X2Y84          FDRE                                         r  deb_btnl/count_reg[4]/C
                         clock pessimism              0.000    -1.240    
                         clock uncertainty            0.202    -1.038    
    SLICE_X2Y84          FDRE (Hold_fdre_C_R)         0.009    -1.029    deb_btnl/count_reg[4]
  -------------------------------------------------------------------
                         required time                          1.029    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  3.536    





