# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/wang/My_ysyx-workbench/nvboard/example/vsrc/top.v /home/wang/My_ysyx-workbench/nvboard/example/vsrc/vga_ctrl.v /home/wang/My_ysyx-workbench/nvboard/example/vsrc/uart.v /home/wang/My_ysyx-workbench/nvboard/example/vsrc/ps2_keyboard.v /home/wang/My_ysyx-workbench/nvboard/example/vsrc/seg.v /home/wang/My_ysyx-workbench/nvboard/example/vsrc/led.v /home/wang/My_ysyx-workbench/nvboard/example/csrc/main.cpp /home/wang/My_ysyx-workbench/nvboard/example/build/auto_bind.cpp /home/wang/My_ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/wang/My_ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/wang/My_ysyx-workbench/nvboard/example/build/top"
T      3710  4600570  1771058629    96216520  1771058629    96216520 "./build/obj_dir/Vtop.cpp"
T      3244  4600569  1771058629    96216520  1771058629    96216520 "./build/obj_dir/Vtop.h"
T      2447  4600578  1771058629    97216530  1771058629    97216530 "./build/obj_dir/Vtop.mk"
T       738  4600567  1771058629    96216520  1771058629    96216520 "./build/obj_dir/Vtop__Syms.cpp"
T       921  4600568  1771058629    96216520  1771058629    96216520 "./build/obj_dir/Vtop__Syms.h"
T      2228  4600571  1771058629    96216520  1771058629    96216520 "./build/obj_dir/Vtop___024root.h"
T      1553  4600575  1771058629    96216520  1771058629    96216520 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833  4600573  1771058629    96216520  1771058629    96216520 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     16358  4600576  1771058629    97216530  1771058629    97216530 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     11987  4600574  1771058629    96216520  1771058629    96216520 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614  4600572  1771058629    96216520  1771058629    96216520 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       967  4600579  1771058629    97216530  1771058629    97216530 "./build/obj_dir/Vtop__ver.d"
T         0        0  1771058629    97216530  1771058629    97216530 "./build/obj_dir/Vtop__verFiles.dat"
T      1621  4600577  1771058629    97216530  1771058629    97216530 "./build/obj_dir/Vtop_classes.mk"
S       403  4600410  1771036989   708320872  1771036989   708320872 "/home/wang/My_ysyx-workbench/nvboard/example/vsrc/led.v"
S      1045  4600411  1771036989   708320872  1771036989   708320872 "/home/wang/My_ysyx-workbench/nvboard/example/vsrc/ps2_keyboard.v"
S      1074  4600412  1771036989   708320872  1771036989   708320872 "/home/wang/My_ysyx-workbench/nvboard/example/vsrc/seg.v"
S      1663  4600413  1771036989   708320872  1771036989   708320872 "/home/wang/My_ysyx-workbench/nvboard/example/vsrc/top.v"
S        69  4600414  1771036989   708320872  1771036989   708320872 "/home/wang/My_ysyx-workbench/nvboard/example/vsrc/uart.v"
S      1355  4600415  1771036989   708320872  1771036989   708320872 "/home/wang/My_ysyx-workbench/nvboard/example/vsrc/vga_ctrl.v"
S  20938272  3693574  1769751005   662364445  1769751005   662364445 "/usr/local/bin/verilator_bin"
S      3275  3841863  1769751005   897366942  1769751005   897366942 "/usr/local/share/verilator/include/verilated_std.sv"
