module cla(A,B,C,G,P,C);
     input [15:0] A;
     input [15:0] B;
     input C;
     output [15:0] C;
     output [15:0] G;
     output [15:0] P;
     wire [15:0] X;
     wire [15:0] Y;
     wire [15:0] C1;
     wire [15:0] C2;
     wire [15:0] C3;
     wire [15:0] C4;
     wire [15:0] C5;
     wire [15:0] C6;
     wire [15:0] C7;
     wire [15:0] C8;
     wire [15:0] C9;
     wire [15:0] C10;
     wire [15:0] C11;
     wire [15:0] C12;
     wire [15:0] C13;
     wire [15:0] C14;
     wire [15:0] C15;
     wire [15:0] C16;
     wire [15:0] C17;
     wire [15:0] C18;
     wire [15:0] C19;
     wire [15:0] C20;
     wire [15:0] C21;
     wire [15:0] C22;
     wire [15:0] C23;
     wire [15:0] C24;
     wire [15:0] C25;
     wire [15:0] C26;
     wire [15:0] C27;
     wire [15:0] C28;
     wire [15:0] C29;
     wire [15:0] C30;
     wire [15:0] C31;
     wire [15:0] C32;
     
     assign X = A ^ B;
     assign Y = A & B;
     
     assign C1 = C & Y;
     assign C2 = X & C;
     assign G = X | Y;
     assign P = C1 | C2;
     assign C3 = C1 & C2;
     assign C4 = G & C;
     assign C5 = X & C1;
     assign C6 = Y & C2;
     assign C7 = C1 & C2;
     assign C8 = C4 & C3;
     assign C9 = C3 & C5;
     assign C10 = C6 & C2;
     assign C11 = C5 & C4;
     assign C12 = C3 & C4;
     assign C13 = C6 & C3;
     assign C14 = C8 & C5;
     assign C15 = C11 & C2;
     assign C16 = C9 & C4;
     assign C17 = C14 & C3;
     assign C18 = C16 & C5;
     assign C19 = C10 & C2;
     assign C20 = C12 & C4;
     assign C21 = C13 & C3;
     assign C22 = C15 & C2;
     assign C23 = C17 & C4;
     assign C24 = C18 & C3;
     assign C25 = C16 & C5;
     assign C26 = C20 & C2;
     assign C27 = C13 & C4;
     assign C28 = C21 & C3;
     assign C29 = C22 & C2;
     assign C30 = C23 & C4;
     assign C31 = C24 & C3;
     assign C32 = C25 & C5;
     
     assign S[15:0] = X ^ C;
     assign S[31:16] = X;
     assign C32 = C25 | C28 | C19 | C22 | C31 | C24 | C27 | C30;
endmodule