<root>
    <module name="demorgans-unit">
        <gate name="x0" type="XOR"/>
        <gate name="x1" type="XOR"/>
        <gate name="x2" type="XOR"/>
        <gate name="x3" type="XOR"/>
        <gate name="o0" type="OR"/>
        <gate name="a0" type="AND"/>
        <gate name="a1" type="AND"/>
        <gate name="o1" type="OR"/>

        <signal from="o0" to="x0.B"/>
        <signal from="a0" to="o0.A"/>
        <signal from="a1" to="o0.B"/>
        <signal from="o1" to="a0.B"/>
        <signal from="x1" to="a1.A"/>
        <signal from="x2" to="o1.A:x1.A"/>
        <signal from="x3" to="o1.B:x1.B"/>

        <output name="Y" from="x0"/>

        <!-- a bunch of configuration lines to alter 
        the behavior of the logic unit -->
        <input name="INVERT-Y"   to="x0.A"/>
        <input name="ENABLE-OR"  to="a0.A"/>
        <input name="ENABLE-XOR" to="a1.B"/>
        <input name="INVERT-A"   to="x2.A"/>
        <input name="INVERT-B"   to="x3.B"/>

        <!-- 2 data inputs -->
        <input name="A" to="x2.B"/>
        <input name="B" to="x3.A"/>
    </module>

    <module name="4-bit-logic-unit">
        <instance type="demorgans-unit" name="bit0"/>
        <instance type="demorgans-unit" name="bit1"/>
        <instance type="demorgans-unit" name="bit2"/>
        <instance type="demorgans-unit" name="bit3"/>

        <!-- control lines -->
        <input name="INVERT-Y"   to="bit0.INVERT-Y:bit1.INVERT-Y:bit2.INVERT-Y:bit3.INVERT-Y"/>
        <input name="ENABLE-OR"  to="bit0.ENABLE-OR:bit1.ENABLE-OR:bit2.ENABLE-OR:bit3.ENABLE-OR"/>
        <input name="ENABLE-XOR" to="bit0.ENABLE-XOR:bit1.ENABLE-XOR:bit2.ENABLE-XOR:bit3.ENABLE-XOR"/>
        <input name="INVERT-A"   to="bit0.INVERT-A:bit1.INVERT-A:bit2.INVERT-A:bit3.INVERT-A"/>
        <input name="INVERT-B"   to="bit0.INVERT-B:bit1.INVERT-B:bit2.INVERT-B:bit3.INVERT-B"/>

        <!-- data input and output -->
        <outputvec name="Y" size="4" from="bit0.Y:bit1.Y:bit2.Y:bit3.Y"/>
        <inputvec  name="A" size="4"   to="bit0.A:bit1.A:bit2.A:bit3.A"/>
        <inputvec  name="B" size="4"   to="bit0.B:bit1.B:bit2.B:bit3.B"/>
    </module>

    <module name="8-bit-logic-unit">
        <instance type="4-bit-logic-unit" name="lsb"/>
        <instance type="4-bit-logic-unit" name="msb"/>

        <!-- control lines -->
        <input name="INVERT-Y"   to="lsb.INVERT-Y:msb.INVERT-Y"/>
        <input name="ENABLE-OR"  to="lsb.ENABLE-OR:msb.ENABLE-OR"/>
        <input name="ENABLE-XOR" to="lsb.ENABLE-XOR:msb.ENABLE-XOR"/>
        <input name="INVERT-A"   to="lsb.INVERT-A:msb.INVERT-A"/>
        <input name="INVERT-B"   to="lsb.INVERT-B:msb.INVERT-B"/>

        <outputvec name="Y" size="8" from="lsb.Y:msb.Y"/>
        <inputvec  name="A" size="8"   to="lsb.A:msb.A"/>
        <inputvec  name="B" size="8"   to="lsb.B:msb.B"/>

    </module>

    <module name="lut-example">
        <!-- simple 1-bit full adder -->
        <lookuptable name="my-lut" inputsize="3" outputsize="2" default="00">
            <lutentry input="000" output="00"/>
            <lutentry input="001" output="01"/>
            <lutentry input="010" output="01"/>
            <lutentry input="011" output="10"/>
            <lutentry input="100" output="01"/>
            <lutentry input="101" output="10"/>
            <lutentry input="110" output="10"/>
            <lutentry input="111" output="11"/>
        </lookuptable>

        <input name="A"  to="my-lut.0"/>
        <input name="B"  to="my-lut.1"/>
        <input name="Ci" to="my-lut.2"/>

        <output name="Sum" from="my-lut.0"/>
        <output name="Co"  from="my-lut.1"/>
    </module>

</root>