

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  <meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Intrinsic Functions for CPU Intructions &mdash; NMSIS 1.0.2-RC1 documentation</title>
  

  
  
  
  

  
  <script type="text/javascript" src="../../_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../_static/doctools.js"></script>
        <script type="text/javascript" src="../../_static/language_data.js"></script>
    
    <script type="text/javascript" src="../../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/css/custom.css" type="text/css" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Interrupts and Exceptions" href="api_nmsis_core_intexc.html" />
    <link rel="prev" title="Core CSR Register Access" href="api_nmsis_core_csr_register_access.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../index.html">
          

          
            
            <img src="../../_static/nmsis_logo.png" class="logo" alt="Logo"/>
          
          </a>

          
            
            
              <div class="version">
                1.0.2-RC1
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../introduction/introduction.html">Nuclei MCU Software Interface Standard(NMSIS)</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">NMSIS Core</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../overview.html">Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="../get_started.html">Using NMSIS in Embedded Applications</a></li>
<li class="toctree-l2"><a class="reference internal" href="../core_templates.html">NMSIS-Core Device Templates</a></li>
<li class="toctree-l2"><a class="reference internal" href="../register_mapping.html">Register Mapping</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">NMSIS CORE API</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="api_nmsis_core_versioncontrol.html">Version Control</a></li>
<li class="toctree-l3"><a class="reference internal" href="api_nmsis_core_compilercontrol.html">Compiler Control</a></li>
<li class="toctree-l3"><a class="reference internal" href="api_nmsis_core_periphaccess.html">Peripheral Access</a></li>
<li class="toctree-l3"><a class="reference internal" href="api_nmsis_core_csr_encoding.html">Core CSR Encodings</a></li>
<li class="toctree-l3"><a class="reference internal" href="api_nmsis_core_registers.html">Register Define and Type Definitions</a></li>
<li class="toctree-l3"><a class="reference internal" href="api_nmsis_core_csr_register_access.html">Core CSR Register Access</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Intrinsic Functions for CPU Intructions</a></li>
<li class="toctree-l3"><a class="reference internal" href="api_nmsis_core_intexc.html">Interrupts and Exceptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="api_nmsis_core_systimer.html">SysTimer Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="api_nmsis_core_fpu_functions.html">FPU Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="api_nmsis_core_dsp_intrinsic.html">Intrinsic Functions for SIMD Instructions</a></li>
<li class="toctree-l3"><a class="reference internal" href="api_nmsis_core_pmp_functions.html">PMP Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="api_nmsis_core_cache.html">Cache Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="api_nmsis_core_armcompatiable_functions.html">ARM Compatiable Functions</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../dsp/index.html">NMSIS DSP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../nn/index.html">NMSIS NN</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../changelog.html">Changelog</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../glossary.html">Glossary</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../appendix.html">Appendix</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">NMSIS</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
          <li><a href="../index.html">NMSIS Core</a> &raquo;</li>
        
          <li><a href="index.html">NMSIS CORE API</a> &raquo;</li>
        
      <li>Intrinsic Functions for CPU Intructions</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/core/api/api_nmsis_core_cpu_intrinsic.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <section id="intrinsic-functions-for-cpu-intructions">
<span id="nmsis-core-api-intrinsic-functions-for-cpu-intructions"></span><h1>Intrinsic Functions for CPU Intructions<a class="headerlink" href="#intrinsic-functions-for-cpu-intructions" title="Permalink to this headline">¶</a></h1>
<dl class="enum">
<dt id="_CPPv4N24NMSIS_Core_CPU_Intrinsic18WFI_SleepMode_TypeE">
<span id="_CPPv3N24NMSIS_Core_CPU_Intrinsic18WFI_SleepMode_TypeE"></span><span id="_CPPv2N24NMSIS_Core_CPU_Intrinsic18WFI_SleepMode_TypeE"></span><span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga5d9cca8c88cb703c619aff084e4e7648"></span><em class="property">enum </em><code class="sig-prename descclassname">NMSIS_Core_CPU_Intrinsic<code class="sig-prename descclassname">::</code></code><code class="sig-name descname">WFI_SleepMode_Type</code><a class="headerlink" href="#_CPPv4N24NMSIS_Core_CPU_Intrinsic18WFI_SleepMode_TypeE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p><em>Values:</em></p>
<dl class="enumerator">
<dt id="_CPPv4N24NMSIS_Core_CPU_Intrinsic17WFI_SHALLOW_SLEEPE">
<span id="_CPPv3N24NMSIS_Core_CPU_Intrinsic17WFI_SHALLOW_SLEEPE"></span><span id="_CPPv2N24NMSIS_Core_CPU_Intrinsic17WFI_SHALLOW_SLEEPE"></span><span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gga5d9cca8c88cb703c619aff084e4e7648a791734cb0f58f266b18223e28e2feea2"></span><code class="sig-name descname">WFI_SHALLOW_SLEEP</code> = 0<a class="headerlink" href="#_CPPv4N24NMSIS_Core_CPU_Intrinsic17WFI_SHALLOW_SLEEPE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="enumerator">
<dt id="_CPPv4N24NMSIS_Core_CPU_Intrinsic14WFI_DEEP_SLEEPE">
<span id="_CPPv3N24NMSIS_Core_CPU_Intrinsic14WFI_DEEP_SLEEPE"></span><span id="_CPPv2N24NMSIS_Core_CPU_Intrinsic14WFI_DEEP_SLEEPE"></span><span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gga5d9cca8c88cb703c619aff084e4e7648a26cef3a380cffa72dea68b994a3acc3f"></span><code class="sig-name descname">WFI_DEEP_SLEEP</code> = 1<a class="headerlink" href="#_CPPv4N24NMSIS_Core_CPU_Intrinsic14WFI_DEEP_SLEEPE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga3113efdf11b109a9cbd50fae783d1adc"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __NOP(void)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga8bc0687a967ccba8e8adbe7abe5fe2f7"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __WFI(void)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gaca38170721a2eefd87017ed350162c4c"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __WFE(void)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga2d22b9286eefbf1e1b73ed50ce443183"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __EBREAK(void)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga639ad274fdb079a1219006725d772c6c"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __ECALL(void)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga1a1db7d1454df1cf7b1214d18349cac1"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __set_wfi_sleepmode(WFI_SleepMode_Type mode)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gaa60612c5e378681f32e815743823ba15"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __TXEVT(void)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gadba90c4a57befeb5e4f739295af55e73"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __enable_mcycle_counter(void)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gaf9ada8a615338120fa38a6e193fd7517"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __disable_mcycle_counter(void)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gae7bb45974eee5b66ea6332ba0ccf23d5"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __enable_minstret_counter(void)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gae1cb8d99e36d784e9071fec80e1f02fe"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __disable_minstret_counter(void)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga1b25cc01665431cd509fd3c1be93a811"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __enable_all_counter(void)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga16f715797bba0ac2ed2e1820c63443cd"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __disable_all_counter(void)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga5b4c34e720fb0c9e939540333dd640e6"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __FENCE_I(void)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga7f225699061594cd9a4d905a39cb9ae8"></span><code class="sig-name descname">__STATIC_FORCEINLINE uint8_t __LB(volatile void * addr)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga08a0019225f8ecc2e0a5bdcefa77ec6f"></span><code class="sig-name descname">__STATIC_FORCEINLINE uint16_t __LH(volatile void * addr)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gaf898279e3db81302391a698214744865"></span><code class="sig-name descname">__STATIC_FORCEINLINE uint32_t __LW(volatile void * addr)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga85ee6d049f3b807b7c5f37513f6b95bd"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __SB(volatile void * addr, uint8_t val)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga10e81b063600f3abb562f7a6efa3aaca"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __SH(volatile void * addr, uint16_t val)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga9df58a7326fee34b546cae7d7d6e6de3"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __SW(volatile void * addr, uint32_t val)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga8dab656e3251b574311b852efa785109"></span><code class="sig-name descname">__STATIC_FORCEINLINE uint32_t __CAS_W(volatile uint32_t * addr, uint32_t oldval, uint32_t newval)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga68f1ebfff49ba330ac04996d3e2b9df8"></span><code class="sig-name descname">__STATIC_FORCEINLINE uint32_t __AMOSWAP_W(volatile uint32_t * addr, uint32_t newval)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gac12ad95ec020f1c2c83c46231468a40e"></span><code class="sig-name descname">__STATIC_FORCEINLINE int32_t __AMOADD_W(volatile int32_t * addr, int32_t value)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga927482a006985e82d90512f19ea68f67"></span><code class="sig-name descname">__STATIC_FORCEINLINE int32_t __AMOAND_W(volatile int32_t * addr, int32_t value)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gaa6f71a398756f05bbc1ef4b4a548174f"></span><code class="sig-name descname">__STATIC_FORCEINLINE int32_t __AMOOR_W(volatile int32_t * addr, int32_t value)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga69a2e79b90f42d82c236fae1aced5c73"></span><code class="sig-name descname">__STATIC_FORCEINLINE int32_t __AMOXOR_W(volatile int32_t * addr, int32_t value)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga75a6dc5418991df25ef66de5e16dbd46"></span><code class="sig-name descname">__STATIC_FORCEINLINE uint32_t __AMOMAXU_W(volatile uint32_t * addr, uint32_t value)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga13034a453b85372f85974b178bd3ee6f"></span><code class="sig-name descname">__STATIC_FORCEINLINE int32_t __AMOMAX_W(volatile int32_t * addr, int32_t value)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga75515ac6719d3abca5030cb4fd2f4c2a"></span><code class="sig-name descname">__STATIC_FORCEINLINE uint32_t __AMOMINU_W(volatile uint32_t * addr, uint32_t value)</code></dt>
<dd></dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gadd554cdf00f5417208433154e9c9228e"></span><code class="sig-name descname">__STATIC_FORCEINLINE int32_t __AMOMIN_W(volatile int32_t * addr, int32_t value)</code></dt>
<dd></dd></dl>

<dl class="macro">
<dt id="c.__FENCE">
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga101db0d567f4403490117d9bb0a8c9c0"></span><code class="sig-name descname">__FENCE</code><span class="sig-paren">(</span>p, s<span class="sig-paren">)</span> __ASM volatile (“fence ” #p “,” #s : : : “memory”)<a class="headerlink" href="#c.__FENCE" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="macro">
<dt id="c.__RWMB">
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga683c246c3fdba09511675365a2fa8bd3"></span><code class="sig-name descname">__RWMB</code><span class="sig-paren">(</span><span class="sig-paren">)</span> __FENCE(iorw,iorw)<a class="headerlink" href="#c.__RWMB" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="macro">
<dt id="c.__RMB">
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga74918217f0fe94af72bfe5d406d4164b"></span><code class="sig-name descname">__RMB</code><span class="sig-paren">(</span><span class="sig-paren">)</span> __FENCE(ir,ir)<a class="headerlink" href="#c.__RMB" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="macro">
<dt id="c.__WMB">
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga4063a0176acd66b4cdad567b45f3249b"></span><code class="sig-name descname">__WMB</code><span class="sig-paren">(</span><span class="sig-paren">)</span> __FENCE(ow,ow)<a class="headerlink" href="#c.__WMB" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="macro">
<dt id="c.__SMP_RWMB">
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga4e8baf26c3f68696f2b2ad0510eafdb5"></span><code class="sig-name descname">__SMP_RWMB</code><span class="sig-paren">(</span><span class="sig-paren">)</span> __FENCE(rw,rw)<a class="headerlink" href="#c.__SMP_RWMB" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="macro">
<dt id="c.__SMP_RMB">
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga78c8abb848ec15a6e9dcce8c9e4dc1ba"></span><code class="sig-name descname">__SMP_RMB</code><span class="sig-paren">(</span><span class="sig-paren">)</span> __FENCE(r,r)<a class="headerlink" href="#c.__SMP_RMB" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="macro">
<dt id="c.__SMP_WMB">
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga96d95139b3239e90fad24caf26da2160"></span><code class="sig-name descname">__SMP_WMB</code><span class="sig-paren">(</span><span class="sig-paren">)</span> __FENCE(w,w)<a class="headerlink" href="#c.__SMP_WMB" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="macro">
<dt id="c.__CPU_RELAX">
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga653c374f1130650b2f115a92bdf23f7b"></span><code class="sig-name descname">__CPU_RELAX</code><span class="sig-paren">(</span><span class="sig-paren">)</span> __ASM volatile (”” : : : “memory”)<a class="headerlink" href="#c.__CPU_RELAX" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="group">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic"></span><em>group</em> <code class="sig-name descname">NMSIS_Core_CPU_Intrinsic</code></dt>
<dd><p>Functions that generate RISC-V CPU instructions. </p>
<p>The following functions generate specified RISC-V instructions that cannot be directly accessed by compiler. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric">Defines</p>
<dl class="macro">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga101db0d567f4403490117d9bb0a8c9c0"></span><code class="sig-name descname">__FENCE</code><span class="sig-paren">(</span>p, s<span class="sig-paren">)</span> __ASM volatile (“fence ” #p “,” #s : : : “memory”)</dt>
<dd><p>Execute fence instruction, p -&gt; pred, s -&gt; succ. </p>
<p>the FENCE instruction ensures that all memory accesses from instructions preceding the fence in program order (the <code class="docutils literal notranslate"><span class="pre">predecessor</span> <span class="pre">set</span></code>) appear earlier in the global memory order than memory accesses from instructions appearing after the fence in program order (the <code class="docutils literal notranslate"><span class="pre">successor</span> <span class="pre">set</span></code>). For details, please refer to The RISC-V Instruction Set Manual <dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">p</span></code>: predecessor set, such as iorw, rw, r, w </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">s</span></code>: successor set, such as iorw, rw, r, w </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="macro">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga683c246c3fdba09511675365a2fa8bd3"></span><code class="sig-name descname">__RWMB</code><span class="sig-paren">(</span><span class="sig-paren">)</span> __FENCE(iorw,iorw)</dt>
<dd><p>Read &amp; Write Memory barrier. </p>
</dd></dl>

<dl class="macro">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga74918217f0fe94af72bfe5d406d4164b"></span><code class="sig-name descname">__RMB</code><span class="sig-paren">(</span><span class="sig-paren">)</span> __FENCE(ir,ir)</dt>
<dd><p>Read Memory barrier. </p>
</dd></dl>

<dl class="macro">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga4063a0176acd66b4cdad567b45f3249b"></span><code class="sig-name descname">__WMB</code><span class="sig-paren">(</span><span class="sig-paren">)</span> __FENCE(ow,ow)</dt>
<dd><p>Write Memory barrier. </p>
</dd></dl>

<dl class="macro">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga4e8baf26c3f68696f2b2ad0510eafdb5"></span><code class="sig-name descname">__SMP_RWMB</code><span class="sig-paren">(</span><span class="sig-paren">)</span> __FENCE(rw,rw)</dt>
<dd><p>SMP Read &amp; Write Memory barrier. </p>
</dd></dl>

<dl class="macro">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga78c8abb848ec15a6e9dcce8c9e4dc1ba"></span><code class="sig-name descname">__SMP_RMB</code><span class="sig-paren">(</span><span class="sig-paren">)</span> __FENCE(r,r)</dt>
<dd><p>SMP Read Memory barrier. </p>
</dd></dl>

<dl class="macro">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga96d95139b3239e90fad24caf26da2160"></span><code class="sig-name descname">__SMP_WMB</code><span class="sig-paren">(</span><span class="sig-paren">)</span> __FENCE(w,w)</dt>
<dd><p>SMP Write Memory barrier. </p>
</dd></dl>

<dl class="macro">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga653c374f1130650b2f115a92bdf23f7b"></span><code class="sig-name descname">__CPU_RELAX</code><span class="sig-paren">(</span><span class="sig-paren">)</span> __ASM volatile (”” : : : “memory”)</dt>
<dd><p>CPU relax for busy loop. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric">Enums</p>
<dl class="enum">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga5d9cca8c88cb703c619aff084e4e7648"></span><em class="property">enum </em><code class="sig-name descname">WFI_SleepMode_Type</code><br /></dt>
<dd><p>WFI Sleep Mode enumeration. </p>
<p><em>Values:</em></p>
<dl class="enumerator">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gga5d9cca8c88cb703c619aff084e4e7648a791734cb0f58f266b18223e28e2feea2"></span><code class="sig-name descname">WFI_SHALLOW_SLEEP</code> = 0<br /></dt>
<dd><p>Shallow sleep mode, the core_clk will poweroff. </p>
</dd></dl>

<dl class="enumerator">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gga5d9cca8c88cb703c619aff084e4e7648a26cef3a380cffa72dea68b994a3acc3f"></span><code class="sig-name descname">WFI_DEEP_SLEEP</code> = 1<br /></dt>
<dd><p>Deep sleep mode, the core_clk and core_ano_clk will poweroff. </p>
</dd></dl>

</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric">Functions</p>
<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga3113efdf11b109a9cbd50fae783d1adc"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __NOP(void)</code></dt>
<dd><p>NOP Instruction. </p>
<p>No Operation does nothing. This instruction can be used for code alignment purposes. </p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga8bc0687a967ccba8e8adbe7abe5fe2f7"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __WFI(void)</code></dt>
<dd><p>Wait For Interrupt. </p>
<p>Wait For Interrupt is is executed using CSR_WFE.WFE=0 and WFI instruction. It will suspends execution until interrupt, NMI or Debug happened. When Core is waked up by interrupt, if<ol class="arabic simple">
<li><p>mstatus.MIE == 1(interrupt enabled), Core will enter ISR code</p></li>
<li><p>mstatus.MIE == 0(interrupt disabled), Core will resume previous execution </p></li>
</ol>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gaca38170721a2eefd87017ed350162c4c"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __WFE(void)</code></dt>
<dd><p>Wait For Event. </p>
<p>Wait For Event is executed using CSR_WFE.WFE=1 and WFI instruction. It will suspends execution until event, NMI or Debug happened. When Core is waked up, Core will resume previous execution </p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga2d22b9286eefbf1e1b73ed50ce443183"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __EBREAK(void)</code></dt>
<dd><p>Breakpoint Instruction. </p>
<p>Causes the processor to enter Debug state. Debug tools can use this to investigate system state when the instruction at a particular address is reached. </p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga639ad274fdb079a1219006725d772c6c"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __ECALL(void)</code></dt>
<dd><p>Environment Call Instruction. </p>
<p>The ECALL instruction is used to make a service request to the execution environment. </p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga1a1db7d1454df1cf7b1214d18349cac1"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __set_wfi_sleepmode(WFI_SleepMode_Type mode)</code></dt>
<dd><p>Set Sleep mode of WFI. </p>
<p>Set the SLEEPVALUE CSR register to control the WFI Sleep mode. <dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">mode</span></code>: The sleep mode to be set </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gaa60612c5e378681f32e815743823ba15"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __TXEVT(void)</code></dt>
<dd><p>Send TX Event. </p>
<p>Set the CSR TXEVT to control send a TX Event. The Core will output signal tx_evt as output event signal. </p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gadba90c4a57befeb5e4f739295af55e73"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __enable_mcycle_counter(void)</code></dt>
<dd><p>Enable MCYCLE counter. </p>
<p>Clear the CY bit of MCOUNTINHIBIT to 0 to enable MCYCLE Counter </p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gaf9ada8a615338120fa38a6e193fd7517"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __disable_mcycle_counter(void)</code></dt>
<dd><p>Disable MCYCLE counter. </p>
<p>Set the CY bit of MCOUNTINHIBIT to 1 to disable MCYCLE Counter </p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gae7bb45974eee5b66ea6332ba0ccf23d5"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __enable_minstret_counter(void)</code></dt>
<dd><p>Enable MINSTRET counter. </p>
<p>Clear the IR bit of MCOUNTINHIBIT to 0 to enable MINSTRET Counter </p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gae1cb8d99e36d784e9071fec80e1f02fe"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __disable_minstret_counter(void)</code></dt>
<dd><p>Disable MINSTRET counter. </p>
<p>Set the IR bit of MCOUNTINHIBIT to 1 to disable MINSTRET Counter </p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga1b25cc01665431cd509fd3c1be93a811"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __enable_all_counter(void)</code></dt>
<dd><p>Enable MCYCLE &amp; MINSTRET counter. </p>
<p>Clear the IR and CY bit of MCOUNTINHIBIT to 1 to enable MINSTRET &amp; MCYCLE Counter </p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga16f715797bba0ac2ed2e1820c63443cd"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __disable_all_counter(void)</code></dt>
<dd><p>Disable MCYCLE &amp; MINSTRET counter. </p>
<p>Set the IR and CY bit of MCOUNTINHIBIT to 1 to disable MINSTRET &amp; MCYCLE Counter </p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga5b4c34e720fb0c9e939540333dd640e6"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __FENCE_I(void)</code></dt>
<dd><p>Fence.i Instruction. </p>
<p>The FENCE.I instruction is used to synchronize the instruction and data streams. </p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga7f225699061594cd9a4d905a39cb9ae8"></span><code class="sig-name descname">__STATIC_FORCEINLINE uint8_t __LB(volatile void * addr)</code></dt>
<dd><p>Load 8bit value from address (8 bit) </p>
<p>Load 8 bit value. <dl class="simple">
<dt><strong>Return</strong></dt><dd><p>value of type uint8_t at (*addr) </p>
</dd>
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga08a0019225f8ecc2e0a5bdcefa77ec6f"></span><code class="sig-name descname">__STATIC_FORCEINLINE uint16_t __LH(volatile void * addr)</code></dt>
<dd><p>Load 16bit value from address (16 bit) </p>
<p>Load 16 bit value. <dl class="simple">
<dt><strong>Return</strong></dt><dd><p>value of type uint16_t at (*addr) </p>
</dd>
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gaf898279e3db81302391a698214744865"></span><code class="sig-name descname">__STATIC_FORCEINLINE uint32_t __LW(volatile void * addr)</code></dt>
<dd><p>Load 32bit value from address (32 bit) </p>
<p>Load 32 bit value. <dl class="simple">
<dt><strong>Return</strong></dt><dd><p>value of type uint32_t at (*addr) </p>
</dd>
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga85ee6d049f3b807b7c5f37513f6b95bd"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __SB(volatile void * addr, uint8_t val)</code></dt>
<dd><p>Write 8bit value to address (8 bit) </p>
<p>Write 8 bit value. <dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">val</span></code>: Value to set </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga10e81b063600f3abb562f7a6efa3aaca"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __SH(volatile void * addr, uint16_t val)</code></dt>
<dd><p>Write 16bit value to address (16 bit) </p>
<p>Write 16 bit value. <dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">val</span></code>: Value to set </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga9df58a7326fee34b546cae7d7d6e6de3"></span><code class="sig-name descname">__STATIC_FORCEINLINE void __SW(volatile void * addr, uint32_t val)</code></dt>
<dd><p>Write 32bit value to address (32 bit) </p>
<p>Write 32 bit value. <dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">val</span></code>: Value to set </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga8dab656e3251b574311b852efa785109"></span><code class="sig-name descname">__STATIC_FORCEINLINE uint32_t __CAS_W(volatile uint32_t * addr, uint32_t oldval, uint32_t newval)</code></dt>
<dd><p>Compare and Swap 32bit value using LR and SC. </p>
<p>Compare old value with memory, if identical, store new value in memory. Return the initial value in memory. Success is indicated by comparing return value with OLD. memory address, return 0 if successful, otherwise return !0 <dl class="simple">
<dt><strong>Return</strong></dt><dd><p>return the initial value in memory </p>
</dd>
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data, address need to be 4byte aligned </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">oldval</span></code>: Old value of the data in address </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">newval</span></code>: New value to be stored into the address </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga68f1ebfff49ba330ac04996d3e2b9df8"></span><code class="sig-name descname">__STATIC_FORCEINLINE uint32_t __AMOSWAP_W(volatile uint32_t * addr, uint32_t newval)</code></dt>
<dd><p>Atomic Swap 32bit value into memory. </p>
<p>Atomically swap new 32bit value into memory using amoswap.d. <dl class="simple">
<dt><strong>Return</strong></dt><dd><p>return the original value in memory </p>
</dd>
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data, address need to be 4byte aligned </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">newval</span></code>: New value to be stored into the address </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gac12ad95ec020f1c2c83c46231468a40e"></span><code class="sig-name descname">__STATIC_FORCEINLINE int32_t __AMOADD_W(volatile int32_t * addr, int32_t value)</code></dt>
<dd><p>Atomic Add with 32bit value. </p>
<p>Atomically ADD 32bit value with value in memory using amoadd.d. <dl class="simple">
<dt><strong>Return</strong></dt><dd><p>return memory value + add value </p>
</dd>
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data, address need to be 4byte aligned </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">value</span></code>: value to be ADDed </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga927482a006985e82d90512f19ea68f67"></span><code class="sig-name descname">__STATIC_FORCEINLINE int32_t __AMOAND_W(volatile int32_t * addr, int32_t value)</code></dt>
<dd><p>Atomic And with 32bit value. </p>
<p>Atomically AND 32bit value with value in memory using amoand.d. <dl class="simple">
<dt><strong>Return</strong></dt><dd><p>return memory value &amp; and value </p>
</dd>
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data, address need to be 4byte aligned </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">value</span></code>: value to be ANDed </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gaa6f71a398756f05bbc1ef4b4a548174f"></span><code class="sig-name descname">__STATIC_FORCEINLINE int32_t __AMOOR_W(volatile int32_t * addr, int32_t value)</code></dt>
<dd><p>Atomic OR with 32bit value. </p>
<p>Atomically OR 32bit value with value in memory using amoor.d. <dl class="simple">
<dt><strong>Return</strong></dt><dd><p>return memory value | and value </p>
</dd>
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data, address need to be 4byte aligned </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">value</span></code>: value to be ORed </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga69a2e79b90f42d82c236fae1aced5c73"></span><code class="sig-name descname">__STATIC_FORCEINLINE int32_t __AMOXOR_W(volatile int32_t * addr, int32_t value)</code></dt>
<dd><p>Atomic XOR with 32bit value. </p>
<p>Atomically XOR 32bit value with value in memory using amoxor.d. <dl class="simple">
<dt><strong>Return</strong></dt><dd><p>return memory value ^ and value </p>
</dd>
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data, address need to be 4byte aligned </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">value</span></code>: value to be XORed </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga75a6dc5418991df25ef66de5e16dbd46"></span><code class="sig-name descname">__STATIC_FORCEINLINE uint32_t __AMOMAXU_W(volatile uint32_t * addr, uint32_t value)</code></dt>
<dd><p>Atomic unsigned MAX with 32bit value. </p>
<p>Atomically unsigned max compare 32bit value with value in memory using amomaxu.d. <dl class="simple">
<dt><strong>Return</strong></dt><dd><p>return the bigger value </p>
</dd>
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data, address need to be 4byte aligned </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">value</span></code>: value to be compared </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga13034a453b85372f85974b178bd3ee6f"></span><code class="sig-name descname">__STATIC_FORCEINLINE int32_t __AMOMAX_W(volatile int32_t * addr, int32_t value)</code></dt>
<dd><p>Atomic signed MAX with 32bit value. </p>
<p>Atomically signed max compare 32bit value with value in memory using amomax.d. <dl class="simple">
<dt><strong>Return</strong></dt><dd><p>the bigger value </p>
</dd>
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data, address need to be 4byte aligned </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">value</span></code>: value to be compared </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1ga75515ac6719d3abca5030cb4fd2f4c2a"></span><code class="sig-name descname">__STATIC_FORCEINLINE uint32_t __AMOMINU_W(volatile uint32_t * addr, uint32_t value)</code></dt>
<dd><p>Atomic unsigned MIN with 32bit value. </p>
<p>Atomically unsigned min compare 32bit value with value in memory using amominu.d. <dl class="simple">
<dt><strong>Return</strong></dt><dd><p>the smaller value </p>
</dd>
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data, address need to be 4byte aligned </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">value</span></code>: value to be compared </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt>
<span class="target" id="group__NMSIS__Core__CPU__Intrinsic_1gadd554cdf00f5417208433154e9c9228e"></span><code class="sig-name descname">__STATIC_FORCEINLINE int32_t __AMOMIN_W(volatile int32_t * addr, int32_t value)</code></dt>
<dd><p>Atomic signed MIN with 32bit value. </p>
<p>Atomically signed min compare 32bit value with value in memory using amomin.d. <dl class="simple">
<dt><strong>Return</strong></dt><dd><p>the smaller value </p>
</dd>
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">addr</span></code>: Address pointer to data, address need to be 4byte aligned </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">[in]</span> <span class="pre">value</span></code>: value to be compared </p></li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

</div>
</dd></dl>

</section>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="api_nmsis_core_intexc.html" class="btn btn-neutral float-right" title="Interrupts and Exceptions" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="api_nmsis_core_csr_register_access.html" class="btn btn-neutral float-left" title="Core CSR Register Access" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2019-Present, Nuclei
      <span class="lastupdated">
        Last updated on Aug 05, 2021.
      </span>

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>