
---------- Begin Simulation Statistics ----------
host_inst_rate                                 590470                       # Simulator instruction rate (inst/s)
host_mem_usage                                 398772                       # Number of bytes of host memory used
host_seconds                                    33.87                       # Real time elapsed on the host
host_tick_rate                              539096641                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.018260                       # Number of seconds simulated
sim_ticks                                 18260013500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3325621                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 27847.296569                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 22373.945882                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3221753                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     2892443000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.031233                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               103868                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             19793                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1881089500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.025281                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           84075                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2822830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 53463.488663                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 57543.931906                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2817229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     299449000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.001984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                5601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             1958                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    209575000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.001290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           3642                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 26751.269036                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  69.429645                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            3743                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    100130000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6148451                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 29157.953393                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 23834.199756                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6038982                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3191892000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.017804                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                109469                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              21751                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2090664500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.014267                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            87717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.980837                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1004.377239                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6148451                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 29157.953393                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 23834.199756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6038982                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3191892000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.017804                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               109469                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             21751                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2090664500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.014267                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           87717                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  85971                       # number of replacements
system.cpu.dcache.sampled_refs                  86995                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1004.377239                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6040032                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           502142070000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     3599                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       1                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           1                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12283945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 47416.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        57000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12283933                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         569000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   12                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       399000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               7                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        22500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1535491.625000                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        22500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12283945                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 47416.666667                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        57000                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12283933                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          569000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    12                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                7                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012611                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.456808                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12283945                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 47416.666667                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        57000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12283933                       # number of overall hits
system.cpu.icache.overall_miss_latency         569000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   12                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       399000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      8                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.456808                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12283933                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 47347.739452                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       236786045                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  5001                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     56441.095890                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40501.541624                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            164808000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       2920                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       118224000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.999658                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  2919                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      84083                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       58018.207571                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  42171.809004                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          64668                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             1126423500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.230903                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        19415                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency         818723500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.230891                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   19414                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     723                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56718.533887                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40770.401107                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            41007500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       723                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       29477000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  723                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     3599                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         3599                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.775696                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       87003                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        57812.021491                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   41953.499306                       # average overall mshr miss latency
system.l2.demand_hits                           64668                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1291231500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.256715                       # miss rate for demand accesses
system.l2.demand_misses                         22335                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          936947500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.256692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    22333                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.608555                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000116                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9970.565460                       # Average occupied blocks per context
system.l2.occ_blocks::1                      1.899529                       # Average occupied blocks per context
system.l2.overall_accesses                      87003                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       57812.021491                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  42940.423831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          64668                       # number of overall hits
system.l2.overall_miss_latency             1291231500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.256715                       # miss rate for overall accesses
system.l2.overall_misses                        22335                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1173733545                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.314173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   27334                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.890422                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          4453                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher           71                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified         5073                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             5001                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            1                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9480                       # number of replacements
system.l2.sampled_refs                          24391                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       9972.464988                       # Cycle average of tags in use
system.l2.total_refs                            67702                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             1283                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2972120                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2969257                       # DTB hits
system.switch_cpus.dtb.data_misses               2863                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1546660                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1543848                       # DTB read hits
system.switch_cpus.dtb.read_misses               2812                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1425460                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1425409                       # DTB write hits
system.switch_cpus.dtb.write_misses                51                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10002866                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10002865                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 28011712                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2972120                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2089688                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2152309                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       160067                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2190844                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2350744                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1623752                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        94466                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      7974396                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.303987                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.769244                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3401849     42.66%     42.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2839012     35.60%     78.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       166932      2.09%     80.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        74794      0.94%     81.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       754119      9.46%     90.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       633678      7.95%     98.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         6166      0.08%     98.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         3380      0.04%     98.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        94466      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      7974396                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10398508                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1606582                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3004003                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       160064                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10398508                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      3027408                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.850831                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.850831                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       104642                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          483                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       154280                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     14649872                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      4585580                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3279796                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       514454                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:UnblockCycles         4377                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3583394                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3576794                       # DTB hits
system.switch_cpus_1.dtb.data_misses             6600                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1947118                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1940784                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             6334                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1636276                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1636010                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             266                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2350744                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2281078                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             5618401                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        42146                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             14951777                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        188222                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.276288                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2281078                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2089688                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.757314                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      8488850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.761343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.702668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        5151527     60.69%     60.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         794119      9.35%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         188813      2.22%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          52540      0.62%     72.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         580812      6.84%     79.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         642773      7.57%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          30061      0.35%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         480707      5.66%     93.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         567498      6.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      8488850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 19464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1994450                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              882638                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.408194                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3583394                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1636276                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8718936                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11889064                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.766271                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6681066                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.397347                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11898744                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       174377                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles          9990                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2064948                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       396362                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1710875                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     13518062                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1947118                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       152182                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11981356                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           75                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       514454                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles          388                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked        14640                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       144471                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses        10314                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        11472                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       458365                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       313453                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        11472                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        28489                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       145888                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.175321                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.175321                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8512188     70.15%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1961890     16.17%     86.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1659461     13.68%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12133539                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         5671                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000467                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         4920     86.76%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead          569     10.03%     96.79% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          182      3.21%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      8488850                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.429350                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.319396                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2382634     28.07%     28.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2552965     30.07%     58.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2318669     27.31%     85.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       202033      2.38%     87.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       864293     10.18%     98.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       136116      1.60%     99.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        26031      0.31%     99.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         5673      0.07%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          436      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      8488850                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.426080                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12635424                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12133539                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2353607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         2180                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       920146                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2281079                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2281078                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       611388                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         1467                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2064948                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1710875                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                8508314                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        72160                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6978824                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents          234                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4639086                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        30828                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         2943                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19186236                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14445256                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9463508                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3229174                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       514454                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles        33975                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      2484671                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts        63789                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  1013                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
