
---------- Begin Simulation Statistics ----------
final_tick                               1816884549081                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 551923                       # Simulator instruction rate (inst/s)
host_mem_usage                               10752036                       # Number of bytes of host memory used
host_op_rate                                   952103                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3589.65                       # Real time elapsed on the host
host_tick_rate                              506144662                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1981212787                       # Number of instructions simulated
sim_ops                                    3417720793                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.816885                       # Number of seconds simulated
sim_ticks                                1816884549081                       # Number of ticks simulated
system.cpu0.Branches                         98126349                       # Number of branches fetched
system.cpu0.committedInsts                  981212786                       # Number of instructions committed
system.cpu0.committedOps                   1864307346                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  392477548                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       191952                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  196240452                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1275578170                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5456109756                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5456109756                       # Number of busy cycles
system.cpu0.num_cc_register_reads           490632085                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          588728476                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts     98124003                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1864302795                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1864302795                       # number of integer instructions
system.cpu0.num_int_register_reads         3728600842                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1569935684                       # number of times the integer registers were written
system.cpu0.num_load_insts                  392477510                       # Number of load instructions
system.cpu0.num_mem_refs                    588717927                       # number of memory refs
system.cpu0.num_store_insts                 196240417                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1275584405     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               392476555     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              196239606     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1864307346                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        105943926                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1553413447                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  298173263                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         7447                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  134478866                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         2115                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1346437696                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          188                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5456109757                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5456109757                       # Number of busy cycles
system.cpu1.num_cc_register_reads           810731249                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          826147910                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     63413623                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              63978436                       # Number of float alu accesses
system.cpu1.num_fp_insts                     63978436                       # number of float instructions
system.cpu1.num_fp_register_reads            68263228                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           54957000                       # number of times the floating registers were written
system.cpu1.num_func_calls                   40092444                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1494887904                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1494887904                       # number of integer instructions
system.cpu1.num_int_register_reads         3379609145                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1238607035                       # number of times the integer registers were written
system.cpu1.num_load_insts                  298159878                       # Number of load instructions
system.cpu1.num_mem_refs                    432636844                       # number of memory refs
system.cpu1.num_store_insts                 134476966                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             20529387      1.32%      1.32% # Class of executed instruction
system.cpu1.op_class::IntAlu               1049156898     67.54%     68.86% # Class of executed instruction
system.cpu1.op_class::IntMult                  268761      0.02%     68.88% # Class of executed instruction
system.cpu1.op_class::IntDiv                   237032      0.02%     68.89% # Class of executed instruction
system.cpu1.op_class::FloatAdd               16790476      1.08%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   20512      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdAlu                   62606      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      18      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdCvt                   11198      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdMisc               33600414      2.16%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdShift                 28404      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd              11959      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt              47328      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                192      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult             11418      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::MemRead               297979081     19.18%     91.33% # Class of executed instruction
system.cpu1.op_class::MemWrite              125484173      8.08%     99.41% # Class of executed instruction
system.cpu1.op_class::FloatMemRead             180797      0.01%     99.42% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           8992793      0.58%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1553413447                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5721938                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11706741                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71386512                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1892                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    142773965                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1892                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5864840                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       101790                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5620148                       # Transaction distribution
system.membus.trans_dist::ReadExReq            119963                       # Transaction distribution
system.membus.trans_dist::ReadExResp           119963                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5864840                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17691544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17691544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17691544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    389541952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    389541952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               389541952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5984803                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5984803    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5984803                       # Request fanout histogram
system.membus.reqLayer4.occupancy         19966418653                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        32029671121                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1275577717                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1275577717                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1275577717                       # number of overall hits
system.cpu0.icache.overall_hits::total     1275577717                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38472156                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38472156                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38472156                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38472156                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1275578170                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1275578170                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1275578170                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1275578170                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84927.496689                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84927.496689                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84927.496689                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84927.496689                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     38170458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38170458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     38170458                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38170458                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84261.496689                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84261.496689                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84261.496689                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84261.496689                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1275577717                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1275577717                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38472156                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38472156                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1275578170                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1275578170                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84927.496689                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84927.496689                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     38170458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38170458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84261.496689                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84261.496689                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.342939                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1275578170                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2815845.849890                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.342939                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801451                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801451                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10204625813                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10204625813                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    576449819                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       576449819                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    576449819                       # number of overall hits
system.cpu0.dcache.overall_hits::total      576449819                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12268181                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12268181                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12268181                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12268181                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 583395796890                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 583395796890                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 583395796890                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 583395796890                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    588718000                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    588718000                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    588718000                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    588718000                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 47553.569424                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47553.569424                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 47553.569424                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47553.569424                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2123                       # number of writebacks
system.cpu0.dcache.writebacks::total             2123                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12268181                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12268181                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12268181                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12268181                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 575225188344                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 575225188344                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 575225188344                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 575225188344                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 46887.569424                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46887.569424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 46887.569424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46887.569424                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12268173                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    380210446                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      380210446                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12267102                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12267102                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 583356781611                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 583356781611                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    392477548                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    392477548                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 47554.571700                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47554.571700                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12267102                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12267102                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 575186891679                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 575186891679                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 46888.571700                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46888.571700                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    196239373                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     196239373                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     39015279                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     39015279                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    196240452                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    196240452                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36158.738647                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36158.738647                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     38296665                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     38296665                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35492.738647                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35492.738647                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          588718000                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12268181                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987391                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4722012181                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4722012181                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1346433652                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1346433652                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1346433652                       # number of overall hits
system.cpu1.icache.overall_hits::total     1346433652                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4044                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4044                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4044                       # number of overall misses
system.cpu1.icache.overall_misses::total         4044                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    228809295                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    228809295                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    228809295                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    228809295                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1346437696                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1346437696                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1346437696                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1346437696                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000003                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000003                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 56579.944362                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56579.944362                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 56579.944362                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56579.944362                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3532                       # number of writebacks
system.cpu1.icache.writebacks::total             3532                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4044                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4044                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4044                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4044                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    226115991                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    226115991                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    226115991                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    226115991                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 55913.944362                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55913.944362                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 55913.944362                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55913.944362                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3532                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1346433652                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1346433652                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4044                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4044                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    228809295                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    228809295                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1346437696                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1346437696                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 56579.944362                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56579.944362                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4044                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4044                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    226115991                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    226115991                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 55913.944362                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55913.944362                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          510.090535                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1346437696                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4044                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         332947.006924                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   510.090535                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.996271                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996271                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10771505612                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10771505612                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    373537354                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       373537354                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    373537354                       # number of overall hits
system.cpu1.dcache.overall_hits::total      373537354                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     59114775                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      59114775                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     59114775                       # number of overall misses
system.cpu1.dcache.overall_misses::total     59114775                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 671167449711                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 671167449711                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 671167449711                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 671167449711                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    432652129                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    432652129                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    432652129                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    432652129                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.136634                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.136634                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.136634                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.136634                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11353.632822                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11353.632822                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11353.632822                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11353.632822                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     23564779                       # number of writebacks
system.cpu1.dcache.writebacks::total         23564779                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     59114775                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     59114775                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     59114775                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     59114775                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 631797009561                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 631797009561                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 631797009561                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 631797009561                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.136634                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.136634                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.136634                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.136634                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 10687.632822                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10687.632822                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 10687.632822                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10687.632822                       # average overall mshr miss latency
system.cpu1.dcache.replacements              59114767                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    251180914                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      251180914                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     46992349                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     46992349                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 517802276403                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 517802276403                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    298173263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    298173263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11018.863441                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11018.863441                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     46992349                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     46992349                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 486505371969                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 486505371969                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.157601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.157601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10352.863441                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10352.863441                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    122356440                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     122356440                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     12122426                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     12122426                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 153365173308                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 153365173308                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    134478866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    134478866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.090144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.090144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 12651.359827                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12651.359827                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     12122426                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     12122426                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 145291637592                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 145291637592                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090144                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090144                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 11985.359827                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11985.359827                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          432652129                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         59114775                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.318849                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3520331807                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3520331807                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data             6413456                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            58987617                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65402650                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data            6413456                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1577                       # number of overall hits
system.l2.overall_hits::.cpu1.data           58987617                       # number of overall hits
system.l2.overall_hits::total                65402650                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5854725                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2467                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            127158                       # number of demand (read+write) misses
system.l2.demand_misses::total                5984803                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              453                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5854725                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2467                       # number of overall misses
system.l2.overall_misses::.cpu1.data           127158                       # number of overall misses
system.l2.overall_misses::total               5984803                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37711584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 503078016069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    207306153                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  10759822074                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     514082855880                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37711584                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 503078016069                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    207306153                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  10759822074                       # number of overall miss cycles
system.l2.overall_miss_latency::total    514082855880                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12268181                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4044                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        59114775                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71387453                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12268181                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4044                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       59114775                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71387453                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.477228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.610040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.002151                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083836                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.477228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.610040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.002151                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083836                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83248.529801                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85926.839616                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84031.679368                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84617.735998                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85898.041403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83248.529801                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85926.839616                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84031.679368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84617.735998                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85898.041403                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              101790                       # number of writebacks
system.l2.writebacks::total                    101790                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5854725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       127158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5984803                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5854725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       127158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5984803                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34620802                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 463112312203                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    190459051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9891826101                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 473229218157                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34620802                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 463112312203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    190459051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9891826101                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 473229218157                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.477228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.610040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.002151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083836                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.477228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.610040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.002151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083836                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76425.611479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79100.608859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77202.695987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77791.614377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79071.812081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76425.611479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79100.608859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77202.695987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77791.614377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79071.812081                       # average overall mshr miss latency
system.l2.replacements                        5723539                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     23566902                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         23566902                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     23566902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     23566902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3572                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3572                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3572                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3572                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          291                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           291                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              720                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         12002822                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              12003542                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            359                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         119604                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              119963                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     29934369                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  10124573958                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10154508327                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     12122426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          12123505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.332715                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.009866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83382.643454                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84650.797281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84647.002217                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          359                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       119604                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         119963                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     27484204                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9308147461                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9335631665                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.332715                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.009866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76557.671309                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77824.717075                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77820.925327                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst          1577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2467                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2920                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37711584                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    207306153                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    245017737                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4497                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.610040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.649322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83248.529801                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84031.679368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83910.183904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2467                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2920                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34620802                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    190459051                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    225079853                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.610040                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.649322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76425.611479                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77202.695987                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77082.141438                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      6412736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     46984795                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          53397531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5854366                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5861920                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 503048081700                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    635248116                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 503683329816                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12267102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     46992349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59259451                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.477241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000161                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.098920                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85926.995630                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84094.270056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85924.633877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5854366                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7554                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5861920                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 463084827999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    583678640                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 463668506639                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.477241                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.098920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79100.764797                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77267.492719                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79098.402339                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259328.274193                       # Cycle average of tags in use
system.l2.tags.total_refs                   142773674                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5985681                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.852536                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.783106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       26.781783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    254219.117882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       98.626433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     4960.964981                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.969769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989259                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        30170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       228447                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999992                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2290369121                       # Number of tag accesses
system.l2.tags.data_accesses               2290369121                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     374702400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        157888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       8138112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          383027392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       157888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        186880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6514560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6514560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5854725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         127158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5984803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       101790                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             101790                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            15957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        206233467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            86900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          4479157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             210815482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        15957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        86900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           102857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3585566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3585566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3585566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           15957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       206233467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           86900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         4479157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            214401048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    101790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5854719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    126664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018277787600                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5697                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5697                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12536517                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              96079                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5984803                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     101790                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5984803                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   101790                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    500                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            186709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            187587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            187198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            186834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            187400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            186735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            186879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            187438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            186610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            187115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           186519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           186160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           186881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           187467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           186981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           187231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           186565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           187517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           186956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           186796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           186839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           187397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           186676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           186731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           187002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           186994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           186113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           188500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           187531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           186246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           187214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           187482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16             3193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17             3182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18             3206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19             3197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20             3197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21             3171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22             3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23             3183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24             3141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25             3203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26             3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27             3153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28             3141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29             3200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30             3188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31             3171                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 127885988353                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19939697596                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            232563416429                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21370.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38862.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5984803                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               101790                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5947451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   36850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   5697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   5697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6086033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      6086033    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6086033                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1050.399333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    463.677022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2760.905509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095         5646     99.10%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           50      0.88%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::188416-192511            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5697                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.856767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.848778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.516770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              406      7.13%      7.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.16%      7.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5277     92.63%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5697                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              382995392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   32000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6510720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               383027392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6514560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       210.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    210.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1816884434529                       # Total gap between requests
system.mem_ctrls.avgGap                     298505.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    374702016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       157888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      8106496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6510720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15956.985277168254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 206233255.816682666540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 86900.403264401961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 4461756.254188167863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3583452.786415732000                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5854725                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       127158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       101790                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16425267                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 227679956481                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     91214111                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4775820570                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 99345252342268                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36258.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38888.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36973.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37558.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 975982437.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         4745820512.161657                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         8378198519.534625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        8208297263.270560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       119960356.656001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     157715623488.288086                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     82589509820.595215                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     536015008663.721680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       797772418623.900269                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        439.088119                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1596753830618                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  81674950000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 138455768463                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         4744593283.249721                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8376031988.493715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        8206061797.814526                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       120026410.224001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     157715623488.288086                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     82575465006.769119                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     536024704575.809387                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       797762506550.347046                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        439.082663                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1596796969393                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  81674950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 138412629688                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1816884549081                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59263948                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23668692                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3572                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        53437787                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         12123505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        12123505                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4497                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59259451                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     36804535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    177344317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             214161418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    785299456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       484864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   5291491456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6077307328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5723539                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6514560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         77110992                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000025                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004953                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               77109100    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1892      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           77110992                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        63241666029                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       59055719321                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4040288                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12277544279                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            453543                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
