TIME = 1 TO 3 BY 1;
PRUNE =  1.0000000000000E-15;
LIST =    2;
PRUNESTA =    0;
ECHO =    0;
COMMENT =    0;
L_PS =  3.0000000000000E-05;
L_IC =  1.5000000000000E-05;
L_DC =  7.0000000000000E-06;
L_CPU =  3.2600000000000E-05;
L_BUS =  1.0000000000000E-05;
L_OD =  3.0000000000000E-06;
L_CR =  4.2600000000000E-06;
ONEDEATH =    1;
   2,   3 = L_PS;
   2,   4 = L_PS;
   2,   5 = L_PS;
   2,   6 = L_IC;
   2,   7 = L_IC;
   2,   8 = L_IC;
   2,   9 = L_CPU;
   2,  10 = L_CPU;
   2,  11 = L_CPU;
   2,  12 = L_BUS;
   2,  13 = L_BUS;
   2,  14 = L_BUS;
   2,  15 = L_OD;
   2,  16 = L_OD;
   2,  17 = L_OD;
   2,  18 = L_CR;
   2,  19 = L_CR;
   2,  20 = L_CR;
   2,  21 = L_DC;
   2,  22 = L_DC;
   3,   0 = L_PS;
   3,  24 = L_PS;
   3,  25 = L_IC;
   3,   0 = L_IC;
   3,  27 = L_IC;
   3,  28 = L_CPU;
   3,  29 = L_CPU;
   3,  30 = L_CPU;
   3,  31 = L_BUS;
   3,  32 = L_BUS;
   3,  33 = L_BUS;
   3,  34 = L_OD;
   3,  35 = L_OD;
   3,  36 = L_OD;
   3,  37 = L_CR;
   3,  38 = L_CR;
   3,  39 = L_CR;
   3,  40 = L_DC;
   3,   0 = L_DC;
   4,   0 = L_PS;
   4,  42 = L_PS;
   4,   0 = L_IC;
   4,  44 = L_IC;
   4,  45 = L_IC;
   4,  46 = L_CPU;
   4,  47 = L_CPU;
   4,  48 = L_CPU;
   4,  49 = L_BUS;
   4,  50 = L_BUS;
   4,  51 = L_BUS;
   4,  52 = L_OD;
   4,  53 = L_OD;
   4,  54 = L_OD;
   4,  55 = L_CR;
   4,  56 = L_CR;
   4,  57 = L_CR;
   4,   0 = L_DC;
   4,  59 = L_DC;
   5,  24 = L_PS;
   5,  42 = L_PS;
   5,  60 = L_IC;
   5,  61 = L_IC;
   5,  62 = L_IC;
   5,  63 = L_CPU;
   5,  64 = L_CPU;
   5,  65 = L_CPU;
   5,  66 = L_BUS;
   5,  67 = L_BUS;
   5,  68 = L_BUS;
   5,  69 = L_OD;
   5,  70 = L_OD;
   5,  71 = L_OD;
   5,  72 = L_CR;
   5,  73 = L_CR;
   5,  74 = L_CR;
   5,  75 = L_DC;
   5,  76 = L_DC;
   6,  25 = L_PS;
   6,   0 = L_PS;
   6,  60 = L_PS;
   6,   0 = L_IC;
   6,  78 = L_IC;
   6,  79 = L_CPU;
   6,  80 = L_CPU;
   6,  81 = L_CPU;
   6,  82 = L_BUS;
   6,  83 = L_BUS;
   6,  84 = L_BUS;
   6,  85 = L_OD;
   6,  86 = L_OD;
   6,  87 = L_OD;
   6,  88 = L_CR;
   6,  89 = L_CR;
   6,  90 = L_CR;
   6,  91 = L_DC;
   6,   0 = L_DC;
   7,   0 = L_PS;
   7,  44 = L_PS;
   7,  61 = L_PS;
   7,   0 = L_IC;
   7,  93 = L_IC;
   7,  94 = L_CPU;
   7,  95 = L_CPU;
   7,  96 = L_CPU;
   7,  97 = L_BUS;
   7,  98 = L_BUS;
   7,  99 = L_BUS;
   7, 100 = L_OD;
   7, 101 = L_OD;
   7, 102 = L_OD;
   7, 103 = L_CR;
   7, 104 = L_CR;
   7, 105 = L_CR;
   7,   0 = L_DC;
   7, 107 = L_DC;
   8,  27 = L_PS;
   8,  45 = L_PS;
   8,  62 = L_PS;
   8,  78 = L_IC;
   8,  93 = L_IC;
   8, 108 = L_CPU;
   8, 109 = L_CPU;
   8, 110 = L_CPU;
   8, 111 = L_BUS;
   8, 112 = L_BUS;
   8, 113 = L_BUS;
   8, 114 = L_OD;
   8, 115 = L_OD;
   8, 116 = L_OD;
   8, 117 = L_CR;
   8, 118 = L_CR;
   8, 119 = L_CR;
   8, 120 = L_DC;
   8, 121 = L_DC;
   9,  28 = L_PS;
   9,  46 = L_PS;
   9,  63 = L_PS;
   9,  79 = L_IC;
   9,  94 = L_IC;
   9, 108 = L_IC;
   9, 122 = L_CPU;
   9, 123 = L_CPU;
   9, 124 = L_BUS;
   9, 125 = L_BUS;
   9, 126 = L_BUS;
   9, 127 = L_OD;
   9, 128 = L_OD;
   9, 129 = L_OD;
   9, 130 = L_CR;
   9, 131 = L_CR;
   9, 132 = L_CR;
   9, 133 = L_DC;
   9, 134 = L_DC;
  10,  29 = L_PS;
  10,  47 = L_PS;
  10,  64 = L_PS;
  10,  80 = L_IC;
  10,  95 = L_IC;
  10, 109 = L_IC;
  10, 122 = L_CPU;
  10, 135 = L_CPU;
  10, 136 = L_BUS;
  10, 137 = L_BUS;
  10, 138 = L_BUS;
  10, 139 = L_OD;
  10, 140 = L_OD;
  10, 141 = L_OD;
  10, 142 = L_CR;
  10, 143 = L_CR;
  10, 144 = L_CR;
  10, 145 = L_DC;
  10, 146 = L_DC;
  11,  30 = L_PS;
  11,  48 = L_PS;
  11,  65 = L_PS;
  11,  81 = L_IC;
  11,  96 = L_IC;
  11, 110 = L_IC;
  11, 123 = L_CPU;
  11, 135 = L_CPU;
  11, 147 = L_BUS;
  11, 148 = L_BUS;
  11, 149 = L_BUS;
  11, 150 = L_OD;
  11, 151 = L_OD;
  11, 152 = L_OD;
  11, 153 = L_CR;
  11, 154 = L_CR;
  11, 155 = L_CR;
  11, 156 = L_DC;
  11, 157 = L_DC;
  12,  31 = L_PS;
  12,  49 = L_PS;
  12,  66 = L_PS;
  12,  82 = L_IC;
  12,  97 = L_IC;
  12, 111 = L_IC;
  12, 124 = L_CPU;
  12, 136 = L_CPU;
  12, 147 = L_CPU;
  12, 158 = L_BUS;
  12, 159 = L_BUS;
  12, 160 = L_OD;
  12, 161 = L_OD;
  12, 162 = L_OD;
  12, 163 = L_CR;
  12, 164 = L_CR;
  12, 165 = L_CR;
  12, 166 = L_DC;
  12, 167 = L_DC;
  13,  32 = L_PS;
  13,  50 = L_PS;
  13,  67 = L_PS;
  13,  83 = L_IC;
  13,  98 = L_IC;
  13, 112 = L_IC;
  13, 125 = L_CPU;
  13, 137 = L_CPU;
  13, 148 = L_CPU;
  13, 158 = L_BUS;
  13, 168 = L_BUS;
  13, 169 = L_OD;
  13, 170 = L_OD;
  13, 171 = L_OD;
  13, 172 = L_CR;
  13, 173 = L_CR;
  13, 174 = L_CR;
  13, 175 = L_DC;
  13, 176 = L_DC;
  14,  33 = L_PS;
  14,  51 = L_PS;
  14,  68 = L_PS;
  14,  84 = L_IC;
  14,  99 = L_IC;
  14, 113 = L_IC;
  14, 126 = L_CPU;
  14, 138 = L_CPU;
  14, 149 = L_CPU;
  14, 159 = L_BUS;
  14, 168 = L_BUS;
  14, 177 = L_OD;
  14, 178 = L_OD;
  14, 179 = L_OD;
  14, 180 = L_CR;
  14, 181 = L_CR;
  14, 182 = L_CR;
  14, 183 = L_DC;
  14, 184 = L_DC;
  15,  34 = L_PS;
  15,  52 = L_PS;
  15,  69 = L_PS;
  15,  85 = L_IC;
  15, 100 = L_IC;
  15, 114 = L_IC;
  15, 127 = L_CPU;
  15, 139 = L_CPU;
  15, 150 = L_CPU;
  15, 160 = L_BUS;
  15, 169 = L_BUS;
  15, 177 = L_BUS;
  15, 185 = L_OD;
  15, 186 = L_OD;
  15, 187 = L_CR;
  15, 188 = L_CR;
  15, 189 = L_CR;
  15, 190 = L_DC;
  15, 191 = L_DC;
  16,  35 = L_PS;
  16,  53 = L_PS;
  16,  70 = L_PS;
  16,  86 = L_IC;
  16, 101 = L_IC;
  16, 115 = L_IC;
  16, 128 = L_CPU;
  16, 140 = L_CPU;
  16, 151 = L_CPU;
  16, 161 = L_BUS;
  16, 170 = L_BUS;
  16, 178 = L_BUS;
  16, 185 = L_OD;
  16, 192 = L_OD;
  16, 193 = L_CR;
  16, 194 = L_CR;
  16, 195 = L_CR;
  16, 196 = L_DC;
  16, 197 = L_DC;
  17,  36 = L_PS;
  17,  54 = L_PS;
  17,  71 = L_PS;
  17,  87 = L_IC;
  17, 102 = L_IC;
  17, 116 = L_IC;
  17, 129 = L_CPU;
  17, 141 = L_CPU;
  17, 152 = L_CPU;
  17, 162 = L_BUS;
  17, 171 = L_BUS;
  17, 179 = L_BUS;
  17, 186 = L_OD;
  17, 192 = L_OD;
  17, 198 = L_CR;
  17, 199 = L_CR;
  17, 200 = L_CR;
  17, 201 = L_DC;
  17, 202 = L_DC;
  18,  37 = L_PS;
  18,  55 = L_PS;
  18,  72 = L_PS;
  18,  88 = L_IC;
  18, 103 = L_IC;
  18, 117 = L_IC;
  18, 130 = L_CPU;
  18, 142 = L_CPU;
  18, 153 = L_CPU;
  18, 163 = L_BUS;
  18, 172 = L_BUS;
  18, 180 = L_BUS;
  18, 187 = L_OD;
  18, 193 = L_OD;
  18, 198 = L_OD;
  18, 203 = L_CR;
  18, 204 = L_CR;
  18, 205 = L_DC;
  18, 206 = L_DC;
  19,  38 = L_PS;
  19,  56 = L_PS;
  19,  73 = L_PS;
  19,  89 = L_IC;
  19, 104 = L_IC;
  19, 118 = L_IC;
  19, 131 = L_CPU;
  19, 143 = L_CPU;
  19, 154 = L_CPU;
  19, 164 = L_BUS;
  19, 173 = L_BUS;
  19, 181 = L_BUS;
  19, 188 = L_OD;
  19, 194 = L_OD;
  19, 199 = L_OD;
  19, 203 = L_CR;
  19, 207 = L_CR;
  19, 208 = L_DC;
  19, 209 = L_DC;
  20,  39 = L_PS;
  20,  57 = L_PS;
  20,  74 = L_PS;
  20,  90 = L_IC;
  20, 105 = L_IC;
  20, 119 = L_IC;
  20, 132 = L_CPU;
  20, 144 = L_CPU;
  20, 155 = L_CPU;
  20, 165 = L_BUS;
  20, 174 = L_BUS;
  20, 182 = L_BUS;
  20, 189 = L_OD;
  20, 195 = L_OD;
  20, 200 = L_OD;
  20, 204 = L_CR;
  20, 207 = L_CR;
  20, 210 = L_DC;
  20, 211 = L_DC;
  21,  40 = L_PS;
  21,   0 = L_PS;
  21,  75 = L_PS;
  21,  91 = L_IC;
  21,   0 = L_IC;
  21, 120 = L_IC;
  21, 133 = L_CPU;
  21, 145 = L_CPU;
  21, 156 = L_CPU;
  21, 166 = L_BUS;
  21, 175 = L_BUS;
  21, 183 = L_BUS;
  21, 190 = L_OD;
  21, 196 = L_OD;
  21, 201 = L_OD;
  21, 205 = L_CR;
  21, 208 = L_CR;
  21, 210 = L_CR;
  21,   0 = L_DC;
  22,   0 = L_PS;
  22,  59 = L_PS;
  22,  76 = L_PS;
  22,   0 = L_IC;
  22, 107 = L_IC;
  22, 121 = L_IC;
  22, 134 = L_CPU;
  22, 146 = L_CPU;
  22, 157 = L_CPU;
  22, 167 = L_BUS;
  22, 176 = L_BUS;
  22, 184 = L_BUS;
  22, 191 = L_OD;
  22, 197 = L_OD;
  22, 202 = L_OD;
  22, 206 = L_CR;
  22, 209 = L_CR;
  22, 211 = L_CR;
  22,   0 = L_DC;
  24,   0 = L_PS;
  24, 214 = L_IC;
  24,   0 = L_IC;
  24, 216 = L_IC;
  24, 217 = L_CPU;
  24,   0 = L_CPU;
  24, 219 = L_CPU;
  24, 220 = L_BUS;
  24,   0 = L_BUS;
  24, 222 = L_BUS;
  24, 223 = L_OD;
  24,   0 = L_OD;
  24, 225 = L_OD;
  24, 226 = L_CR;
  24,   0 = L_CR;
  24, 228 = L_CR;
  24, 229 = L_DC;
  24,   0 = L_DC;
  25,   0 = L_PS;
  25, 214 = L_PS;
  25,   0 = L_IC;
  25, 233 = L_IC;
  25, 234 = L_CPU;
  25, 235 = L_CPU;
  25, 236 = L_CPU;
  25, 237 = L_BUS;
  25, 238 = L_BUS;
  25, 239 = L_BUS;
  25, 240 = L_OD;
  25, 241 = L_OD;
  25, 242 = L_OD;
  25, 243 = L_CR;
  25, 244 = L_CR;
  25, 245 = L_CR;
  25, 246 = L_DC;
  25,   0 = L_DC;
  27,   0 = L_PS;
  27, 216 = L_PS;
  27, 233 = L_IC;
  27,   0 = L_IC;
  27, 250 = L_CPU;
  27,   0 = L_CPU;
  27, 252 = L_CPU;
  27, 253 = L_BUS;
  27,   0 = L_BUS;
  27, 255 = L_BUS;
  27, 256 = L_OD;
  27,   0 = L_OD;
  27, 258 = L_OD;
  27, 259 = L_CR;
  27,   0 = L_CR;
  27, 261 = L_CR;
  27, 262 = L_DC;
  27,   0 = L_DC;
  28,   0 = L_PS;
  28, 217 = L_PS;
  28, 234 = L_IC;
  28,   0 = L_IC;
  28, 250 = L_IC;
  28, 266 = L_CPU;
  28, 267 = L_CPU;
  28, 268 = L_BUS;
  28, 269 = L_BUS;
  28, 270 = L_BUS;
  28, 271 = L_OD;
  28, 272 = L_OD;
  28, 273 = L_OD;
  28, 274 = L_CR;
  28, 275 = L_CR;
  28, 276 = L_CR;
  28, 277 = L_DC;
  28,   0 = L_DC;
  29,   0 = L_PS;
  29,   0 = L_PS;
  29, 235 = L_IC;
  29,   0 = L_IC;
  29,   0 = L_IC;
  29, 266 = L_CPU;
  29,   0 = L_CPU;
  29, 282 = L_BUS;
  29, 283 = L_BUS;
  29,   0 = L_BUS;
  29, 285 = L_OD;
  29, 286 = L_OD;
  29,   0 = L_OD;
  29, 288 = L_CR;
  29, 289 = L_CR;
  29,   0 = L_CR;
  29, 291 = L_DC;
  29,   0 = L_DC;
  30,   0 = L_PS;
  30, 219 = L_PS;
  30, 236 = L_IC;
  30,   0 = L_IC;
  30, 252 = L_IC;
  30, 267 = L_CPU;
  30,   0 = L_CPU;
  30, 295 = L_BUS;
  30,   0 = L_BUS;
  30, 297 = L_BUS;
  30, 298 = L_OD;
  30,   0 = L_OD;
  30, 300 = L_OD;
  30, 301 = L_CR;
  30,   0 = L_CR;
  30, 303 = L_CR;
  30, 304 = L_DC;
  30,   0 = L_DC;
  31,   0 = L_PS;
  31, 220 = L_PS;
  31, 237 = L_IC;
  31,   0 = L_IC;
  31, 253 = L_IC;
  31, 268 = L_CPU;
  31, 282 = L_CPU;
  31, 295 = L_CPU;
  31, 308 = L_BUS;
  31, 309 = L_BUS;
  31, 310 = L_OD;
  31, 311 = L_OD;
  31, 312 = L_OD;
  31, 313 = L_CR;
  31, 314 = L_CR;
  31, 315 = L_CR;
  31, 316 = L_DC;
  31,   0 = L_DC;
  32,   0 = L_PS;
  32,   0 = L_PS;
  32, 238 = L_IC;
  32,   0 = L_IC;
  32,   0 = L_IC;
  32, 269 = L_CPU;
  32, 283 = L_CPU;
  32,   0 = L_CPU;
  32, 308 = L_BUS;
  32,   0 = L_BUS;
  32, 321 = L_OD;
  32, 322 = L_OD;
  32, 323 = L_OD;
  32, 324 = L_CR;
  32, 325 = L_CR;
  32, 326 = L_CR;
  32, 327 = L_DC;
  32,   0 = L_DC;
  33,   0 = L_PS;
  33, 222 = L_PS;
  33, 239 = L_IC;
  33,   0 = L_IC;
  33, 255 = L_IC;
  33, 270 = L_CPU;
  33,   0 = L_CPU;
  33, 297 = L_CPU;
  33, 309 = L_BUS;
  33,   0 = L_BUS;
  33, 331 = L_OD;
  33, 332 = L_OD;
  33, 333 = L_OD;
  33, 334 = L_CR;
  33, 335 = L_CR;
  33, 336 = L_CR;
  33, 337 = L_DC;
  33,   0 = L_DC;
  34,   0 = L_PS;
  34, 223 = L_PS;
  34, 240 = L_IC;
  34,   0 = L_IC;
  34, 256 = L_IC;
  34, 271 = L_CPU;
  34, 285 = L_CPU;
  34, 298 = L_CPU;
  34, 310 = L_BUS;
  34, 321 = L_BUS;
  34, 331 = L_BUS;
  34, 341 = L_OD;
  34, 342 = L_OD;
  34, 343 = L_CR;
  34, 344 = L_CR;
  34, 345 = L_CR;
  34, 346 = L_DC;
  34,   0 = L_DC;
  35,   0 = L_PS;
  35,   0 = L_PS;
  35, 241 = L_IC;
  35,   0 = L_IC;
  35,   0 = L_IC;
  35, 272 = L_CPU;
  35, 286 = L_CPU;
  35,   0 = L_CPU;
  35, 311 = L_BUS;
  35, 322 = L_BUS;
  35, 332 = L_BUS;
  35, 341 = L_OD;
  35,   0 = L_OD;
  35, 351 = L_CR;
  35, 352 = L_CR;
  35,   0 = L_CR;
  35, 354 = L_DC;
  35,   0 = L_DC;
  36,   0 = L_PS;
  36, 225 = L_PS;
  36, 242 = L_IC;
  36,   0 = L_IC;
  36, 258 = L_IC;
  36, 273 = L_CPU;
  36,   0 = L_CPU;
  36, 300 = L_CPU;
  36, 312 = L_BUS;
  36, 323 = L_BUS;
  36, 333 = L_BUS;
  36, 342 = L_OD;
  36,   0 = L_OD;
  36, 358 = L_CR;
  36,   0 = L_CR;
  36, 360 = L_CR;
  36, 361 = L_DC;
  36,   0 = L_DC;
  37,   0 = L_PS;
  37, 226 = L_PS;
  37, 243 = L_IC;
  37,   0 = L_IC;
  37, 259 = L_IC;
  37, 274 = L_CPU;
  37, 288 = L_CPU;
  37, 301 = L_CPU;
  37, 313 = L_BUS;
  37, 324 = L_BUS;
  37, 334 = L_BUS;
  37, 343 = L_OD;
  37, 351 = L_OD;
  37, 358 = L_OD;
  37, 365 = L_CR;
  37, 366 = L_CR;
  37, 367 = L_DC;
  37,   0 = L_DC;
  38,   0 = L_PS;
  38,   0 = L_PS;
  38, 244 = L_IC;
  38,   0 = L_IC;
  38,   0 = L_IC;
  38, 275 = L_CPU;
  38, 289 = L_CPU;
  38,   0 = L_CPU;
  38, 314 = L_BUS;
  38, 325 = L_BUS;
  38, 335 = L_BUS;
  38, 344 = L_OD;
  38, 352 = L_OD;
  38,   0 = L_OD;
  38, 365 = L_CR;
  38,   0 = L_CR;
  38, 372 = L_DC;
  38,   0 = L_DC;
  39,   0 = L_PS;
  39, 228 = L_PS;
  39, 245 = L_IC;
  39,   0 = L_IC;
  39, 261 = L_IC;
  39, 276 = L_CPU;
  39,   0 = L_CPU;
  39, 303 = L_CPU;
  39, 315 = L_BUS;
  39, 326 = L_BUS;
  39, 336 = L_BUS;
  39, 345 = L_OD;
  39,   0 = L_OD;
  39, 360 = L_OD;
  39, 366 = L_CR;
  39,   0 = L_CR;
  39, 376 = L_DC;
  39,   0 = L_DC;
  40,   0 = L_PS;
  40, 229 = L_PS;
  40, 246 = L_IC;
  40,   0 = L_IC;
  40, 262 = L_IC;
  40, 277 = L_CPU;
  40, 291 = L_CPU;
  40, 304 = L_CPU;
  40, 316 = L_BUS;
  40, 327 = L_BUS;
  40, 337 = L_BUS;
  40, 346 = L_OD;
  40, 354 = L_OD;
  40, 361 = L_OD;
  40, 367 = L_CR;
  40, 372 = L_CR;
  40, 376 = L_CR;
  40,   0 = L_DC;
  42,   0 = L_PS;
  42,   0 = L_IC;
  42, 382 = L_IC;
  42, 383 = L_IC;
  42,   0 = L_CPU;
  42, 385 = L_CPU;
  42, 386 = L_CPU;
  42,   0 = L_BUS;
  42, 388 = L_BUS;
  42, 389 = L_BUS;
  42,   0 = L_OD;
  42, 391 = L_OD;
  42, 392 = L_OD;
  42,   0 = L_CR;
  42, 394 = L_CR;
  42, 395 = L_CR;
  42,   0 = L_DC;
  42, 397 = L_DC;
  44,   0 = L_PS;
  44, 382 = L_PS;
  44,   0 = L_IC;
  44, 400 = L_IC;
  44, 401 = L_CPU;
  44, 402 = L_CPU;
  44, 403 = L_CPU;
  44, 404 = L_BUS;
  44, 405 = L_BUS;
  44, 406 = L_BUS;
  44, 407 = L_OD;
  44, 408 = L_OD;
  44, 409 = L_OD;
  44, 410 = L_CR;
  44, 411 = L_CR;
  44, 412 = L_CR;
  44,   0 = L_DC;
  44, 414 = L_DC;
  45,   0 = L_PS;
  45, 383 = L_PS;
  45,   0 = L_IC;
  45, 400 = L_IC;
  45,   0 = L_CPU;
  45, 417 = L_CPU;
  45, 418 = L_CPU;
  45,   0 = L_BUS;
  45, 420 = L_BUS;
  45, 421 = L_BUS;
  45,   0 = L_OD;
  45, 423 = L_OD;
  45, 424 = L_OD;
  45,   0 = L_CR;
  45, 426 = L_CR;
  45, 427 = L_CR;
  45,   0 = L_DC;
  45, 429 = L_DC;
  46,   0 = L_PS;
  46,   0 = L_PS;
  46,   0 = L_IC;
  46, 401 = L_IC;
  46,   0 = L_IC;
  46, 431 = L_CPU;
  46,   0 = L_CPU;
  46, 433 = L_BUS;
  46, 434 = L_BUS;
  46,   0 = L_BUS;
  46, 436 = L_OD;
  46, 437 = L_OD;
  46,   0 = L_OD;
  46, 439 = L_CR;
  46, 440 = L_CR;
  46,   0 = L_CR;
  46,   0 = L_DC;
  46, 443 = L_DC;
  47,   0 = L_PS;
  47, 385 = L_PS;
  47,   0 = L_IC;
  47, 402 = L_IC;
  47, 417 = L_IC;
  47, 431 = L_CPU;
  47, 445 = L_CPU;
  47, 446 = L_BUS;
  47, 447 = L_BUS;
  47, 448 = L_BUS;
  47, 449 = L_OD;
  47, 450 = L_OD;
  47, 451 = L_OD;
  47, 452 = L_CR;
  47, 453 = L_CR;
  47, 454 = L_CR;
  47,   0 = L_DC;
  47, 456 = L_DC;
  48,   0 = L_PS;
  48, 386 = L_PS;
  48,   0 = L_IC;
  48, 403 = L_IC;
  48, 418 = L_IC;
  48,   0 = L_CPU;
  48, 445 = L_CPU;
  48,   0 = L_BUS;
  48, 459 = L_BUS;
  48, 460 = L_BUS;
  48,   0 = L_OD;
  48, 462 = L_OD;
  48, 463 = L_OD;
  48,   0 = L_CR;
  48, 465 = L_CR;
  48, 466 = L_CR;
  48,   0 = L_DC;
  48, 468 = L_DC;
  49,   0 = L_PS;
  49,   0 = L_PS;
  49,   0 = L_IC;
  49, 404 = L_IC;
  49,   0 = L_IC;
  49, 433 = L_CPU;
  49, 446 = L_CPU;
  49,   0 = L_CPU;
  49, 470 = L_BUS;
  49,   0 = L_BUS;
  49, 472 = L_OD;
  49, 473 = L_OD;
  49, 474 = L_OD;
  49, 475 = L_CR;
  49, 476 = L_CR;
  49, 477 = L_CR;
  49,   0 = L_DC;
  49, 479 = L_DC;
  50,   0 = L_PS;
  50, 388 = L_PS;
  50,   0 = L_IC;
  50, 405 = L_IC;
  50, 420 = L_IC;
  50, 434 = L_CPU;
  50, 447 = L_CPU;
  50, 459 = L_CPU;
  50, 470 = L_BUS;
  50, 481 = L_BUS;
  50, 482 = L_OD;
  50, 483 = L_OD;
  50, 484 = L_OD;
  50, 485 = L_CR;
  50, 486 = L_CR;
  50, 487 = L_CR;
  50,   0 = L_DC;
  50, 489 = L_DC;
  51,   0 = L_PS;
  51, 389 = L_PS;
  51,   0 = L_IC;
  51, 406 = L_IC;
  51, 421 = L_IC;
  51,   0 = L_CPU;
  51, 448 = L_CPU;
  51, 460 = L_CPU;
  51,   0 = L_BUS;
  51, 481 = L_BUS;
  51, 491 = L_OD;
  51, 492 = L_OD;
  51, 493 = L_OD;
  51, 494 = L_CR;
  51, 495 = L_CR;
  51, 496 = L_CR;
  51,   0 = L_DC;
  51, 498 = L_DC;
  52,   0 = L_PS;
  52,   0 = L_PS;
  52,   0 = L_IC;
  52, 407 = L_IC;
  52,   0 = L_IC;
  52, 436 = L_CPU;
  52, 449 = L_CPU;
  52,   0 = L_CPU;
  52, 472 = L_BUS;
  52, 482 = L_BUS;
  52, 491 = L_BUS;
  52, 500 = L_OD;
  52,   0 = L_OD;
  52, 502 = L_CR;
  52, 503 = L_CR;
  52,   0 = L_CR;
  52,   0 = L_DC;
  52, 506 = L_DC;
  53,   0 = L_PS;
  53, 391 = L_PS;
  53,   0 = L_IC;
  53, 408 = L_IC;
  53, 423 = L_IC;
  53, 437 = L_CPU;
  53, 450 = L_CPU;
  53, 462 = L_CPU;
  53, 473 = L_BUS;
  53, 483 = L_BUS;
  53, 492 = L_BUS;
  53, 500 = L_OD;
  53, 508 = L_OD;
  53, 509 = L_CR;
  53, 510 = L_CR;
  53, 511 = L_CR;
  53,   0 = L_DC;
  53, 513 = L_DC;
  54,   0 = L_PS;
  54, 392 = L_PS;
  54,   0 = L_IC;
  54, 409 = L_IC;
  54, 424 = L_IC;
  54,   0 = L_CPU;
  54, 451 = L_CPU;
  54, 463 = L_CPU;
  54, 474 = L_BUS;
  54, 484 = L_BUS;
  54, 493 = L_BUS;
  54,   0 = L_OD;
  54, 508 = L_OD;
  54,   0 = L_CR;
  54, 516 = L_CR;
  54, 517 = L_CR;
  54,   0 = L_DC;
  54, 519 = L_DC;
  55,   0 = L_PS;
  55,   0 = L_PS;
  55,   0 = L_IC;
  55, 410 = L_IC;
  55,   0 = L_IC;
  55, 439 = L_CPU;
  55, 452 = L_CPU;
  55,   0 = L_CPU;
  55, 475 = L_BUS;
  55, 485 = L_BUS;
  55, 494 = L_BUS;
  55, 502 = L_OD;
  55, 509 = L_OD;
  55,   0 = L_OD;
  55, 521 = L_CR;
  55,   0 = L_CR;
  55,   0 = L_DC;
  55, 524 = L_DC;
  56,   0 = L_PS;
  56, 394 = L_PS;
  56,   0 = L_IC;
  56, 411 = L_IC;
  56, 426 = L_IC;
  56, 440 = L_CPU;
  56, 453 = L_CPU;
  56, 465 = L_CPU;
  56, 476 = L_BUS;
  56, 486 = L_BUS;
  56, 495 = L_BUS;
  56, 503 = L_OD;
  56, 510 = L_OD;
  56, 516 = L_OD;
  56, 521 = L_CR;
  56, 526 = L_CR;
  56,   0 = L_DC;
  56, 528 = L_DC;
  57,   0 = L_PS;
  57, 395 = L_PS;
  57,   0 = L_IC;
  57, 412 = L_IC;
  57, 427 = L_IC;
  57,   0 = L_CPU;
  57, 454 = L_CPU;
  57, 466 = L_CPU;
  57, 477 = L_BUS;
  57, 487 = L_BUS;
  57, 496 = L_BUS;
  57,   0 = L_OD;
  57, 511 = L_OD;
  57, 517 = L_OD;
  57,   0 = L_CR;
  57, 526 = L_CR;
  57,   0 = L_DC;
  57, 531 = L_DC;
  59,   0 = L_PS;
  59, 397 = L_PS;
  59,   0 = L_IC;
  59, 414 = L_IC;
  59, 429 = L_IC;
  59, 443 = L_CPU;
  59, 456 = L_CPU;
  59, 468 = L_CPU;
  59, 479 = L_BUS;
  59, 489 = L_BUS;
  59, 498 = L_BUS;
  59, 506 = L_OD;
  59, 513 = L_OD;
  59, 519 = L_OD;
  59, 524 = L_CR;
  59, 528 = L_CR;
  59, 531 = L_CR;
  59,   0 = L_DC;
  60, 214 = L_PS;
  60,   0 = L_PS;
  60,   0 = L_IC;
  60, 536 = L_IC;
  60, 537 = L_CPU;
  60,   0 = L_CPU;
  60, 539 = L_CPU;
  60, 540 = L_BUS;
  60,   0 = L_BUS;
  60, 542 = L_BUS;
  60, 543 = L_OD;
  60,   0 = L_OD;
  60, 545 = L_OD;
  60, 546 = L_CR;
  60,   0 = L_CR;
  60, 548 = L_CR;
  60, 549 = L_DC;
  60,   0 = L_DC;
  61,   0 = L_PS;
  61, 382 = L_PS;
  61,   0 = L_IC;
  61, 551 = L_IC;
  61,   0 = L_CPU;
  61, 553 = L_CPU;
  61, 554 = L_CPU;
  61,   0 = L_BUS;
  61, 556 = L_BUS;
  61, 557 = L_BUS;
  61,   0 = L_OD;
  61, 559 = L_OD;
  61, 560 = L_OD;
  61,   0 = L_CR;
  61, 562 = L_CR;
  61, 563 = L_CR;
  61,   0 = L_DC;
  61, 565 = L_DC;
  62, 216 = L_PS;
  62, 383 = L_PS;
  62, 536 = L_IC;
  62, 551 = L_IC;
  62, 566 = L_CPU;
  62, 567 = L_CPU;
  62, 568 = L_CPU;
  62, 569 = L_BUS;
  62, 570 = L_BUS;
  62, 571 = L_BUS;
  62, 572 = L_OD;
  62, 573 = L_OD;
  62, 574 = L_OD;
  62, 575 = L_CR;
  62, 576 = L_CR;
  62, 577 = L_CR;
  62, 578 = L_DC;
  62, 579 = L_DC;
  63, 217 = L_PS;
  63,   0 = L_PS;
  63, 537 = L_IC;
  63,   0 = L_IC;
  63, 566 = L_IC;
  63,   0 = L_CPU;
  63, 581 = L_CPU;
  63, 582 = L_BUS;
  63,   0 = L_BUS;
  63, 584 = L_BUS;
  63, 585 = L_OD;
  63,   0 = L_OD;
  63, 587 = L_OD;
  63, 588 = L_CR;
  63,   0 = L_CR;
  63, 590 = L_CR;
  63, 591 = L_DC;
  63, 592 = L_DC;
  64,   0 = L_PS;
  64, 385 = L_PS;
  64,   0 = L_IC;
  64, 553 = L_IC;
  64, 567 = L_IC;
  64,   0 = L_CPU;
  64, 593 = L_CPU;
  64,   0 = L_BUS;
  64, 595 = L_BUS;
  64, 596 = L_BUS;
  64,   0 = L_OD;
  64, 598 = L_OD;
  64, 599 = L_OD;
  64,   0 = L_CR;
  64, 601 = L_CR;
  64, 602 = L_CR;
  64, 603 = L_DC;
  64, 604 = L_DC;
  65, 219 = L_PS;
  65, 386 = L_PS;
  65, 539 = L_IC;
  65, 554 = L_IC;
  65, 568 = L_IC;
  65, 581 = L_CPU;
  65, 593 = L_CPU;
  65, 605 = L_BUS;
  65, 606 = L_BUS;
  65, 607 = L_BUS;
  65, 608 = L_OD;
  65, 609 = L_OD;
  65, 610 = L_OD;
  65, 611 = L_CR;
  65, 612 = L_CR;
  65, 613 = L_CR;
  65, 614 = L_DC;
  65, 615 = L_DC;
  66, 220 = L_PS;
  66,   0 = L_PS;
  66, 540 = L_IC;
  66,   0 = L_IC;
  66, 569 = L_IC;
  66, 582 = L_CPU;
  66,   0 = L_CPU;
  66, 605 = L_CPU;
  66,   0 = L_BUS;
  66, 617 = L_BUS;
  66, 618 = L_OD;
  66, 619 = L_OD;
  66, 620 = L_OD;
  66, 621 = L_CR;
  66, 622 = L_CR;
  66, 623 = L_CR;
  66, 624 = L_DC;
  66, 625 = L_DC;
  67,   0 = L_PS;
  67, 388 = L_PS;
  67,   0 = L_IC;
  67, 556 = L_IC;
  67, 570 = L_IC;
  67,   0 = L_CPU;
  67, 595 = L_CPU;
  67, 606 = L_CPU;
  67,   0 = L_BUS;
  67, 626 = L_BUS;
  67, 627 = L_OD;
  67, 628 = L_OD;
  67, 629 = L_OD;
  67, 630 = L_CR;
  67, 631 = L_CR;
  67, 632 = L_CR;
  67, 633 = L_DC;
  67, 634 = L_DC;
  68, 222 = L_PS;
  68, 389 = L_PS;
  68, 542 = L_IC;
  68, 557 = L_IC;
  68, 571 = L_IC;
  68, 584 = L_CPU;
  68, 596 = L_CPU;
  68, 607 = L_CPU;
  68, 617 = L_BUS;
  68, 626 = L_BUS;
  68, 635 = L_OD;
  68, 636 = L_OD;
  68, 637 = L_OD;
  68, 638 = L_CR;
  68, 639 = L_CR;
  68, 640 = L_CR;
  68, 641 = L_DC;
  68, 642 = L_DC;
  69, 223 = L_PS;
  69,   0 = L_PS;
  69, 543 = L_IC;
  69,   0 = L_IC;
  69, 572 = L_IC;
  69, 585 = L_CPU;
  69,   0 = L_CPU;
  69, 608 = L_CPU;
  69, 618 = L_BUS;
  69, 627 = L_BUS;
  69, 635 = L_BUS;
  69,   0 = L_OD;
  69, 644 = L_OD;
  69, 645 = L_CR;
  69,   0 = L_CR;
  69, 647 = L_CR;
  69, 648 = L_DC;
  69, 649 = L_DC;
  70,   0 = L_PS;
  70, 391 = L_PS;
  70,   0 = L_IC;
  70, 559 = L_IC;
  70, 573 = L_IC;
  70,   0 = L_CPU;
  70, 598 = L_CPU;
  70, 609 = L_CPU;
  70, 619 = L_BUS;
  70, 628 = L_BUS;
  70, 636 = L_BUS;
  70,   0 = L_OD;
  70, 650 = L_OD;
  70,   0 = L_CR;
  70, 652 = L_CR;
  70, 653 = L_CR;
  70, 654 = L_DC;
  70, 655 = L_DC;
  71, 225 = L_PS;
  71, 392 = L_PS;
  71, 545 = L_IC;
  71, 560 = L_IC;
  71, 574 = L_IC;
  71, 587 = L_CPU;
  71, 599 = L_CPU;
  71, 610 = L_CPU;
  71, 620 = L_BUS;
  71, 629 = L_BUS;
  71, 637 = L_BUS;
  71, 644 = L_OD;
  71, 650 = L_OD;
  71, 656 = L_CR;
  71, 657 = L_CR;
  71, 658 = L_CR;
  71, 659 = L_DC;
  71, 660 = L_DC;
  72, 226 = L_PS;
  72,   0 = L_PS;
  72, 546 = L_IC;
  72,   0 = L_IC;
  72, 575 = L_IC;
  72, 588 = L_CPU;
  72,   0 = L_CPU;
  72, 611 = L_CPU;
  72, 621 = L_BUS;
  72, 630 = L_BUS;
  72, 638 = L_BUS;
  72, 645 = L_OD;
  72,   0 = L_OD;
  72, 656 = L_OD;
  72,   0 = L_CR;
  72, 662 = L_CR;
  72, 663 = L_DC;
  72, 664 = L_DC;
  73,   0 = L_PS;
  73, 394 = L_PS;
  73,   0 = L_IC;
  73, 562 = L_IC;
  73, 576 = L_IC;
  73,   0 = L_CPU;
  73, 601 = L_CPU;
  73, 612 = L_CPU;
  73, 622 = L_BUS;
  73, 631 = L_BUS;
  73, 639 = L_BUS;
  73,   0 = L_OD;
  73, 652 = L_OD;
  73, 657 = L_OD;
  73,   0 = L_CR;
  73, 665 = L_CR;
  73, 666 = L_DC;
  73, 667 = L_DC;
  74, 228 = L_PS;
  74, 395 = L_PS;
  74, 548 = L_IC;
  74, 563 = L_IC;
  74, 577 = L_IC;
  74, 590 = L_CPU;
  74, 602 = L_CPU;
  74, 613 = L_CPU;
  74, 623 = L_BUS;
  74, 632 = L_BUS;
  74, 640 = L_BUS;
  74, 647 = L_OD;
  74, 653 = L_OD;
  74, 658 = L_OD;
  74, 662 = L_CR;
  74, 665 = L_CR;
  74, 668 = L_DC;
  74, 669 = L_DC;
  75, 229 = L_PS;
  75,   0 = L_PS;
  75, 549 = L_IC;
  75,   0 = L_IC;
  75, 578 = L_IC;
  75, 591 = L_CPU;
  75, 603 = L_CPU;
  75, 614 = L_CPU;
  75, 624 = L_BUS;
  75, 633 = L_BUS;
  75, 641 = L_BUS;
  75, 648 = L_OD;
  75, 654 = L_OD;
  75, 659 = L_OD;
  75, 663 = L_CR;
  75, 666 = L_CR;
  75, 668 = L_CR;
  75,   0 = L_DC;
  76,   0 = L_PS;
  76, 397 = L_PS;
  76,   0 = L_IC;
  76, 565 = L_IC;
  76, 579 = L_IC;
  76, 592 = L_CPU;
  76, 604 = L_CPU;
  76, 615 = L_CPU;
  76, 625 = L_BUS;
  76, 634 = L_BUS;
  76, 642 = L_BUS;
  76, 649 = L_OD;
  76, 655 = L_OD;
  76, 660 = L_OD;
  76, 664 = L_CR;
  76, 667 = L_CR;
  76, 669 = L_CR;
  76,   0 = L_DC;
  78, 233 = L_PS;
  78,   0 = L_PS;
  78, 536 = L_PS;
  78,   0 = L_IC;
  78, 672 = L_CPU;
  78,   0 = L_CPU;
  78, 674 = L_CPU;
  78, 675 = L_BUS;
  78,   0 = L_BUS;
  78, 677 = L_BUS;
  78, 678 = L_OD;
  78,   0 = L_OD;
  78, 680 = L_OD;
  78, 681 = L_CR;
  78,   0 = L_CR;
  78, 683 = L_CR;
  78, 684 = L_DC;
  78,   0 = L_DC;
  79, 234 = L_PS;
  79,   0 = L_PS;
  79, 537 = L_PS;
  79,   0 = L_IC;
  79, 672 = L_IC;
  79, 687 = L_CPU;
  79, 688 = L_CPU;
  79, 689 = L_BUS;
  79, 690 = L_BUS;
  79, 691 = L_BUS;
  79, 692 = L_OD;
  79, 693 = L_OD;
  79, 694 = L_OD;
  79, 695 = L_CR;
  79, 696 = L_CR;
  79, 697 = L_CR;
  79, 698 = L_DC;
  79,   0 = L_DC;
  80, 235 = L_PS;
  80,   0 = L_PS;
  80,   0 = L_PS;
  80,   0 = L_IC;
  80,   0 = L_IC;
  80, 687 = L_CPU;
  80,   0 = L_CPU;
  80, 702 = L_BUS;
  80, 703 = L_BUS;
  80,   0 = L_BUS;
  80, 705 = L_OD;
  80, 706 = L_OD;
  80,   0 = L_OD;
  80, 708 = L_CR;
  80, 709 = L_CR;
  80,   0 = L_CR;
  80, 711 = L_DC;
  80,   0 = L_DC;
  81, 236 = L_PS;
  81,   0 = L_PS;
  81, 539 = L_PS;
  81,   0 = L_IC;
  81, 674 = L_IC;
  81, 688 = L_CPU;
  81,   0 = L_CPU;
  81, 714 = L_BUS;
  81,   0 = L_BUS;
  81, 716 = L_BUS;
  81, 717 = L_OD;
  81,   0 = L_OD;
  81, 719 = L_OD;
  81, 720 = L_CR;
  81,   0 = L_CR;
  81, 722 = L_CR;
  81, 723 = L_DC;
  81,   0 = L_DC;
  82, 237 = L_PS;
  82,   0 = L_PS;
  82, 540 = L_PS;
  82,   0 = L_IC;
  82, 675 = L_IC;
  82, 689 = L_CPU;
  82, 702 = L_CPU;
  82, 714 = L_CPU;
  82, 726 = L_BUS;
  82, 727 = L_BUS;
  82, 728 = L_OD;
  82, 729 = L_OD;
  82, 730 = L_OD;
  82, 731 = L_CR;
  82, 732 = L_CR;
  82, 733 = L_CR;
  82, 734 = L_DC;
  82,   0 = L_DC;
  83, 238 = L_PS;
  83,   0 = L_PS;
  83,   0 = L_PS;
  83,   0 = L_IC;
  83,   0 = L_IC;
  83, 690 = L_CPU;
  83, 703 = L_CPU;
  83,   0 = L_CPU;
  83, 726 = L_BUS;
  83,   0 = L_BUS;
  83, 738 = L_OD;
  83, 739 = L_OD;
  83, 740 = L_OD;
  83, 741 = L_CR;
  83, 742 = L_CR;
  83, 743 = L_CR;
  83, 744 = L_DC;
  83,   0 = L_DC;
  84, 239 = L_PS;
  84,   0 = L_PS;
  84, 542 = L_PS;
  84,   0 = L_IC;
  84, 677 = L_IC;
  84, 691 = L_CPU;
  84,   0 = L_CPU;
  84, 716 = L_CPU;
  84, 727 = L_BUS;
  84,   0 = L_BUS;
  84, 747 = L_OD;
  84, 748 = L_OD;
  84, 749 = L_OD;
  84, 750 = L_CR;
  84, 751 = L_CR;
  84, 752 = L_CR;
  84, 753 = L_DC;
  84,   0 = L_DC;
  85, 240 = L_PS;
  85,   0 = L_PS;
  85, 543 = L_PS;
  85,   0 = L_IC;
  85, 678 = L_IC;
  85, 692 = L_CPU;
  85, 705 = L_CPU;
  85, 717 = L_CPU;
  85, 728 = L_BUS;
  85, 738 = L_BUS;
  85, 747 = L_BUS;
  85, 756 = L_OD;
  85, 757 = L_OD;
  85, 758 = L_CR;
  85, 759 = L_CR;
  85, 760 = L_CR;
  85, 761 = L_DC;
  85,   0 = L_DC;
  86, 241 = L_PS;
  86,   0 = L_PS;
  86,   0 = L_PS;
  86,   0 = L_IC;
  86,   0 = L_IC;
  86, 693 = L_CPU;
  86, 706 = L_CPU;
  86,   0 = L_CPU;
  86, 729 = L_BUS;
  86, 739 = L_BUS;
  86, 748 = L_BUS;
  86, 756 = L_OD;
  86,   0 = L_OD;
  86, 765 = L_CR;
  86, 766 = L_CR;
  86,   0 = L_CR;
  86, 768 = L_DC;
  86,   0 = L_DC;
  87, 242 = L_PS;
  87,   0 = L_PS;
  87, 545 = L_PS;
  87,   0 = L_IC;
  87, 680 = L_IC;
  87, 694 = L_CPU;
  87,   0 = L_CPU;
  87, 719 = L_CPU;
  87, 730 = L_BUS;
  87, 740 = L_BUS;
  87, 749 = L_BUS;
  87, 757 = L_OD;
  87,   0 = L_OD;
  87, 771 = L_CR;
  87,   0 = L_CR;
  87, 773 = L_CR;
  87, 774 = L_DC;
  87,   0 = L_DC;
  88, 243 = L_PS;
  88,   0 = L_PS;
  88, 546 = L_PS;
  88,   0 = L_IC;
  88, 681 = L_IC;
  88, 695 = L_CPU;
  88, 708 = L_CPU;
  88, 720 = L_CPU;
  88, 731 = L_BUS;
  88, 741 = L_BUS;
  88, 750 = L_BUS;
  88, 758 = L_OD;
  88, 765 = L_OD;
  88, 771 = L_OD;
  88, 777 = L_CR;
  88, 778 = L_CR;
  88, 779 = L_DC;
  88,   0 = L_DC;
  89, 244 = L_PS;
  89,   0 = L_PS;
  89,   0 = L_PS;
  89,   0 = L_IC;
  89,   0 = L_IC;
  89, 696 = L_CPU;
  89, 709 = L_CPU;
  89,   0 = L_CPU;
  89, 732 = L_BUS;
  89, 742 = L_BUS;
  89, 751 = L_BUS;
  89, 759 = L_OD;
  89, 766 = L_OD;
  89,   0 = L_OD;
  89, 777 = L_CR;
  89,   0 = L_CR;
  89, 783 = L_DC;
  89,   0 = L_DC;
  90, 245 = L_PS;
  90,   0 = L_PS;
  90, 548 = L_PS;
  90,   0 = L_IC;
  90, 683 = L_IC;
  90, 697 = L_CPU;
  90,   0 = L_CPU;
  90, 722 = L_CPU;
  90, 733 = L_BUS;
  90, 743 = L_BUS;
  90, 752 = L_BUS;
  90, 760 = L_OD;
  90,   0 = L_OD;
  90, 773 = L_OD;
  90, 778 = L_CR;
  90,   0 = L_CR;
  90, 786 = L_DC;
  90,   0 = L_DC;
  91, 246 = L_PS;
  91,   0 = L_PS;
  91, 549 = L_PS;
  91,   0 = L_IC;
  91, 684 = L_IC;
  91, 698 = L_CPU;
  91, 711 = L_CPU;
  91, 723 = L_CPU;
  91, 734 = L_BUS;
  91, 744 = L_BUS;
  91, 753 = L_BUS;
  91, 761 = L_OD;
  91, 768 = L_OD;
  91, 774 = L_OD;
  91, 779 = L_CR;
  91, 783 = L_CR;
  91, 786 = L_CR;
  91,   0 = L_DC;
  93,   0 = L_PS;
  93, 400 = L_PS;
  93, 551 = L_PS;
  93,   0 = L_IC;
  93,   0 = L_CPU;
  93, 792 = L_CPU;
  93, 793 = L_CPU;
  93,   0 = L_BUS;
  93, 795 = L_BUS;
  93, 796 = L_BUS;
  93,   0 = L_OD;
  93, 798 = L_OD;
  93, 799 = L_OD;
  93,   0 = L_CR;
  93, 801 = L_CR;
  93, 802 = L_CR;
  93,   0 = L_DC;
  93, 804 = L_DC;
  94,   0 = L_PS;
  94, 401 = L_PS;
  94,   0 = L_PS;
  94,   0 = L_IC;
  94,   0 = L_IC;
  94, 805 = L_CPU;
  94,   0 = L_CPU;
  94, 807 = L_BUS;
  94, 808 = L_BUS;
  94,   0 = L_BUS;
  94, 810 = L_OD;
  94, 811 = L_OD;
  94,   0 = L_OD;
  94, 813 = L_CR;
  94, 814 = L_CR;
  94,   0 = L_CR;
  94,   0 = L_DC;
  94, 817 = L_DC;
  95,   0 = L_PS;
  95, 402 = L_PS;
  95, 553 = L_PS;
  95,   0 = L_IC;
  95, 792 = L_IC;
  95, 805 = L_CPU;
  95, 818 = L_CPU;
  95, 819 = L_BUS;
  95, 820 = L_BUS;
  95, 821 = L_BUS;
  95, 822 = L_OD;
  95, 823 = L_OD;
  95, 824 = L_OD;
  95, 825 = L_CR;
  95, 826 = L_CR;
  95, 827 = L_CR;
  95,   0 = L_DC;
  95, 829 = L_DC;
  96,   0 = L_PS;
  96, 403 = L_PS;
  96, 554 = L_PS;
  96,   0 = L_IC;
  96, 793 = L_IC;
  96,   0 = L_CPU;
  96, 818 = L_CPU;
  96,   0 = L_BUS;
  96, 831 = L_BUS;
  96, 832 = L_BUS;
  96,   0 = L_OD;
  96, 834 = L_OD;
  96, 835 = L_OD;
  96,   0 = L_CR;
  96, 837 = L_CR;
  96, 838 = L_CR;
  96,   0 = L_DC;
  96, 840 = L_DC;
  97,   0 = L_PS;
  97, 404 = L_PS;
  97,   0 = L_PS;
  97,   0 = L_IC;
  97,   0 = L_IC;
  97, 807 = L_CPU;
  97, 819 = L_CPU;
  97,   0 = L_CPU;
  97, 841 = L_BUS;
  97,   0 = L_BUS;
  97, 843 = L_OD;
  97, 844 = L_OD;
  97, 845 = L_OD;
  97, 846 = L_CR;
  97, 847 = L_CR;
  97, 848 = L_CR;
  97,   0 = L_DC;
  97, 850 = L_DC;
  98,   0 = L_PS;
  98, 405 = L_PS;
  98, 556 = L_PS;
  98,   0 = L_IC;
  98, 795 = L_IC;
  98, 808 = L_CPU;
  98, 820 = L_CPU;
  98, 831 = L_CPU;
  98, 841 = L_BUS;
  98, 851 = L_BUS;
  98, 852 = L_OD;
  98, 853 = L_OD;
  98, 854 = L_OD;
  98, 855 = L_CR;
  98, 856 = L_CR;
  98, 857 = L_CR;
  98,   0 = L_DC;
  98, 859 = L_DC;
  99,   0 = L_PS;
  99, 406 = L_PS;
  99, 557 = L_PS;
  99,   0 = L_IC;
  99, 796 = L_IC;
  99,   0 = L_CPU;
  99, 821 = L_CPU;
  99, 832 = L_CPU;
  99,   0 = L_BUS;
  99, 851 = L_BUS;
  99, 860 = L_OD;
  99, 861 = L_OD;
  99, 862 = L_OD;
  99, 863 = L_CR;
  99, 864 = L_CR;
  99, 865 = L_CR;
  99,   0 = L_DC;
  99, 867 = L_DC;
 100,   0 = L_PS;
 100, 407 = L_PS;
 100,   0 = L_PS;
 100,   0 = L_IC;
 100,   0 = L_IC;
 100, 810 = L_CPU;
 100, 822 = L_CPU;
 100,   0 = L_CPU;
 100, 843 = L_BUS;
 100, 852 = L_BUS;
 100, 860 = L_BUS;
 100, 868 = L_OD;
 100,   0 = L_OD;
 100, 870 = L_CR;
 100, 871 = L_CR;
 100,   0 = L_CR;
 100,   0 = L_DC;
 100, 874 = L_DC;
 101,   0 = L_PS;
 101, 408 = L_PS;
 101, 559 = L_PS;
 101,   0 = L_IC;
 101, 798 = L_IC;
 101, 811 = L_CPU;
 101, 823 = L_CPU;
 101, 834 = L_CPU;
 101, 844 = L_BUS;
 101, 853 = L_BUS;
 101, 861 = L_BUS;
 101, 868 = L_OD;
 101, 875 = L_OD;
 101, 876 = L_CR;
 101, 877 = L_CR;
 101, 878 = L_CR;
 101,   0 = L_DC;
 101, 880 = L_DC;
 102,   0 = L_PS;
 102, 409 = L_PS;
 102, 560 = L_PS;
 102,   0 = L_IC;
 102, 799 = L_IC;
 102,   0 = L_CPU;
 102, 824 = L_CPU;
 102, 835 = L_CPU;
 102, 845 = L_BUS;
 102, 854 = L_BUS;
 102, 862 = L_BUS;
 102,   0 = L_OD;
 102, 875 = L_OD;
 102,   0 = L_CR;
 102, 882 = L_CR;
 102, 883 = L_CR;
 102,   0 = L_DC;
 102, 885 = L_DC;
 103,   0 = L_PS;
 103, 410 = L_PS;
 103,   0 = L_PS;
 103,   0 = L_IC;
 103,   0 = L_IC;
 103, 813 = L_CPU;
 103, 825 = L_CPU;
 103,   0 = L_CPU;
 103, 846 = L_BUS;
 103, 855 = L_BUS;
 103, 863 = L_BUS;
 103, 870 = L_OD;
 103, 876 = L_OD;
 103,   0 = L_OD;
 103, 886 = L_CR;
 103,   0 = L_CR;
 103,   0 = L_DC;
 103, 889 = L_DC;
 104,   0 = L_PS;
 104, 411 = L_PS;
 104, 562 = L_PS;
 104,   0 = L_IC;
 104, 801 = L_IC;
 104, 814 = L_CPU;
 104, 826 = L_CPU;
 104, 837 = L_CPU;
 104, 847 = L_BUS;
 104, 856 = L_BUS;
 104, 864 = L_BUS;
 104, 871 = L_OD;
 104, 877 = L_OD;
 104, 882 = L_OD;
 104, 886 = L_CR;
 104, 890 = L_CR;
 104,   0 = L_DC;
 104, 892 = L_DC;
 105,   0 = L_PS;
 105, 412 = L_PS;
 105, 563 = L_PS;
 105,   0 = L_IC;
 105, 802 = L_IC;
 105,   0 = L_CPU;
 105, 827 = L_CPU;
 105, 838 = L_CPU;
 105, 848 = L_BUS;
 105, 857 = L_BUS;
 105, 865 = L_BUS;
 105,   0 = L_OD;
 105, 878 = L_OD;
 105, 883 = L_OD;
 105,   0 = L_CR;
 105, 890 = L_CR;
 105,   0 = L_DC;
 105, 894 = L_DC;
 107,   0 = L_PS;
 107, 414 = L_PS;
 107, 565 = L_PS;
 107,   0 = L_IC;
 107, 804 = L_IC;
 107, 817 = L_CPU;
 107, 829 = L_CPU;
 107, 840 = L_CPU;
 107, 850 = L_BUS;
 107, 859 = L_BUS;
 107, 867 = L_BUS;
 107, 874 = L_OD;
 107, 880 = L_OD;
 107, 885 = L_OD;
 107, 889 = L_CR;
 107, 892 = L_CR;
 107, 894 = L_CR;
 107,   0 = L_DC;
 108, 250 = L_PS;
 108,   0 = L_PS;
 108, 566 = L_PS;
 108, 672 = L_IC;
 108,   0 = L_IC;
 108,   0 = L_CPU;
 108, 899 = L_CPU;
 108, 900 = L_BUS;
 108,   0 = L_BUS;
 108, 902 = L_BUS;
 108, 903 = L_OD;
 108,   0 = L_OD;
 108, 905 = L_OD;
 108, 906 = L_CR;
 108,   0 = L_CR;
 108, 908 = L_CR;
 108, 909 = L_DC;
 108, 910 = L_DC;
 109,   0 = L_PS;
 109, 417 = L_PS;
 109, 567 = L_PS;
 109,   0 = L_IC;
 109, 792 = L_IC;
 109,   0 = L_CPU;
 109, 911 = L_CPU;
 109,   0 = L_BUS;
 109, 913 = L_BUS;
 109, 914 = L_BUS;
 109,   0 = L_OD;
 109, 916 = L_OD;
 109, 917 = L_OD;
 109,   0 = L_CR;
 109, 919 = L_CR;
 109, 920 = L_CR;
 109, 921 = L_DC;
 109, 922 = L_DC;
 110, 252 = L_PS;
 110, 418 = L_PS;
 110, 568 = L_PS;
 110, 674 = L_IC;
 110, 793 = L_IC;
 110, 899 = L_CPU;
 110, 911 = L_CPU;
 110, 923 = L_BUS;
 110, 924 = L_BUS;
 110, 925 = L_BUS;
 110, 926 = L_OD;
 110, 927 = L_OD;
 110, 928 = L_OD;
 110, 929 = L_CR;
 110, 930 = L_CR;
 110, 931 = L_CR;
 110, 932 = L_DC;
 110, 933 = L_DC;
 111, 253 = L_PS;
 111,   0 = L_PS;
 111, 569 = L_PS;
 111, 675 = L_IC;
 111,   0 = L_IC;
 111, 900 = L_CPU;
 111,   0 = L_CPU;
 111, 923 = L_CPU;
 111,   0 = L_BUS;
 111, 935 = L_BUS;
 111, 936 = L_OD;
 111, 937 = L_OD;
 111, 938 = L_OD;
 111, 939 = L_CR;
 111, 940 = L_CR;
 111, 941 = L_CR;
 111, 942 = L_DC;
 111, 943 = L_DC;
 112,   0 = L_PS;
 112, 420 = L_PS;
 112, 570 = L_PS;
 112,   0 = L_IC;
 112, 795 = L_IC;
 112,   0 = L_CPU;
 112, 913 = L_CPU;
 112, 924 = L_CPU;
 112,   0 = L_BUS;
 112, 944 = L_BUS;
 112, 945 = L_OD;
 112, 946 = L_OD;
 112, 947 = L_OD;
 112, 948 = L_CR;
 112, 949 = L_CR;
 112, 950 = L_CR;
 112, 951 = L_DC;
 112, 952 = L_DC;
 113, 255 = L_PS;
 113, 421 = L_PS;
 113, 571 = L_PS;
 113, 677 = L_IC;
 113, 796 = L_IC;
 113, 902 = L_CPU;
 113, 914 = L_CPU;
 113, 925 = L_CPU;
 113, 935 = L_BUS;
 113, 944 = L_BUS;
 113, 953 = L_OD;
 113, 954 = L_OD;
 113, 955 = L_OD;
 113, 956 = L_CR;
 113, 957 = L_CR;
 113, 958 = L_CR;
 113, 959 = L_DC;
 113, 960 = L_DC;
 114, 256 = L_PS;
 114,   0 = L_PS;
 114, 572 = L_PS;
 114, 678 = L_IC;
 114,   0 = L_IC;
 114, 903 = L_CPU;
 114,   0 = L_CPU;
 114, 926 = L_CPU;
 114, 936 = L_BUS;
 114, 945 = L_BUS;
 114, 953 = L_BUS;
 114,   0 = L_OD;
 114, 962 = L_OD;
 114, 963 = L_CR;
 114,   0 = L_CR;
 114, 965 = L_CR;
 114, 966 = L_DC;
 114, 967 = L_DC;
 115,   0 = L_PS;
 115, 423 = L_PS;
 115, 573 = L_PS;
 115,   0 = L_IC;
 115, 798 = L_IC;
 115,   0 = L_CPU;
 115, 916 = L_CPU;
 115, 927 = L_CPU;
 115, 937 = L_BUS;
 115, 946 = L_BUS;
 115, 954 = L_BUS;
 115,   0 = L_OD;
 115, 968 = L_OD;
 115,   0 = L_CR;
 115, 970 = L_CR;
 115, 971 = L_CR;
 115, 972 = L_DC;
 115, 973 = L_DC;
 116, 258 = L_PS;
 116, 424 = L_PS;
 116, 574 = L_PS;
 116, 680 = L_IC;
 116, 799 = L_IC;
 116, 905 = L_CPU;
 116, 917 = L_CPU;
 116, 928 = L_CPU;
 116, 938 = L_BUS;
 116, 947 = L_BUS;
 116, 955 = L_BUS;
 116, 962 = L_OD;
 116, 968 = L_OD;
 116, 974 = L_CR;
 116, 975 = L_CR;
 116, 976 = L_CR;
 116, 977 = L_DC;
 116, 978 = L_DC;
 117, 259 = L_PS;
 117,   0 = L_PS;
 117, 575 = L_PS;
 117, 681 = L_IC;
 117,   0 = L_IC;
 117, 906 = L_CPU;
 117,   0 = L_CPU;
 117, 929 = L_CPU;
 117, 939 = L_BUS;
 117, 948 = L_BUS;
 117, 956 = L_BUS;
 117, 963 = L_OD;
 117,   0 = L_OD;
 117, 974 = L_OD;
 117,   0 = L_CR;
 117, 980 = L_CR;
 117, 981 = L_DC;
 117, 982 = L_DC;
 118,   0 = L_PS;
 118, 426 = L_PS;
 118, 576 = L_PS;
 118,   0 = L_IC;
 118, 801 = L_IC;
 118,   0 = L_CPU;
 118, 919 = L_CPU;
 118, 930 = L_CPU;
 118, 940 = L_BUS;
 118, 949 = L_BUS;
 118, 957 = L_BUS;
 118,   0 = L_OD;
 118, 970 = L_OD;
 118, 975 = L_OD;
 118,   0 = L_CR;
 118, 983 = L_CR;
 118, 984 = L_DC;
 118, 985 = L_DC;
 119, 261 = L_PS;
 119, 427 = L_PS;
 119, 577 = L_PS;
 119, 683 = L_IC;
 119, 802 = L_IC;
 119, 908 = L_CPU;
 119, 920 = L_CPU;
 119, 931 = L_CPU;
 119, 941 = L_BUS;
 119, 950 = L_BUS;
 119, 958 = L_BUS;
 119, 965 = L_OD;
 119, 971 = L_OD;
 119, 976 = L_OD;
 119, 980 = L_CR;
 119, 983 = L_CR;
 119, 986 = L_DC;
 119, 987 = L_DC;
 120, 262 = L_PS;
 120,   0 = L_PS;
 120, 578 = L_PS;
 120, 684 = L_IC;
 120,   0 = L_IC;
 120, 909 = L_CPU;
 120, 921 = L_CPU;
 120, 932 = L_CPU;
 120, 942 = L_BUS;
 120, 951 = L_BUS;
 120, 959 = L_BUS;
 120, 966 = L_OD;
 120, 972 = L_OD;
 120, 977 = L_OD;
 120, 981 = L_CR;
 120, 984 = L_CR;
 120, 986 = L_CR;
 120,   0 = L_DC;
 121,   0 = L_PS;
 121, 429 = L_PS;
 121, 579 = L_PS;
 121,   0 = L_IC;
 121, 804 = L_IC;
 121, 910 = L_CPU;
 121, 922 = L_CPU;
 121, 933 = L_CPU;
 121, 943 = L_BUS;
 121, 952 = L_BUS;
 121, 960 = L_BUS;
 121, 967 = L_OD;
 121, 973 = L_OD;
 121, 978 = L_OD;
 121, 982 = L_CR;
 121, 985 = L_CR;
 121, 987 = L_CR;
 121,   0 = L_DC;
 122, 266 = L_PS;
 122, 431 = L_PS;
 122,   0 = L_PS;
 122, 687 = L_IC;
 122, 805 = L_IC;
 122,   0 = L_IC;
 122,   0 = L_CPU;
 122, 990 = L_BUS;
 122, 991 = L_BUS;
 122,   0 = L_BUS;
 122, 993 = L_OD;
 122, 994 = L_OD;
 122,   0 = L_OD;
 122, 996 = L_CR;
 122, 997 = L_CR;
 122,   0 = L_CR;
 122, 999 = L_DC;
 122,1000 = L_DC;
 123, 267 = L_PS;
 123,   0 = L_PS;
 123, 581 = L_PS;
 123, 688 = L_IC;
 123,   0 = L_IC;
 123, 899 = L_IC;
 123,   0 = L_CPU;
 123,1001 = L_BUS;
 123,   0 = L_BUS;
 123,1003 = L_BUS;
 123,1004 = L_OD;
 123,   0 = L_OD;
 123,1006 = L_OD;
 123,1007 = L_CR;
 123,   0 = L_CR;
 123,1009 = L_CR;
 123,1010 = L_DC;
 123,1011 = L_DC;
 124, 268 = L_PS;
 124, 433 = L_PS;
 124, 582 = L_PS;
 124, 689 = L_IC;
 124, 807 = L_IC;
 124, 900 = L_IC;
 124, 990 = L_CPU;
 124,1001 = L_CPU;
 124,1012 = L_BUS;
 124,1013 = L_BUS;
 124,1014 = L_OD;
 124,1015 = L_OD;
 124,1016 = L_OD;
 124,1017 = L_CR;
 124,1018 = L_CR;
 124,1019 = L_CR;
 124,1020 = L_DC;
 124,1021 = L_DC;
 125, 269 = L_PS;
 125, 434 = L_PS;
 125,   0 = L_PS;
 125, 690 = L_IC;
 125, 808 = L_IC;
 125,   0 = L_IC;
 125, 991 = L_CPU;
 125,   0 = L_CPU;
 125,1012 = L_BUS;
 125,   0 = L_BUS;
 125,1023 = L_OD;
 125,1024 = L_OD;
 125,1025 = L_OD;
 125,1026 = L_CR;
 125,1027 = L_CR;
 125,1028 = L_CR;
 125,1029 = L_DC;
 125,1030 = L_DC;
 126, 270 = L_PS;
 126,   0 = L_PS;
 126, 584 = L_PS;
 126, 691 = L_IC;
 126,   0 = L_IC;
 126, 902 = L_IC;
 126,   0 = L_CPU;
 126,1003 = L_CPU;
 126,1013 = L_BUS;
 126,   0 = L_BUS;
 126,1031 = L_OD;
 126,1032 = L_OD;
 126,1033 = L_OD;
 126,1034 = L_CR;
 126,1035 = L_CR;
 126,1036 = L_CR;
 126,1037 = L_DC;
 126,1038 = L_DC;
 127, 271 = L_PS;
 127, 436 = L_PS;
 127, 585 = L_PS;
 127, 692 = L_IC;
 127, 810 = L_IC;
 127, 903 = L_IC;
 127, 993 = L_CPU;
 127,1004 = L_CPU;
 127,1014 = L_BUS;
 127,1023 = L_BUS;
 127,1031 = L_BUS;
 127,1039 = L_OD;
 127,1040 = L_OD;
 127,1041 = L_CR;
 127,1042 = L_CR;
 127,1043 = L_CR;
 127,1044 = L_DC;
 127,1045 = L_DC;
 128, 272 = L_PS;
 128, 437 = L_PS;
 128,   0 = L_PS;
 128, 693 = L_IC;
 128, 811 = L_IC;
 128,   0 = L_IC;
 128, 994 = L_CPU;
 128,   0 = L_CPU;
 128,1015 = L_BUS;
 128,1024 = L_BUS;
 128,1032 = L_BUS;
 128,1039 = L_OD;
 128,   0 = L_OD;
 128,1047 = L_CR;
 128,1048 = L_CR;
 128,   0 = L_CR;
 128,1050 = L_DC;
 128,1051 = L_DC;
 129, 273 = L_PS;
 129,   0 = L_PS;
 129, 587 = L_PS;
 129, 694 = L_IC;
 129,   0 = L_IC;
 129, 905 = L_IC;
 129,   0 = L_CPU;
 129,1006 = L_CPU;
 129,1016 = L_BUS;
 129,1025 = L_BUS;
 129,1033 = L_BUS;
 129,1040 = L_OD;
 129,   0 = L_OD;
 129,1052 = L_CR;
 129,   0 = L_CR;
 129,1054 = L_CR;
 129,1055 = L_DC;
 129,1056 = L_DC;
 130, 274 = L_PS;
 130, 439 = L_PS;
 130, 588 = L_PS;
 130, 695 = L_IC;
 130, 813 = L_IC;
 130, 906 = L_IC;
 130, 996 = L_CPU;
 130,1007 = L_CPU;
 130,1017 = L_BUS;
 130,1026 = L_BUS;
 130,1034 = L_BUS;
 130,1041 = L_OD;
 130,1047 = L_OD;
 130,1052 = L_OD;
 130,1057 = L_CR;
 130,1058 = L_CR;
 130,1059 = L_DC;
 130,1060 = L_DC;
 131, 275 = L_PS;
 131, 440 = L_PS;
 131,   0 = L_PS;
 131, 696 = L_IC;
 131, 814 = L_IC;
 131,   0 = L_IC;
 131, 997 = L_CPU;
 131,   0 = L_CPU;
 131,1018 = L_BUS;
 131,1027 = L_BUS;
 131,1035 = L_BUS;
 131,1042 = L_OD;
 131,1048 = L_OD;
 131,   0 = L_OD;
 131,1057 = L_CR;
 131,   0 = L_CR;
 131,1062 = L_DC;
 131,1063 = L_DC;
 132, 276 = L_PS;
 132,   0 = L_PS;
 132, 590 = L_PS;
 132, 697 = L_IC;
 132,   0 = L_IC;
 132, 908 = L_IC;
 132,   0 = L_CPU;
 132,1009 = L_CPU;
 132,1019 = L_BUS;
 132,1028 = L_BUS;
 132,1036 = L_BUS;
 132,1043 = L_OD;
 132,   0 = L_OD;
 132,1054 = L_OD;
 132,1058 = L_CR;
 132,   0 = L_CR;
 132,1064 = L_DC;
 132,1065 = L_DC;
 133, 277 = L_PS;
 133,   0 = L_PS;
 133, 591 = L_PS;
 133, 698 = L_IC;
 133,   0 = L_IC;
 133, 909 = L_IC;
 133, 999 = L_CPU;
 133,1010 = L_CPU;
 133,1020 = L_BUS;
 133,1029 = L_BUS;
 133,1037 = L_BUS;
 133,1044 = L_OD;
 133,1050 = L_OD;
 133,1055 = L_OD;
 133,1059 = L_CR;
 133,1062 = L_CR;
 133,1064 = L_CR;
 133,   0 = L_DC;
 134,   0 = L_PS;
 134, 443 = L_PS;
 134, 592 = L_PS;
 134,   0 = L_IC;
 134, 817 = L_IC;
 134, 910 = L_IC;
 134,1000 = L_CPU;
 134,1011 = L_CPU;
 134,1021 = L_BUS;
 134,1030 = L_BUS;
 134,1038 = L_BUS;
 134,1045 = L_OD;
 134,1051 = L_OD;
 134,1056 = L_OD;
 134,1060 = L_CR;
 134,1063 = L_CR;
 134,1065 = L_CR;
 134,   0 = L_DC;
 135,   0 = L_PS;
 135, 445 = L_PS;
 135, 593 = L_PS;
 135,   0 = L_IC;
 135, 818 = L_IC;
 135, 911 = L_IC;
 135,   0 = L_CPU;
 135,   0 = L_BUS;
 135,1068 = L_BUS;
 135,1069 = L_BUS;
 135,   0 = L_OD;
 135,1071 = L_OD;
 135,1072 = L_OD;
 135,   0 = L_CR;
 135,1074 = L_CR;
 135,1075 = L_CR;
 135,1076 = L_DC;
 135,1077 = L_DC;
 136, 282 = L_PS;
 136, 446 = L_PS;
 136,   0 = L_PS;
 136, 702 = L_IC;
 136, 819 = L_IC;
 136,   0 = L_IC;
 136, 990 = L_CPU;
 136,   0 = L_CPU;
 136,1078 = L_BUS;
 136,   0 = L_BUS;
 136,1080 = L_OD;
 136,1081 = L_OD;
 136,1082 = L_OD;
 136,1083 = L_CR;
 136,1084 = L_CR;
 136,1085 = L_CR;
 136,1086 = L_DC;
 136,1087 = L_DC;
 137, 283 = L_PS;
 137, 447 = L_PS;
 137, 595 = L_PS;
 137, 703 = L_IC;
 137, 820 = L_IC;
 137, 913 = L_IC;
 137, 991 = L_CPU;
 137,1068 = L_CPU;
 137,1078 = L_BUS;
 137,1088 = L_BUS;
 137,1089 = L_OD;
 137,1090 = L_OD;
 137,1091 = L_OD;
 137,1092 = L_CR;
 137,1093 = L_CR;
 137,1094 = L_CR;
 137,1095 = L_DC;
 137,1096 = L_DC;
 138,   0 = L_PS;
 138, 448 = L_PS;
 138, 596 = L_PS;
 138,   0 = L_IC;
 138, 821 = L_IC;
 138, 914 = L_IC;
 138,   0 = L_CPU;
 138,1069 = L_CPU;
 138,   0 = L_BUS;
 138,1088 = L_BUS;
 138,1097 = L_OD;
 138,1098 = L_OD;
 138,1099 = L_OD;
 138,1100 = L_CR;
 138,1101 = L_CR;
 138,1102 = L_CR;
 138,1103 = L_DC;
 138,1104 = L_DC;
 139, 285 = L_PS;
 139, 449 = L_PS;
 139,   0 = L_PS;
 139, 705 = L_IC;
 139, 822 = L_IC;
 139,   0 = L_IC;
 139, 993 = L_CPU;
 139,   0 = L_CPU;
 139,1080 = L_BUS;
 139,1089 = L_BUS;
 139,1097 = L_BUS;
 139,1105 = L_OD;
 139,   0 = L_OD;
 139,1107 = L_CR;
 139,1108 = L_CR;
 139,   0 = L_CR;
 139,1110 = L_DC;
 139,1111 = L_DC;
 140, 286 = L_PS;
 140, 450 = L_PS;
 140, 598 = L_PS;
 140, 706 = L_IC;
 140, 823 = L_IC;
 140, 916 = L_IC;
 140, 994 = L_CPU;
 140,1071 = L_CPU;
 140,1081 = L_BUS;
 140,1090 = L_BUS;
 140,1098 = L_BUS;
 140,1105 = L_OD;
 140,1112 = L_OD;
 140,1113 = L_CR;
 140,1114 = L_CR;
 140,1115 = L_CR;
 140,1116 = L_DC;
 140,1117 = L_DC;
 141,   0 = L_PS;
 141, 451 = L_PS;
 141, 599 = L_PS;
 141,   0 = L_IC;
 141, 824 = L_IC;
 141, 917 = L_IC;
 141,   0 = L_CPU;
 141,1072 = L_CPU;
 141,1082 = L_BUS;
 141,1091 = L_BUS;
 141,1099 = L_BUS;
 141,   0 = L_OD;
 141,1112 = L_OD;
 141,   0 = L_CR;
 141,1119 = L_CR;
 141,1120 = L_CR;
 141,1121 = L_DC;
 141,1122 = L_DC;
 142, 288 = L_PS;
 142, 452 = L_PS;
 142,   0 = L_PS;
 142, 708 = L_IC;
 142, 825 = L_IC;
 142,   0 = L_IC;
 142, 996 = L_CPU;
 142,   0 = L_CPU;
 142,1083 = L_BUS;
 142,1092 = L_BUS;
 142,1100 = L_BUS;
 142,1107 = L_OD;
 142,1113 = L_OD;
 142,   0 = L_OD;
 142,1123 = L_CR;
 142,   0 = L_CR;
 142,1125 = L_DC;
 142,1126 = L_DC;
 143, 289 = L_PS;
 143, 453 = L_PS;
 143, 601 = L_PS;
 143, 709 = L_IC;
 143, 826 = L_IC;
 143, 919 = L_IC;
 143, 997 = L_CPU;
 143,1074 = L_CPU;
 143,1084 = L_BUS;
 143,1093 = L_BUS;
 143,1101 = L_BUS;
 143,1108 = L_OD;
 143,1114 = L_OD;
 143,1119 = L_OD;
 143,1123 = L_CR;
 143,1127 = L_CR;
 143,1128 = L_DC;
 143,1129 = L_DC;
 144,   0 = L_PS;
 144, 454 = L_PS;
 144, 602 = L_PS;
 144,   0 = L_IC;
 144, 827 = L_IC;
 144, 920 = L_IC;
 144,   0 = L_CPU;
 144,1075 = L_CPU;
 144,1085 = L_BUS;
 144,1094 = L_BUS;
 144,1102 = L_BUS;
 144,   0 = L_OD;
 144,1115 = L_OD;
 144,1120 = L_OD;
 144,   0 = L_CR;
 144,1127 = L_CR;
 144,1130 = L_DC;
 144,1131 = L_DC;
 145, 291 = L_PS;
 145,   0 = L_PS;
 145, 603 = L_PS;
 145, 711 = L_IC;
 145,   0 = L_IC;
 145, 921 = L_IC;
 145, 999 = L_CPU;
 145,1076 = L_CPU;
 145,1086 = L_BUS;
 145,1095 = L_BUS;
 145,1103 = L_BUS;
 145,1110 = L_OD;
 145,1116 = L_OD;
 145,1121 = L_OD;
 145,1125 = L_CR;
 145,1128 = L_CR;
 145,1130 = L_CR;
 145,   0 = L_DC;
 146,   0 = L_PS;
 146, 456 = L_PS;
 146, 604 = L_PS;
 146,   0 = L_IC;
 146, 829 = L_IC;
 146, 922 = L_IC;
 146,1000 = L_CPU;
 146,1077 = L_CPU;
 146,1087 = L_BUS;
 146,1096 = L_BUS;
 146,1104 = L_BUS;
 146,1111 = L_OD;
 146,1117 = L_OD;
 146,1122 = L_OD;
 146,1126 = L_CR;
 146,1129 = L_CR;
 146,1131 = L_CR;
 146,   0 = L_DC;
 147, 295 = L_PS;
 147,   0 = L_PS;
 147, 605 = L_PS;
 147, 714 = L_IC;
 147,   0 = L_IC;
 147, 923 = L_IC;
 147,1001 = L_CPU;
 147,   0 = L_CPU;
 147,   0 = L_BUS;
 147,1134 = L_BUS;
 147,1135 = L_OD;
 147,1136 = L_OD;
 147,1137 = L_OD;
 147,1138 = L_CR;
 147,1139 = L_CR;
 147,1140 = L_CR;
 147,1141 = L_DC;
 147,1142 = L_DC;
 148,   0 = L_PS;
 148, 459 = L_PS;
 148, 606 = L_PS;
 148,   0 = L_IC;
 148, 831 = L_IC;
 148, 924 = L_IC;
 148,   0 = L_CPU;
 148,1068 = L_CPU;
 148,   0 = L_BUS;
 148,1143 = L_BUS;
 148,1144 = L_OD;
 148,1145 = L_OD;
 148,1146 = L_OD;
 148,1147 = L_CR;
 148,1148 = L_CR;
 148,1149 = L_CR;
 148,1150 = L_DC;
 148,1151 = L_DC;
 149, 297 = L_PS;
 149, 460 = L_PS;
 149, 607 = L_PS;
 149, 716 = L_IC;
 149, 832 = L_IC;
 149, 925 = L_IC;
 149,1003 = L_CPU;
 149,1069 = L_CPU;
 149,1134 = L_BUS;
 149,1143 = L_BUS;
 149,1152 = L_OD;
 149,1153 = L_OD;
 149,1154 = L_OD;
 149,1155 = L_CR;
 149,1156 = L_CR;
 149,1157 = L_CR;
 149,1158 = L_DC;
 149,1159 = L_DC;
 150, 298 = L_PS;
 150,   0 = L_PS;
 150, 608 = L_PS;
 150, 717 = L_IC;
 150,   0 = L_IC;
 150, 926 = L_IC;
 150,1004 = L_CPU;
 150,   0 = L_CPU;
 150,1135 = L_BUS;
 150,1144 = L_BUS;
 150,1152 = L_BUS;
 150,   0 = L_OD;
 150,1161 = L_OD;
 150,1162 = L_CR;
 150,   0 = L_CR;
 150,1164 = L_CR;
 150,1165 = L_DC;
 150,1166 = L_DC;
 151,   0 = L_PS;
 151, 462 = L_PS;
 151, 609 = L_PS;
 151,   0 = L_IC;
 151, 834 = L_IC;
 151, 927 = L_IC;
 151,   0 = L_CPU;
 151,1071 = L_CPU;
 151,1136 = L_BUS;
 151,1145 = L_BUS;
 151,1153 = L_BUS;
 151,   0 = L_OD;
 151,1167 = L_OD;
 151,   0 = L_CR;
 151,1169 = L_CR;
 151,1170 = L_CR;
 151,1171 = L_DC;
 151,1172 = L_DC;
 152, 300 = L_PS;
 152, 463 = L_PS;
 152, 610 = L_PS;
 152, 719 = L_IC;
 152, 835 = L_IC;
 152, 928 = L_IC;
 152,1006 = L_CPU;
 152,1072 = L_CPU;
 152,1137 = L_BUS;
 152,1146 = L_BUS;
 152,1154 = L_BUS;
 152,1161 = L_OD;
 152,1167 = L_OD;
 152,1173 = L_CR;
 152,1174 = L_CR;
 152,1175 = L_CR;
 152,1176 = L_DC;
 152,1177 = L_DC;
 153, 301 = L_PS;
 153,   0 = L_PS;
 153, 611 = L_PS;
 153, 720 = L_IC;
 153,   0 = L_IC;
 153, 929 = L_IC;
 153,1007 = L_CPU;
 153,   0 = L_CPU;
 153,1138 = L_BUS;
 153,1147 = L_BUS;
 153,1155 = L_BUS;
 153,1162 = L_OD;
 153,   0 = L_OD;
 153,1173 = L_OD;
 153,   0 = L_CR;
 153,1179 = L_CR;
 153,1180 = L_DC;
 153,1181 = L_DC;
 154,   0 = L_PS;
 154, 465 = L_PS;
 154, 612 = L_PS;
 154,   0 = L_IC;
 154, 837 = L_IC;
 154, 930 = L_IC;
 154,   0 = L_CPU;
 154,1074 = L_CPU;
 154,1139 = L_BUS;
 154,1148 = L_BUS;
 154,1156 = L_BUS;
 154,   0 = L_OD;
 154,1169 = L_OD;
 154,1174 = L_OD;
 154,   0 = L_CR;
 154,1182 = L_CR;
 154,1183 = L_DC;
 154,1184 = L_DC;
 155, 303 = L_PS;
 155, 466 = L_PS;
 155, 613 = L_PS;
 155, 722 = L_IC;
 155, 838 = L_IC;
 155, 931 = L_IC;
 155,1009 = L_CPU;
 155,1075 = L_CPU;
 155,1140 = L_BUS;
 155,1149 = L_BUS;
 155,1157 = L_BUS;
 155,1164 = L_OD;
 155,1170 = L_OD;
 155,1175 = L_OD;
 155,1179 = L_CR;
 155,1182 = L_CR;
 155,1185 = L_DC;
 155,1186 = L_DC;
 156, 304 = L_PS;
 156,   0 = L_PS;
 156, 614 = L_PS;
 156, 723 = L_IC;
 156,   0 = L_IC;
 156, 932 = L_IC;
 156,1010 = L_CPU;
 156,1076 = L_CPU;
 156,1141 = L_BUS;
 156,1150 = L_BUS;
 156,1158 = L_BUS;
 156,1165 = L_OD;
 156,1171 = L_OD;
 156,1176 = L_OD;
 156,1180 = L_CR;
 156,1183 = L_CR;
 156,1185 = L_CR;
 156,   0 = L_DC;
 157,   0 = L_PS;
 157, 468 = L_PS;
 157, 615 = L_PS;
 157,   0 = L_IC;
 157, 840 = L_IC;
 157, 933 = L_IC;
 157,1011 = L_CPU;
 157,1077 = L_CPU;
 157,1142 = L_BUS;
 157,1151 = L_BUS;
 157,1159 = L_BUS;
 157,1166 = L_OD;
 157,1172 = L_OD;
 157,1177 = L_OD;
 157,1181 = L_CR;
 157,1184 = L_CR;
 157,1186 = L_CR;
 157,   0 = L_DC;
 158, 308 = L_PS;
 158, 470 = L_PS;
 158,   0 = L_PS;
 158, 726 = L_IC;
 158, 841 = L_IC;
 158,   0 = L_IC;
 158,1012 = L_CPU;
 158,1078 = L_CPU;
 158,   0 = L_CPU;
 158,   0 = L_BUS;
 158,1189 = L_OD;
 158,1190 = L_OD;
 158,1191 = L_OD;
 158,1192 = L_CR;
 158,1193 = L_CR;
 158,1194 = L_CR;
 158,1195 = L_DC;
 158,1196 = L_DC;
 159, 309 = L_PS;
 159,   0 = L_PS;
 159, 617 = L_PS;
 159, 727 = L_IC;
 159,   0 = L_IC;
 159, 935 = L_IC;
 159,1013 = L_CPU;
 159,   0 = L_CPU;
 159,1134 = L_CPU;
 159,   0 = L_BUS;
 159,1197 = L_OD;
 159,1198 = L_OD;
 159,1199 = L_OD;
 159,1200 = L_CR;
 159,1201 = L_CR;
 159,1202 = L_CR;
 159,1203 = L_DC;
 159,1204 = L_DC;
 160, 310 = L_PS;
 160, 472 = L_PS;
 160, 618 = L_PS;
 160, 728 = L_IC;
 160, 843 = L_IC;
 160, 936 = L_IC;
 160,1014 = L_CPU;
 160,1080 = L_CPU;
 160,1135 = L_CPU;
 160,1189 = L_BUS;
 160,1197 = L_BUS;
 160,1205 = L_OD;
 160,1206 = L_OD;
 160,1207 = L_CR;
 160,1208 = L_CR;
 160,1209 = L_CR;
 160,1210 = L_DC;
 160,1211 = L_DC;
 161, 311 = L_PS;
 161, 473 = L_PS;
 161, 619 = L_PS;
 161, 729 = L_IC;
 161, 844 = L_IC;
 161, 937 = L_IC;
 161,1015 = L_CPU;
 161,1081 = L_CPU;
 161,1136 = L_CPU;
 161,1190 = L_BUS;
 161,1198 = L_BUS;
 161,1205 = L_OD;
 161,1212 = L_OD;
 161,1213 = L_CR;
 161,1214 = L_CR;
 161,1215 = L_CR;
 161,1216 = L_DC;
 161,1217 = L_DC;
 162, 312 = L_PS;
 162, 474 = L_PS;
 162, 620 = L_PS;
 162, 730 = L_IC;
 162, 845 = L_IC;
 162, 938 = L_IC;
 162,1016 = L_CPU;
 162,1082 = L_CPU;
 162,1137 = L_CPU;
 162,1191 = L_BUS;
 162,1199 = L_BUS;
 162,1206 = L_OD;
 162,1212 = L_OD;
 162,1218 = L_CR;
 162,1219 = L_CR;
 162,1220 = L_CR;
 162,1221 = L_DC;
 162,1222 = L_DC;
 163, 313 = L_PS;
 163, 475 = L_PS;
 163, 621 = L_PS;
 163, 731 = L_IC;
 163, 846 = L_IC;
 163, 939 = L_IC;
 163,1017 = L_CPU;
 163,1083 = L_CPU;
 163,1138 = L_CPU;
 163,1192 = L_BUS;
 163,1200 = L_BUS;
 163,1207 = L_OD;
 163,1213 = L_OD;
 163,1218 = L_OD;
 163,1223 = L_CR;
 163,1224 = L_CR;
 163,1225 = L_DC;
 163,1226 = L_DC;
 164, 314 = L_PS;
 164, 476 = L_PS;
 164, 622 = L_PS;
 164, 732 = L_IC;
 164, 847 = L_IC;
 164, 940 = L_IC;
 164,1018 = L_CPU;
 164,1084 = L_CPU;
 164,1139 = L_CPU;
 164,1193 = L_BUS;
 164,1201 = L_BUS;
 164,1208 = L_OD;
 164,1214 = L_OD;
 164,1219 = L_OD;
 164,1223 = L_CR;
 164,1227 = L_CR;
 164,1228 = L_DC;
 164,1229 = L_DC;
 165, 315 = L_PS;
 165, 477 = L_PS;
 165, 623 = L_PS;
 165, 733 = L_IC;
 165, 848 = L_IC;
 165, 941 = L_IC;
 165,1019 = L_CPU;
 165,1085 = L_CPU;
 165,1140 = L_CPU;
 165,1194 = L_BUS;
 165,1202 = L_BUS;
 165,1209 = L_OD;
 165,1215 = L_OD;
 165,1220 = L_OD;
 165,1224 = L_CR;
 165,1227 = L_CR;
 165,1230 = L_DC;
 165,1231 = L_DC;
 166, 316 = L_PS;
 166,   0 = L_PS;
 166, 624 = L_PS;
 166, 734 = L_IC;
 166,   0 = L_IC;
 166, 942 = L_IC;
 166,1020 = L_CPU;
 166,1086 = L_CPU;
 166,1141 = L_CPU;
 166,1195 = L_BUS;
 166,1203 = L_BUS;
 166,1210 = L_OD;
 166,1216 = L_OD;
 166,1221 = L_OD;
 166,1225 = L_CR;
 166,1228 = L_CR;
 166,1230 = L_CR;
 166,   0 = L_DC;
 167,   0 = L_PS;
 167, 479 = L_PS;
 167, 625 = L_PS;
 167,   0 = L_IC;
 167, 850 = L_IC;
 167, 943 = L_IC;
 167,1021 = L_CPU;
 167,1087 = L_CPU;
 167,1142 = L_CPU;
 167,1196 = L_BUS;
 167,1204 = L_BUS;
 167,1211 = L_OD;
 167,1217 = L_OD;
 167,1222 = L_OD;
 167,1226 = L_CR;
 167,1229 = L_CR;
 167,1231 = L_CR;
 167,   0 = L_DC;
 168,   0 = L_PS;
 168, 481 = L_PS;
 168, 626 = L_PS;
 168,   0 = L_IC;
 168, 851 = L_IC;
 168, 944 = L_IC;
 168,   0 = L_CPU;
 168,1088 = L_CPU;
 168,1143 = L_CPU;
 168,   0 = L_BUS;
 168,1233 = L_OD;
 168,1234 = L_OD;
 168,1235 = L_OD;
 168,1236 = L_CR;
 168,1237 = L_CR;
 168,1238 = L_CR;
 168,1239 = L_DC;
 168,1240 = L_DC;
 169, 321 = L_PS;
 169, 482 = L_PS;
 169, 627 = L_PS;
 169, 738 = L_IC;
 169, 852 = L_IC;
 169, 945 = L_IC;
 169,1023 = L_CPU;
 169,1089 = L_CPU;
 169,1144 = L_CPU;
 169,1189 = L_BUS;
 169,1233 = L_BUS;
 169,1241 = L_OD;
 169,1242 = L_OD;
 169,1243 = L_CR;
 169,1244 = L_CR;
 169,1245 = L_CR;
 169,1246 = L_DC;
 169,1247 = L_DC;
 170, 322 = L_PS;
 170, 483 = L_PS;
 170, 628 = L_PS;
 170, 739 = L_IC;
 170, 853 = L_IC;
 170, 946 = L_IC;
 170,1024 = L_CPU;
 170,1090 = L_CPU;
 170,1145 = L_CPU;
 170,1190 = L_BUS;
 170,1234 = L_BUS;
 170,1241 = L_OD;
 170,1248 = L_OD;
 170,1249 = L_CR;
 170,1250 = L_CR;
 170,1251 = L_CR;
 170,1252 = L_DC;
 170,1253 = L_DC;
 171, 323 = L_PS;
 171, 484 = L_PS;
 171, 629 = L_PS;
 171, 740 = L_IC;
 171, 854 = L_IC;
 171, 947 = L_IC;
 171,1025 = L_CPU;
 171,1091 = L_CPU;
 171,1146 = L_CPU;
 171,1191 = L_BUS;
 171,1235 = L_BUS;
 171,1242 = L_OD;
 171,1248 = L_OD;
 171,1254 = L_CR;
 171,1255 = L_CR;
 171,1256 = L_CR;
 171,1257 = L_DC;
 171,1258 = L_DC;
 172, 324 = L_PS;
 172, 485 = L_PS;
 172, 630 = L_PS;
 172, 741 = L_IC;
 172, 855 = L_IC;
 172, 948 = L_IC;
 172,1026 = L_CPU;
 172,1092 = L_CPU;
 172,1147 = L_CPU;
 172,1192 = L_BUS;
 172,1236 = L_BUS;
 172,1243 = L_OD;
 172,1249 = L_OD;
 172,1254 = L_OD;
 172,1259 = L_CR;
 172,1260 = L_CR;
 172,1261 = L_DC;
 172,1262 = L_DC;
 173, 325 = L_PS;
 173, 486 = L_PS;
 173, 631 = L_PS;
 173, 742 = L_IC;
 173, 856 = L_IC;
 173, 949 = L_IC;
 173,1027 = L_CPU;
 173,1093 = L_CPU;
 173,1148 = L_CPU;
 173,1193 = L_BUS;
 173,1237 = L_BUS;
 173,1244 = L_OD;
 173,1250 = L_OD;
 173,1255 = L_OD;
 173,1259 = L_CR;
 173,1263 = L_CR;
 173,1264 = L_DC;
 173,1265 = L_DC;
 174, 326 = L_PS;
 174, 487 = L_PS;
 174, 632 = L_PS;
 174, 743 = L_IC;
 174, 857 = L_IC;
 174, 950 = L_IC;
 174,1028 = L_CPU;
 174,1094 = L_CPU;
 174,1149 = L_CPU;
 174,1194 = L_BUS;
 174,1238 = L_BUS;
 174,1245 = L_OD;
 174,1251 = L_OD;
 174,1256 = L_OD;
 174,1260 = L_CR;
 174,1263 = L_CR;
 174,1266 = L_DC;
 174,1267 = L_DC;
 175, 327 = L_PS;
 175,   0 = L_PS;
 175, 633 = L_PS;
 175, 744 = L_IC;
 175,   0 = L_IC;
 175, 951 = L_IC;
 175,1029 = L_CPU;
 175,1095 = L_CPU;
 175,1150 = L_CPU;
 175,1195 = L_BUS;
 175,1239 = L_BUS;
 175,1246 = L_OD;
 175,1252 = L_OD;
 175,1257 = L_OD;
 175,1261 = L_CR;
 175,1264 = L_CR;
 175,1266 = L_CR;
 175,   0 = L_DC;
 176,   0 = L_PS;
 176, 489 = L_PS;
 176, 634 = L_PS;
 176,   0 = L_IC;
 176, 859 = L_IC;
 176, 952 = L_IC;
 176,1030 = L_CPU;
 176,1096 = L_CPU;
 176,1151 = L_CPU;
 176,1196 = L_BUS;
 176,1240 = L_BUS;
 176,1247 = L_OD;
 176,1253 = L_OD;
 176,1258 = L_OD;
 176,1262 = L_CR;
 176,1265 = L_CR;
 176,1267 = L_CR;
 176,   0 = L_DC;
 177, 331 = L_PS;
 177, 491 = L_PS;
 177, 635 = L_PS;
 177, 747 = L_IC;
 177, 860 = L_IC;
 177, 953 = L_IC;
 177,1031 = L_CPU;
 177,1097 = L_CPU;
 177,1152 = L_CPU;
 177,1197 = L_BUS;
 177,1233 = L_BUS;
 177,1269 = L_OD;
 177,1270 = L_OD;
 177,1271 = L_CR;
 177,1272 = L_CR;
 177,1273 = L_CR;
 177,1274 = L_DC;
 177,1275 = L_DC;
 178, 332 = L_PS;
 178, 492 = L_PS;
 178, 636 = L_PS;
 178, 748 = L_IC;
 178, 861 = L_IC;
 178, 954 = L_IC;
 178,1032 = L_CPU;
 178,1098 = L_CPU;
 178,1153 = L_CPU;
 178,1198 = L_BUS;
 178,1234 = L_BUS;
 178,1269 = L_OD;
 178,1276 = L_OD;
 178,1277 = L_CR;
 178,1278 = L_CR;
 178,1279 = L_CR;
 178,1280 = L_DC;
 178,1281 = L_DC;
 179, 333 = L_PS;
 179, 493 = L_PS;
 179, 637 = L_PS;
 179, 749 = L_IC;
 179, 862 = L_IC;
 179, 955 = L_IC;
 179,1033 = L_CPU;
 179,1099 = L_CPU;
 179,1154 = L_CPU;
 179,1199 = L_BUS;
 179,1235 = L_BUS;
 179,1270 = L_OD;
 179,1276 = L_OD;
 179,1282 = L_CR;
 179,1283 = L_CR;
 179,1284 = L_CR;
 179,1285 = L_DC;
 179,1286 = L_DC;
 180, 334 = L_PS;
 180, 494 = L_PS;
 180, 638 = L_PS;
 180, 750 = L_IC;
 180, 863 = L_IC;
 180, 956 = L_IC;
 180,1034 = L_CPU;
 180,1100 = L_CPU;
 180,1155 = L_CPU;
 180,1200 = L_BUS;
 180,1236 = L_BUS;
 180,1271 = L_OD;
 180,1277 = L_OD;
 180,1282 = L_OD;
 180,1287 = L_CR;
 180,1288 = L_CR;
 180,1289 = L_DC;
 180,1290 = L_DC;
 181, 335 = L_PS;
 181, 495 = L_PS;
 181, 639 = L_PS;
 181, 751 = L_IC;
 181, 864 = L_IC;
 181, 957 = L_IC;
 181,1035 = L_CPU;
 181,1101 = L_CPU;
 181,1156 = L_CPU;
 181,1201 = L_BUS;
 181,1237 = L_BUS;
 181,1272 = L_OD;
 181,1278 = L_OD;
 181,1283 = L_OD;
 181,1287 = L_CR;
 181,1291 = L_CR;
 181,1292 = L_DC;
 181,1293 = L_DC;
 182, 336 = L_PS;
 182, 496 = L_PS;
 182, 640 = L_PS;
 182, 752 = L_IC;
 182, 865 = L_IC;
 182, 958 = L_IC;
 182,1036 = L_CPU;
 182,1102 = L_CPU;
 182,1157 = L_CPU;
 182,1202 = L_BUS;
 182,1238 = L_BUS;
 182,1273 = L_OD;
 182,1279 = L_OD;
 182,1284 = L_OD;
 182,1288 = L_CR;
 182,1291 = L_CR;
 182,1294 = L_DC;
 182,1295 = L_DC;
 183, 337 = L_PS;
 183,   0 = L_PS;
 183, 641 = L_PS;
 183, 753 = L_IC;
 183,   0 = L_IC;
 183, 959 = L_IC;
 183,1037 = L_CPU;
 183,1103 = L_CPU;
 183,1158 = L_CPU;
 183,1203 = L_BUS;
 183,1239 = L_BUS;
 183,1274 = L_OD;
 183,1280 = L_OD;
 183,1285 = L_OD;
 183,1289 = L_CR;
 183,1292 = L_CR;
 183,1294 = L_CR;
 183,   0 = L_DC;
 184,   0 = L_PS;
 184, 498 = L_PS;
 184, 642 = L_PS;
 184,   0 = L_IC;
 184, 867 = L_IC;
 184, 960 = L_IC;
 184,1038 = L_CPU;
 184,1104 = L_CPU;
 184,1159 = L_CPU;
 184,1204 = L_BUS;
 184,1240 = L_BUS;
 184,1275 = L_OD;
 184,1281 = L_OD;
 184,1286 = L_OD;
 184,1290 = L_CR;
 184,1293 = L_CR;
 184,1295 = L_CR;
 184,   0 = L_DC;
 185, 341 = L_PS;
 185, 500 = L_PS;
 185,   0 = L_PS;
 185, 756 = L_IC;
 185, 868 = L_IC;
 185,   0 = L_IC;
 185,1039 = L_CPU;
 185,1105 = L_CPU;
 185,   0 = L_CPU;
 185,1205 = L_BUS;
 185,1241 = L_BUS;
 185,1269 = L_BUS;
 185,   0 = L_OD;
 185,1298 = L_CR;
 185,1299 = L_CR;
 185,   0 = L_CR;
 185,1301 = L_DC;
 185,1302 = L_DC;
 186, 342 = L_PS;
 186,   0 = L_PS;
 186, 644 = L_PS;
 186, 757 = L_IC;
 186,   0 = L_IC;
 186, 962 = L_IC;
 186,1040 = L_CPU;
 186,   0 = L_CPU;
 186,1161 = L_CPU;
 186,1206 = L_BUS;
 186,1242 = L_BUS;
 186,1270 = L_BUS;
 186,   0 = L_OD;
 186,1303 = L_CR;
 186,   0 = L_CR;
 186,1305 = L_CR;
 186,1306 = L_DC;
 186,1307 = L_DC;
 187, 343 = L_PS;
 187, 502 = L_PS;
 187, 645 = L_PS;
 187, 758 = L_IC;
 187, 870 = L_IC;
 187, 963 = L_IC;
 187,1041 = L_CPU;
 187,1107 = L_CPU;
 187,1162 = L_CPU;
 187,1207 = L_BUS;
 187,1243 = L_BUS;
 187,1271 = L_BUS;
 187,1298 = L_OD;
 187,1303 = L_OD;
 187,1308 = L_CR;
 187,1309 = L_CR;
 187,1310 = L_DC;
 187,1311 = L_DC;
 188, 344 = L_PS;
 188, 503 = L_PS;
 188,   0 = L_PS;
 188, 759 = L_IC;
 188, 871 = L_IC;
 188,   0 = L_IC;
 188,1042 = L_CPU;
 188,1108 = L_CPU;
 188,   0 = L_CPU;
 188,1208 = L_BUS;
 188,1244 = L_BUS;
 188,1272 = L_BUS;
 188,1299 = L_OD;
 188,   0 = L_OD;
 188,1308 = L_CR;
 188,   0 = L_CR;
 188,1313 = L_DC;
 188,1314 = L_DC;
 189, 345 = L_PS;
 189,   0 = L_PS;
 189, 647 = L_PS;
 189, 760 = L_IC;
 189,   0 = L_IC;
 189, 965 = L_IC;
 189,1043 = L_CPU;
 189,   0 = L_CPU;
 189,1164 = L_CPU;
 189,1209 = L_BUS;
 189,1245 = L_BUS;
 189,1273 = L_BUS;
 189,   0 = L_OD;
 189,1305 = L_OD;
 189,1309 = L_CR;
 189,   0 = L_CR;
 189,1315 = L_DC;
 189,1316 = L_DC;
 190, 346 = L_PS;
 190,   0 = L_PS;
 190, 648 = L_PS;
 190, 761 = L_IC;
 190,   0 = L_IC;
 190, 966 = L_IC;
 190,1044 = L_CPU;
 190,1110 = L_CPU;
 190,1165 = L_CPU;
 190,1210 = L_BUS;
 190,1246 = L_BUS;
 190,1274 = L_BUS;
 190,1301 = L_OD;
 190,1306 = L_OD;
 190,1310 = L_CR;
 190,1313 = L_CR;
 190,1315 = L_CR;
 190,   0 = L_DC;
 191,   0 = L_PS;
 191, 506 = L_PS;
 191, 649 = L_PS;
 191,   0 = L_IC;
 191, 874 = L_IC;
 191, 967 = L_IC;
 191,1045 = L_CPU;
 191,1111 = L_CPU;
 191,1166 = L_CPU;
 191,1211 = L_BUS;
 191,1247 = L_BUS;
 191,1275 = L_BUS;
 191,1302 = L_OD;
 191,1307 = L_OD;
 191,1311 = L_CR;
 191,1314 = L_CR;
 191,1316 = L_CR;
 191,   0 = L_DC;
 192,   0 = L_PS;
 192, 508 = L_PS;
 192, 650 = L_PS;
 192,   0 = L_IC;
 192, 875 = L_IC;
 192, 968 = L_IC;
 192,   0 = L_CPU;
 192,1112 = L_CPU;
 192,1167 = L_CPU;
 192,1212 = L_BUS;
 192,1248 = L_BUS;
 192,1276 = L_BUS;
 192,   0 = L_OD;
 192,   0 = L_CR;
 192,1319 = L_CR;
 192,1320 = L_CR;
 192,1321 = L_DC;
 192,1322 = L_DC;
 193, 351 = L_PS;
 193, 509 = L_PS;
 193,   0 = L_PS;
 193, 765 = L_IC;
 193, 876 = L_IC;
 193,   0 = L_IC;
 193,1047 = L_CPU;
 193,1113 = L_CPU;
 193,   0 = L_CPU;
 193,1213 = L_BUS;
 193,1249 = L_BUS;
 193,1277 = L_BUS;
 193,1298 = L_OD;
 193,   0 = L_OD;
 193,1323 = L_CR;
 193,   0 = L_CR;
 193,1325 = L_DC;
 193,1326 = L_DC;
 194, 352 = L_PS;
 194, 510 = L_PS;
 194, 652 = L_PS;
 194, 766 = L_IC;
 194, 877 = L_IC;
 194, 970 = L_IC;
 194,1048 = L_CPU;
 194,1114 = L_CPU;
 194,1169 = L_CPU;
 194,1214 = L_BUS;
 194,1250 = L_BUS;
 194,1278 = L_BUS;
 194,1299 = L_OD;
 194,1319 = L_OD;
 194,1323 = L_CR;
 194,1327 = L_CR;
 194,1328 = L_DC;
 194,1329 = L_DC;
 195,   0 = L_PS;
 195, 511 = L_PS;
 195, 653 = L_PS;
 195,   0 = L_IC;
 195, 878 = L_IC;
 195, 971 = L_IC;
 195,   0 = L_CPU;
 195,1115 = L_CPU;
 195,1170 = L_CPU;
 195,1215 = L_BUS;
 195,1251 = L_BUS;
 195,1279 = L_BUS;
 195,   0 = L_OD;
 195,1320 = L_OD;
 195,   0 = L_CR;
 195,1327 = L_CR;
 195,1330 = L_DC;
 195,1331 = L_DC;
 196, 354 = L_PS;
 196,   0 = L_PS;
 196, 654 = L_PS;
 196, 768 = L_IC;
 196,   0 = L_IC;
 196, 972 = L_IC;
 196,1050 = L_CPU;
 196,1116 = L_CPU;
 196,1171 = L_CPU;
 196,1216 = L_BUS;
 196,1252 = L_BUS;
 196,1280 = L_BUS;
 196,1301 = L_OD;
 196,1321 = L_OD;
 196,1325 = L_CR;
 196,1328 = L_CR;
 196,1330 = L_CR;
 196,   0 = L_DC;
 197,   0 = L_PS;
 197, 513 = L_PS;
 197, 655 = L_PS;
 197,   0 = L_IC;
 197, 880 = L_IC;
 197, 973 = L_IC;
 197,1051 = L_CPU;
 197,1117 = L_CPU;
 197,1172 = L_CPU;
 197,1217 = L_BUS;
 197,1253 = L_BUS;
 197,1281 = L_BUS;
 197,1302 = L_OD;
 197,1322 = L_OD;
 197,1326 = L_CR;
 197,1329 = L_CR;
 197,1331 = L_CR;
 197,   0 = L_DC;
 198, 358 = L_PS;
 198,   0 = L_PS;
 198, 656 = L_PS;
 198, 771 = L_IC;
 198,   0 = L_IC;
 198, 974 = L_IC;
 198,1052 = L_CPU;
 198,   0 = L_CPU;
 198,1173 = L_CPU;
 198,1218 = L_BUS;
 198,1254 = L_BUS;
 198,1282 = L_BUS;
 198,1303 = L_OD;
 198,   0 = L_OD;
 198,   0 = L_CR;
 198,1334 = L_CR;
 198,1335 = L_DC;
 198,1336 = L_DC;
 199,   0 = L_PS;
 199, 516 = L_PS;
 199, 657 = L_PS;
 199,   0 = L_IC;
 199, 882 = L_IC;
 199, 975 = L_IC;
 199,   0 = L_CPU;
 199,1119 = L_CPU;
 199,1174 = L_CPU;
 199,1219 = L_BUS;
 199,1255 = L_BUS;
 199,1283 = L_BUS;
 199,   0 = L_OD;
 199,1319 = L_OD;
 199,   0 = L_CR;
 199,1337 = L_CR;
 199,1338 = L_DC;
 199,1339 = L_DC;
 200, 360 = L_PS;
 200, 517 = L_PS;
 200, 658 = L_PS;
 200, 773 = L_IC;
 200, 883 = L_IC;
 200, 976 = L_IC;
 200,1054 = L_CPU;
 200,1120 = L_CPU;
 200,1175 = L_CPU;
 200,1220 = L_BUS;
 200,1256 = L_BUS;
 200,1284 = L_BUS;
 200,1305 = L_OD;
 200,1320 = L_OD;
 200,1334 = L_CR;
 200,1337 = L_CR;
 200,1340 = L_DC;
 200,1341 = L_DC;
 201, 361 = L_PS;
 201,   0 = L_PS;
 201, 659 = L_PS;
 201, 774 = L_IC;
 201,   0 = L_IC;
 201, 977 = L_IC;
 201,1055 = L_CPU;
 201,1121 = L_CPU;
 201,1176 = L_CPU;
 201,1221 = L_BUS;
 201,1257 = L_BUS;
 201,1285 = L_BUS;
 201,1306 = L_OD;
 201,1321 = L_OD;
 201,1335 = L_CR;
 201,1338 = L_CR;
 201,1340 = L_CR;
 201,   0 = L_DC;
 202,   0 = L_PS;
 202, 519 = L_PS;
 202, 660 = L_PS;
 202,   0 = L_IC;
 202, 885 = L_IC;
 202, 978 = L_IC;
 202,1056 = L_CPU;
 202,1122 = L_CPU;
 202,1177 = L_CPU;
 202,1222 = L_BUS;
 202,1258 = L_BUS;
 202,1286 = L_BUS;
 202,1307 = L_OD;
 202,1322 = L_OD;
 202,1336 = L_CR;
 202,1339 = L_CR;
 202,1341 = L_CR;
 202,   0 = L_DC;
 203, 365 = L_PS;
 203, 521 = L_PS;
 203,   0 = L_PS;
 203, 777 = L_IC;
 203, 886 = L_IC;
 203,   0 = L_IC;
 203,1057 = L_CPU;
 203,1123 = L_CPU;
 203,   0 = L_CPU;
 203,1223 = L_BUS;
 203,1259 = L_BUS;
 203,1287 = L_BUS;
 203,1308 = L_OD;
 203,1323 = L_OD;
 203,   0 = L_OD;
 203,   0 = L_CR;
 203,1344 = L_DC;
 203,1345 = L_DC;
 204, 366 = L_PS;
 204,   0 = L_PS;
 204, 662 = L_PS;
 204, 778 = L_IC;
 204,   0 = L_IC;
 204, 980 = L_IC;
 204,1058 = L_CPU;
 204,   0 = L_CPU;
 204,1179 = L_CPU;
 204,1224 = L_BUS;
 204,1260 = L_BUS;
 204,1288 = L_BUS;
 204,1309 = L_OD;
 204,   0 = L_OD;
 204,1334 = L_OD;
 204,   0 = L_CR;
 204,1346 = L_DC;
 204,1347 = L_DC;
 205, 367 = L_PS;
 205,   0 = L_PS;
 205, 663 = L_PS;
 205, 779 = L_IC;
 205,   0 = L_IC;
 205, 981 = L_IC;
 205,1059 = L_CPU;
 205,1125 = L_CPU;
 205,1180 = L_CPU;
 205,1225 = L_BUS;
 205,1261 = L_BUS;
 205,1289 = L_BUS;
 205,1310 = L_OD;
 205,1325 = L_OD;
 205,1335 = L_OD;
 205,1344 = L_CR;
 205,1346 = L_CR;
 205,   0 = L_DC;
 206,   0 = L_PS;
 206, 524 = L_PS;
 206, 664 = L_PS;
 206,   0 = L_IC;
 206, 889 = L_IC;
 206, 982 = L_IC;
 206,1060 = L_CPU;
 206,1126 = L_CPU;
 206,1181 = L_CPU;
 206,1226 = L_BUS;
 206,1262 = L_BUS;
 206,1290 = L_BUS;
 206,1311 = L_OD;
 206,1326 = L_OD;
 206,1336 = L_OD;
 206,1345 = L_CR;
 206,1347 = L_CR;
 206,   0 = L_DC;
 207,   0 = L_PS;
 207, 526 = L_PS;
 207, 665 = L_PS;
 207,   0 = L_IC;
 207, 890 = L_IC;
 207, 983 = L_IC;
 207,   0 = L_CPU;
 207,1127 = L_CPU;
 207,1182 = L_CPU;
 207,1227 = L_BUS;
 207,1263 = L_BUS;
 207,1291 = L_BUS;
 207,   0 = L_OD;
 207,1327 = L_OD;
 207,1337 = L_OD;
 207,   0 = L_CR;
 207,1349 = L_DC;
 207,1350 = L_DC;
 208, 372 = L_PS;
 208,   0 = L_PS;
 208, 666 = L_PS;
 208, 783 = L_IC;
 208,   0 = L_IC;
 208, 984 = L_IC;
 208,1062 = L_CPU;
 208,1128 = L_CPU;
 208,1183 = L_CPU;
 208,1228 = L_BUS;
 208,1264 = L_BUS;
 208,1292 = L_BUS;
 208,1313 = L_OD;
 208,1328 = L_OD;
 208,1338 = L_OD;
 208,1344 = L_CR;
 208,1349 = L_CR;
 208,   0 = L_DC;
 209,   0 = L_PS;
 209, 528 = L_PS;
 209, 667 = L_PS;
 209,   0 = L_IC;
 209, 892 = L_IC;
 209, 985 = L_IC;
 209,1063 = L_CPU;
 209,1129 = L_CPU;
 209,1184 = L_CPU;
 209,1229 = L_BUS;
 209,1265 = L_BUS;
 209,1293 = L_BUS;
 209,1314 = L_OD;
 209,1329 = L_OD;
 209,1339 = L_OD;
 209,1345 = L_CR;
 209,1350 = L_CR;
 209,   0 = L_DC;
 210, 376 = L_PS;
 210,   0 = L_PS;
 210, 668 = L_PS;
 210, 786 = L_IC;
 210,   0 = L_IC;
 210, 986 = L_IC;
 210,1064 = L_CPU;
 210,1130 = L_CPU;
 210,1185 = L_CPU;
 210,1230 = L_BUS;
 210,1266 = L_BUS;
 210,1294 = L_BUS;
 210,1315 = L_OD;
 210,1330 = L_OD;
 210,1340 = L_OD;
 210,1346 = L_CR;
 210,1349 = L_CR;
 210,   0 = L_DC;
 211,   0 = L_PS;
 211, 531 = L_PS;
 211, 669 = L_PS;
 211,   0 = L_IC;
 211, 894 = L_IC;
 211, 987 = L_IC;
 211,1065 = L_CPU;
 211,1131 = L_CPU;
 211,1186 = L_CPU;
 211,1231 = L_BUS;
 211,1267 = L_BUS;
 211,1295 = L_BUS;
 211,1316 = L_OD;
 211,1331 = L_OD;
 211,1341 = L_OD;
 211,1347 = L_CR;
 211,1350 = L_CR;
 211,   0 = L_DC;
 214,   0 = L_PS;
 214,   0 = L_IC;
 214,   1 = L_IC;
 214,   1 = L_CPU;
 214,   0 = L_CPU;
 214,   1 = L_CPU;
 214,   1 = L_BUS;
 214,   0 = L_BUS;
 214,   1 = L_BUS;
 214,   1 = L_OD;
 214,   0 = L_OD;
 214,   1 = L_OD;
 214,   1 = L_CR;
 214,   0 = L_CR;
 214,   1 = L_CR;
 214,   1 = L_DC;
 214,   0 = L_DC;
 216,   0 = L_PS;
 216,   1 = L_IC;
 216,   0 = L_IC;
 216,   1 = L_CPU;
 216,   0 = L_CPU;
 216,   1 = L_CPU;
 216,   1 = L_BUS;
 216,   0 = L_BUS;
 216,   1 = L_BUS;
 216,   1 = L_OD;
 216,   0 = L_OD;
 216,   1 = L_OD;
 216,   1 = L_CR;
 216,   0 = L_CR;
 216,   1 = L_CR;
 216,   1 = L_DC;
 216,   0 = L_DC;
 217,   0 = L_PS;
 217,   1 = L_IC;
 217,   0 = L_IC;
 217,   1 = L_IC;
 217,   0 = L_CPU;
 217,   1 = L_CPU;
 217,   1 = L_BUS;
 217,   0 = L_BUS;
 217,   1 = L_BUS;
 217,   1 = L_OD;
 217,   0 = L_OD;
 217,   1 = L_OD;
 217,   1 = L_CR;
 217,   0 = L_CR;
 217,   1 = L_CR;
 217,   1 = L_DC;
 217,   0 = L_DC;
 219,   0 = L_PS;
 219,   1 = L_IC;
 219,   0 = L_IC;
 219,   1 = L_IC;
 219,   1 = L_CPU;
 219,   0 = L_CPU;
 219,   1 = L_BUS;
 219,   0 = L_BUS;
 219,   1 = L_BUS;
 219,   1 = L_OD;
 219,   0 = L_OD;
 219,   1 = L_OD;
 219,   1 = L_CR;
 219,   0 = L_CR;
 219,   1 = L_CR;
 219,   1 = L_DC;
 219,   0 = L_DC;
 220,   0 = L_PS;
 220,   1 = L_IC;
 220,   0 = L_IC;
 220,   1 = L_IC;
 220,   1 = L_CPU;
 220,   0 = L_CPU;
 220,   1 = L_CPU;
 220,   0 = L_BUS;
 220,   1 = L_BUS;
 220,   1 = L_OD;
 220,   0 = L_OD;
 220,   1 = L_OD;
 220,   1 = L_CR;
 220,   0 = L_CR;
 220,   1 = L_CR;
 220,   1 = L_DC;
 220,   0 = L_DC;
 222,   0 = L_PS;
 222,   1 = L_IC;
 222,   0 = L_IC;
 222,   1 = L_IC;
 222,   1 = L_CPU;
 222,   0 = L_CPU;
 222,   1 = L_CPU;
 222,   1 = L_BUS;
 222,   0 = L_BUS;
 222,   1 = L_OD;
 222,   0 = L_OD;
 222,   1 = L_OD;
 222,   1 = L_CR;
 222,   0 = L_CR;
 222,   1 = L_CR;
 222,   1 = L_DC;
 222,   0 = L_DC;
 223,   0 = L_PS;
 223,   1 = L_IC;
 223,   0 = L_IC;
 223,   1 = L_IC;
 223,   1 = L_CPU;
 223,   0 = L_CPU;
 223,   1 = L_CPU;
 223,   1 = L_BUS;
 223,   0 = L_BUS;
 223,   1 = L_BUS;
 223,   0 = L_OD;
 223,   1 = L_OD;
 223,   1 = L_CR;
 223,   0 = L_CR;
 223,   1 = L_CR;
 223,   1 = L_DC;
 223,   0 = L_DC;
 225,   0 = L_PS;
 225,   1 = L_IC;
 225,   0 = L_IC;
 225,   1 = L_IC;
 225,   1 = L_CPU;
 225,   0 = L_CPU;
 225,   1 = L_CPU;
 225,   1 = L_BUS;
 225,   0 = L_BUS;
 225,   1 = L_BUS;
 225,   1 = L_OD;
 225,   0 = L_OD;
 225,   1 = L_CR;
 225,   0 = L_CR;
 225,   1 = L_CR;
 225,   1 = L_DC;
 225,   0 = L_DC;
 226,   0 = L_PS;
 226,   1 = L_IC;
 226,   0 = L_IC;
 226,   1 = L_IC;
 226,   1 = L_CPU;
 226,   0 = L_CPU;
 226,   1 = L_CPU;
 226,   1 = L_BUS;
 226,   0 = L_BUS;
 226,   1 = L_BUS;
 226,   1 = L_OD;
 226,   0 = L_OD;
 226,   1 = L_OD;
 226,   0 = L_CR;
 226,   1 = L_CR;
 226,   1 = L_DC;
 226,   0 = L_DC;
 228,   0 = L_PS;
 228,   1 = L_IC;
 228,   0 = L_IC;
 228,   1 = L_IC;
 228,   1 = L_CPU;
 228,   0 = L_CPU;
 228,   1 = L_CPU;
 228,   1 = L_BUS;
 228,   0 = L_BUS;
 228,   1 = L_BUS;
 228,   1 = L_OD;
 228,   0 = L_OD;
 228,   1 = L_OD;
 228,   1 = L_CR;
 228,   0 = L_CR;
 228,   1 = L_DC;
 228,   0 = L_DC;
 229,   0 = L_PS;
 229,   1 = L_IC;
 229,   0 = L_IC;
 229,   1 = L_IC;
 229,   1 = L_CPU;
 229,   0 = L_CPU;
 229,   1 = L_CPU;
 229,   1 = L_BUS;
 229,   0 = L_BUS;
 229,   1 = L_BUS;
 229,   1 = L_OD;
 229,   0 = L_OD;
 229,   1 = L_OD;
 229,   1 = L_CR;
 229,   0 = L_CR;
 229,   1 = L_CR;
 229,   0 = L_DC;
 233,   0 = L_PS;
 233,   1 = L_PS;
 233,   0 = L_IC;
 233,   1 = L_CPU;
 233,   0 = L_CPU;
 233,   1 = L_CPU;
 233,   1 = L_BUS;
 233,   0 = L_BUS;
 233,   1 = L_BUS;
 233,   1 = L_OD;
 233,   0 = L_OD;
 233,   1 = L_OD;
 233,   1 = L_CR;
 233,   0 = L_CR;
 233,   1 = L_CR;
 233,   1 = L_DC;
 233,   0 = L_DC;
 234,   0 = L_PS;
 234,   1 = L_PS;
 234,   0 = L_IC;
 234,   1 = L_IC;
 234,   1 = L_CPU;
 234,   1 = L_CPU;
 234,   1 = L_BUS;
 234,   1 = L_BUS;
 234,   1 = L_BUS;
 234,   1 = L_OD;
 234,   1 = L_OD;
 234,   1 = L_OD;
 234,   1 = L_CR;
 234,   1 = L_CR;
 234,   1 = L_CR;
 234,   1 = L_DC;
 234,   0 = L_DC;
 235,   0 = L_PS;
 235,   0 = L_PS;
 235,   0 = L_IC;
 235,   0 = L_IC;
 235,   1 = L_CPU;
 235,   0 = L_CPU;
 235,   1 = L_BUS;
 235,   1 = L_BUS;
 235,   0 = L_BUS;
 235,   1 = L_OD;
 235,   1 = L_OD;
 235,   0 = L_OD;
 235,   1 = L_CR;
 235,   1 = L_CR;
 235,   0 = L_CR;
 235,   1 = L_DC;
 235,   0 = L_DC;
 236,   0 = L_PS;
 236,   1 = L_PS;
 236,   0 = L_IC;
 236,   1 = L_IC;
 236,   1 = L_CPU;
 236,   0 = L_CPU;
 236,   1 = L_BUS;
 236,   0 = L_BUS;
 236,   1 = L_BUS;
 236,   1 = L_OD;
 236,   0 = L_OD;
 236,   1 = L_OD;
 236,   1 = L_CR;
 236,   0 = L_CR;
 236,   1 = L_CR;
 236,   1 = L_DC;
 236,   0 = L_DC;
 237,   0 = L_PS;
 237,   1 = L_PS;
 237,   0 = L_IC;
 237,   1 = L_IC;
 237,   1 = L_CPU;
 237,   1 = L_CPU;
 237,   1 = L_CPU;
 237,   1 = L_BUS;
 237,   1 = L_BUS;
 237,   1 = L_OD;
 237,   1 = L_OD;
 237,   1 = L_OD;
 237,   1 = L_CR;
 237,   1 = L_CR;
 237,   1 = L_CR;
 237,   1 = L_DC;
 237,   0 = L_DC;
 238,   0 = L_PS;
 238,   0 = L_PS;
 238,   0 = L_IC;
 238,   0 = L_IC;
 238,   1 = L_CPU;
 238,   1 = L_CPU;
 238,   0 = L_CPU;
 238,   1 = L_BUS;
 238,   0 = L_BUS;
 238,   1 = L_OD;
 238,   1 = L_OD;
 238,   1 = L_OD;
 238,   1 = L_CR;
 238,   1 = L_CR;
 238,   1 = L_CR;
 238,   1 = L_DC;
 238,   0 = L_DC;
 239,   0 = L_PS;
 239,   1 = L_PS;
 239,   0 = L_IC;
 239,   1 = L_IC;
 239,   1 = L_CPU;
 239,   0 = L_CPU;
 239,   1 = L_CPU;
 239,   1 = L_BUS;
 239,   0 = L_BUS;
 239,   1 = L_OD;
 239,   1 = L_OD;
 239,   1 = L_OD;
 239,   1 = L_CR;
 239,   1 = L_CR;
 239,   1 = L_CR;
 239,   1 = L_DC;
 239,   0 = L_DC;
 240,   0 = L_PS;
 240,   1 = L_PS;
 240,   0 = L_IC;
 240,   1 = L_IC;
 240,   1 = L_CPU;
 240,   1 = L_CPU;
 240,   1 = L_CPU;
 240,   1 = L_BUS;
 240,   1 = L_BUS;
 240,   1 = L_BUS;
 240,   1 = L_OD;
 240,   1 = L_OD;
 240,   1 = L_CR;
 240,   1 = L_CR;
 240,   1 = L_CR;
 240,   1 = L_DC;
 240,   0 = L_DC;
 241,   0 = L_PS;
 241,   0 = L_PS;
 241,   0 = L_IC;
 241,   0 = L_IC;
 241,   1 = L_CPU;
 241,   1 = L_CPU;
 241,   0 = L_CPU;
 241,   1 = L_BUS;
 241,   1 = L_BUS;
 241,   1 = L_BUS;
 241,   1 = L_OD;
 241,   0 = L_OD;
 241,   1 = L_CR;
 241,   1 = L_CR;
 241,   0 = L_CR;
 241,   1 = L_DC;
 241,   0 = L_DC;
 242,   0 = L_PS;
 242,   1 = L_PS;
 242,   0 = L_IC;
 242,   1 = L_IC;
 242,   1 = L_CPU;
 242,   0 = L_CPU;
 242,   1 = L_CPU;
 242,   1 = L_BUS;
 242,   1 = L_BUS;
 242,   1 = L_BUS;
 242,   1 = L_OD;
 242,   0 = L_OD;
 242,   1 = L_CR;
 242,   0 = L_CR;
 242,   1 = L_CR;
 242,   1 = L_DC;
 242,   0 = L_DC;
 243,   0 = L_PS;
 243,   1 = L_PS;
 243,   0 = L_IC;
 243,   1 = L_IC;
 243,   1 = L_CPU;
 243,   1 = L_CPU;
 243,   1 = L_CPU;
 243,   1 = L_BUS;
 243,   1 = L_BUS;
 243,   1 = L_BUS;
 243,   1 = L_OD;
 243,   1 = L_OD;
 243,   1 = L_OD;
 243,   1 = L_CR;
 243,   1 = L_CR;
 243,   1 = L_DC;
 243,   0 = L_DC;
 244,   0 = L_PS;
 244,   0 = L_PS;
 244,   0 = L_IC;
 244,   0 = L_IC;
 244,   1 = L_CPU;
 244,   1 = L_CPU;
 244,   0 = L_CPU;
 244,   1 = L_BUS;
 244,   1 = L_BUS;
 244,   1 = L_BUS;
 244,   1 = L_OD;
 244,   1 = L_OD;
 244,   0 = L_OD;
 244,   1 = L_CR;
 244,   0 = L_CR;
 244,   1 = L_DC;
 244,   0 = L_DC;
 245,   0 = L_PS;
 245,   1 = L_PS;
 245,   0 = L_IC;
 245,   1 = L_IC;
 245,   1 = L_CPU;
 245,   0 = L_CPU;
 245,   1 = L_CPU;
 245,   1 = L_BUS;
 245,   1 = L_BUS;
 245,   1 = L_BUS;
 245,   1 = L_OD;
 245,   0 = L_OD;
 245,   1 = L_OD;
 245,   1 = L_CR;
 245,   0 = L_CR;
 245,   1 = L_DC;
 245,   0 = L_DC;
 246,   0 = L_PS;
 246,   1 = L_PS;
 246,   0 = L_IC;
 246,   1 = L_IC;
 246,   1 = L_CPU;
 246,   1 = L_CPU;
 246,   1 = L_CPU;
 246,   1 = L_BUS;
 246,   1 = L_BUS;
 246,   1 = L_BUS;
 246,   1 = L_OD;
 246,   1 = L_OD;
 246,   1 = L_OD;
 246,   1 = L_CR;
 246,   1 = L_CR;
 246,   1 = L_CR;
 246,   0 = L_DC;
 250,   0 = L_PS;
 250,   1 = L_PS;
 250,   1 = L_IC;
 250,   0 = L_IC;
 250,   0 = L_CPU;
 250,   1 = L_CPU;
 250,   1 = L_BUS;
 250,   0 = L_BUS;
 250,   1 = L_BUS;
 250,   1 = L_OD;
 250,   0 = L_OD;
 250,   1 = L_OD;
 250,   1 = L_CR;
 250,   0 = L_CR;
 250,   1 = L_CR;
 250,   1 = L_DC;
 250,   0 = L_DC;
 252,   0 = L_PS;
 252,   1 = L_PS;
 252,   1 = L_IC;
 252,   0 = L_IC;
 252,   1 = L_CPU;
 252,   0 = L_CPU;
 252,   1 = L_BUS;
 252,   0 = L_BUS;
 252,   1 = L_BUS;
 252,   1 = L_OD;
 252,   0 = L_OD;
 252,   1 = L_OD;
 252,   1 = L_CR;
 252,   0 = L_CR;
 252,   1 = L_CR;
 252,   1 = L_DC;
 252,   0 = L_DC;
 253,   0 = L_PS;
 253,   1 = L_PS;
 253,   1 = L_IC;
 253,   0 = L_IC;
 253,   1 = L_CPU;
 253,   0 = L_CPU;
 253,   1 = L_CPU;
 253,   0 = L_BUS;
 253,   1 = L_BUS;
 253,   1 = L_OD;
 253,   0 = L_OD;
 253,   1 = L_OD;
 253,   1 = L_CR;
 253,   0 = L_CR;
 253,   1 = L_CR;
 253,   1 = L_DC;
 253,   0 = L_DC;
 255,   0 = L_PS;
 255,   1 = L_PS;
 255,   1 = L_IC;
 255,   0 = L_IC;
 255,   1 = L_CPU;
 255,   0 = L_CPU;
 255,   1 = L_CPU;
 255,   1 = L_BUS;
 255,   0 = L_BUS;
 255,   1 = L_OD;
 255,   0 = L_OD;
 255,   1 = L_OD;
 255,   1 = L_CR;
 255,   0 = L_CR;
 255,   1 = L_CR;
 255,   1 = L_DC;
 255,   0 = L_DC;
 256,   0 = L_PS;
 256,   1 = L_PS;
 256,   1 = L_IC;
 256,   0 = L_IC;
 256,   1 = L_CPU;
 256,   0 = L_CPU;
 256,   1 = L_CPU;
 256,   1 = L_BUS;
 256,   0 = L_BUS;
 256,   1 = L_BUS;
 256,   0 = L_OD;
 256,   1 = L_OD;
 256,   1 = L_CR;
 256,   0 = L_CR;
 256,   1 = L_CR;
 256,   1 = L_DC;
 256,   0 = L_DC;
 258,   0 = L_PS;
 258,   1 = L_PS;
 258,   1 = L_IC;
 258,   0 = L_IC;
 258,   1 = L_CPU;
 258,   0 = L_CPU;
 258,   1 = L_CPU;
 258,   1 = L_BUS;
 258,   0 = L_BUS;
 258,   1 = L_BUS;
 258,   1 = L_OD;
 258,   0 = L_OD;
 258,   1 = L_CR;
 258,   0 = L_CR;
 258,   1 = L_CR;
 258,   1 = L_DC;
 258,   0 = L_DC;
 259,   0 = L_PS;
 259,   1 = L_PS;
 259,   1 = L_IC;
 259,   0 = L_IC;
 259,   1 = L_CPU;
 259,   0 = L_CPU;
 259,   1 = L_CPU;
 259,   1 = L_BUS;
 259,   0 = L_BUS;
 259,   1 = L_BUS;
 259,   1 = L_OD;
 259,   0 = L_OD;
 259,   1 = L_OD;
 259,   0 = L_CR;
 259,   1 = L_CR;
 259,   1 = L_DC;
 259,   0 = L_DC;
 261,   0 = L_PS;
 261,   1 = L_PS;
 261,   1 = L_IC;
 261,   0 = L_IC;
 261,   1 = L_CPU;
 261,   0 = L_CPU;
 261,   1 = L_CPU;
 261,   1 = L_BUS;
 261,   0 = L_BUS;
 261,   1 = L_BUS;
 261,   1 = L_OD;
 261,   0 = L_OD;
 261,   1 = L_OD;
 261,   1 = L_CR;
 261,   0 = L_CR;
 261,   1 = L_DC;
 261,   0 = L_DC;
 262,   0 = L_PS;
 262,   1 = L_PS;
 262,   1 = L_IC;
 262,   0 = L_IC;
 262,   1 = L_CPU;
 262,   0 = L_CPU;
 262,   1 = L_CPU;
 262,   1 = L_BUS;
 262,   0 = L_BUS;
 262,   1 = L_BUS;
 262,   1 = L_OD;
 262,   0 = L_OD;
 262,   1 = L_OD;
 262,   1 = L_CR;
 262,   0 = L_CR;
 262,   1 = L_CR;
 262,   0 = L_DC;
 266,   0 = L_PS;
 266,   0 = L_PS;
 266,   1 = L_IC;
 266,   0 = L_IC;
 266,   0 = L_IC;
 266,   0 = L_CPU;
 266,   1 = L_BUS;
 266,   1 = L_BUS;
 266,   0 = L_BUS;
 266,   1 = L_OD;
 266,   1 = L_OD;
 266,   0 = L_OD;
 266,   1 = L_CR;
 266,   1 = L_CR;
 266,   0 = L_CR;
 266,   1 = L_DC;
 266,   0 = L_DC;
 267,   0 = L_PS;
 267,   1 = L_PS;
 267,   1 = L_IC;
 267,   0 = L_IC;
 267,   1 = L_IC;
 267,   0 = L_CPU;
 267,   1 = L_BUS;
 267,   0 = L_BUS;
 267,   1 = L_BUS;
 267,   1 = L_OD;
 267,   0 = L_OD;
 267,   1 = L_OD;
 267,   1 = L_CR;
 267,   0 = L_CR;
 267,   1 = L_CR;
 267,   1 = L_DC;
 267,   0 = L_DC;
 268,   0 = L_PS;
 268,   1 = L_PS;
 268,   1 = L_IC;
 268,   0 = L_IC;
 268,   1 = L_IC;
 268,   1 = L_CPU;
 268,   1 = L_CPU;
 268,   1 = L_BUS;
 268,   1 = L_BUS;
 268,   1 = L_OD;
 268,   1 = L_OD;
 268,   1 = L_OD;
 268,   1 = L_CR;
 268,   1 = L_CR;
 268,   1 = L_CR;
 268,   1 = L_DC;
 268,   0 = L_DC;
 269,   0 = L_PS;
 269,   0 = L_PS;
 269,   1 = L_IC;
 269,   0 = L_IC;
 269,   0 = L_IC;
 269,   1 = L_CPU;
 269,   0 = L_CPU;
 269,   1 = L_BUS;
 269,   0 = L_BUS;
 269,   1 = L_OD;
 269,   1 = L_OD;
 269,   1 = L_OD;
 269,   1 = L_CR;
 269,   1 = L_CR;
 269,   1 = L_CR;
 269,   1 = L_DC;
 269,   0 = L_DC;
 270,   0 = L_PS;
 270,   1 = L_PS;
 270,   1 = L_IC;
 270,   0 = L_IC;
 270,   1 = L_IC;
 270,   0 = L_CPU;
 270,   1 = L_CPU;
 270,   1 = L_BUS;
 270,   0 = L_BUS;
 270,   1 = L_OD;
 270,   1 = L_OD;
 270,   1 = L_OD;
 270,   1 = L_CR;
 270,   1 = L_CR;
 270,   1 = L_CR;
 270,   1 = L_DC;
 270,   0 = L_DC;
 271,   0 = L_PS;
 271,   1 = L_PS;
 271,   1 = L_IC;
 271,   0 = L_IC;
 271,   1 = L_IC;
 271,   1 = L_CPU;
 271,   1 = L_CPU;
 271,   1 = L_BUS;
 271,   1 = L_BUS;
 271,   1 = L_BUS;
 271,   1 = L_OD;
 271,   1 = L_OD;
 271,   1 = L_CR;
 271,   1 = L_CR;
 271,   1 = L_CR;
 271,   1 = L_DC;
 271,   0 = L_DC;
 272,   0 = L_PS;
 272,   0 = L_PS;
 272,   1 = L_IC;
 272,   0 = L_IC;
 272,   0 = L_IC;
 272,   1 = L_CPU;
 272,   0 = L_CPU;
 272,   1 = L_BUS;
 272,   1 = L_BUS;
 272,   1 = L_BUS;
 272,   1 = L_OD;
 272,   0 = L_OD;
 272,   1 = L_CR;
 272,   1 = L_CR;
 272,   0 = L_CR;
 272,   1 = L_DC;
 272,   0 = L_DC;
 273,   0 = L_PS;
 273,   1 = L_PS;
 273,   1 = L_IC;
 273,   0 = L_IC;
 273,   1 = L_IC;
 273,   0 = L_CPU;
 273,   1 = L_CPU;
 273,   1 = L_BUS;
 273,   1 = L_BUS;
 273,   1 = L_BUS;
 273,   1 = L_OD;
 273,   0 = L_OD;
 273,   1 = L_CR;
 273,   0 = L_CR;
 273,   1 = L_CR;
 273,   1 = L_DC;
 273,   0 = L_DC;
 274,   0 = L_PS;
 274,   1 = L_PS;
 274,   1 = L_IC;
 274,   0 = L_IC;
 274,   1 = L_IC;
 274,   1 = L_CPU;
 274,   1 = L_CPU;
 274,   1 = L_BUS;
 274,   1 = L_BUS;
 274,   1 = L_BUS;
 274,   1 = L_OD;
 274,   1 = L_OD;
 274,   1 = L_OD;
 274,   1 = L_CR;
 274,   1 = L_CR;
 274,   1 = L_DC;
 274,   0 = L_DC;
 275,   0 = L_PS;
 275,   0 = L_PS;
 275,   1 = L_IC;
 275,   0 = L_IC;
 275,   0 = L_IC;
 275,   1 = L_CPU;
 275,   0 = L_CPU;
 275,   1 = L_BUS;
 275,   1 = L_BUS;
 275,   1 = L_BUS;
 275,   1 = L_OD;
 275,   1 = L_OD;
 275,   0 = L_OD;
 275,   1 = L_CR;
 275,   0 = L_CR;
 275,   1 = L_DC;
 275,   0 = L_DC;
 276,   0 = L_PS;
 276,   1 = L_PS;
 276,   1 = L_IC;
 276,   0 = L_IC;
 276,   1 = L_IC;
 276,   0 = L_CPU;
 276,   1 = L_CPU;
 276,   1 = L_BUS;
 276,   1 = L_BUS;
 276,   1 = L_BUS;
 276,   1 = L_OD;
 276,   0 = L_OD;
 276,   1 = L_OD;
 276,   1 = L_CR;
 276,   0 = L_CR;
 276,   1 = L_DC;
 276,   0 = L_DC;
 277,   0 = L_PS;
 277,   1 = L_PS;
 277,   1 = L_IC;
 277,   0 = L_IC;
 277,   1 = L_IC;
 277,   1 = L_CPU;
 277,   1 = L_CPU;
 277,   1 = L_BUS;
 277,   1 = L_BUS;
 277,   1 = L_BUS;
 277,   1 = L_OD;
 277,   1 = L_OD;
 277,   1 = L_OD;
 277,   1 = L_CR;
 277,   1 = L_CR;
 277,   1 = L_CR;
 277,   0 = L_DC;
 282,   0 = L_PS;
 282,   0 = L_PS;
 282,   1 = L_IC;
 282,   0 = L_IC;
 282,   0 = L_IC;
 282,   1 = L_CPU;
 282,   0 = L_CPU;
 282,   1 = L_BUS;
 282,   0 = L_BUS;
 282,   1 = L_OD;
 282,   1 = L_OD;
 282,   0 = L_OD;
 282,   1 = L_CR;
 282,   1 = L_CR;
 282,   0 = L_CR;
 282,   1 = L_DC;
 282,   0 = L_DC;
 283,   0 = L_PS;
 283,   0 = L_PS;
 283,   1 = L_IC;
 283,   0 = L_IC;
 283,   0 = L_IC;
 283,   1 = L_CPU;
 283,   0 = L_CPU;
 283,   1 = L_BUS;
 283,   0 = L_BUS;
 283,   1 = L_OD;
 283,   1 = L_OD;
 283,   0 = L_OD;
 283,   1 = L_CR;
 283,   1 = L_CR;
 283,   0 = L_CR;
 283,   1 = L_DC;
 283,   0 = L_DC;
 285,   0 = L_PS;
 285,   0 = L_PS;
 285,   1 = L_IC;
 285,   0 = L_IC;
 285,   0 = L_IC;
 285,   1 = L_CPU;
 285,   0 = L_CPU;
 285,   1 = L_BUS;
 285,   1 = L_BUS;
 285,   0 = L_BUS;
 285,   1 = L_OD;
 285,   0 = L_OD;
 285,   1 = L_CR;
 285,   1 = L_CR;
 285,   0 = L_CR;
 285,   1 = L_DC;
 285,   0 = L_DC;
 286,   0 = L_PS;
 286,   0 = L_PS;
 286,   1 = L_IC;
 286,   0 = L_IC;
 286,   0 = L_IC;
 286,   1 = L_CPU;
 286,   0 = L_CPU;
 286,   1 = L_BUS;
 286,   1 = L_BUS;
 286,   0 = L_BUS;
 286,   1 = L_OD;
 286,   0 = L_OD;
 286,   1 = L_CR;
 286,   1 = L_CR;
 286,   0 = L_CR;
 286,   1 = L_DC;
 286,   0 = L_DC;
 288,   0 = L_PS;
 288,   0 = L_PS;
 288,   1 = L_IC;
 288,   0 = L_IC;
 288,   0 = L_IC;
 288,   1 = L_CPU;
 288,   0 = L_CPU;
 288,   1 = L_BUS;
 288,   1 = L_BUS;
 288,   0 = L_BUS;
 288,   1 = L_OD;
 288,   1 = L_OD;
 288,   0 = L_OD;
 288,   1 = L_CR;
 288,   0 = L_CR;
 288,   1 = L_DC;
 288,   0 = L_DC;
 289,   0 = L_PS;
 289,   0 = L_PS;
 289,   1 = L_IC;
 289,   0 = L_IC;
 289,   0 = L_IC;
 289,   1 = L_CPU;
 289,   0 = L_CPU;
 289,   1 = L_BUS;
 289,   1 = L_BUS;
 289,   0 = L_BUS;
 289,   1 = L_OD;
 289,   1 = L_OD;
 289,   0 = L_OD;
 289,   1 = L_CR;
 289,   0 = L_CR;
 289,   1 = L_DC;
 289,   0 = L_DC;
 291,   0 = L_PS;
 291,   0 = L_PS;
 291,   1 = L_IC;
 291,   0 = L_IC;
 291,   0 = L_IC;
 291,   1 = L_CPU;
 291,   0 = L_CPU;
 291,   1 = L_BUS;
 291,   1 = L_BUS;
 291,   0 = L_BUS;
 291,   1 = L_OD;
 291,   1 = L_OD;
 291,   0 = L_OD;
 291,   1 = L_CR;
 291,   1 = L_CR;
 291,   0 = L_CR;
 291,   0 = L_DC;
 295,   0 = L_PS;
 295,   1 = L_PS;
 295,   1 = L_IC;
 295,   0 = L_IC;
 295,   1 = L_IC;
 295,   1 = L_CPU;
 295,   0 = L_CPU;
 295,   0 = L_BUS;
 295,   1 = L_BUS;
 295,   1 = L_OD;
 295,   0 = L_OD;
 295,   1 = L_OD;
 295,   1 = L_CR;
 295,   0 = L_CR;
 295,   1 = L_CR;
 295,   1 = L_DC;
 295,   0 = L_DC;
 297,   0 = L_PS;
 297,   1 = L_PS;
 297,   1 = L_IC;
 297,   0 = L_IC;
 297,   1 = L_IC;
 297,   1 = L_CPU;
 297,   0 = L_CPU;
 297,   1 = L_BUS;
 297,   0 = L_BUS;
 297,   1 = L_OD;
 297,   0 = L_OD;
 297,   1 = L_OD;
 297,   1 = L_CR;
 297,   0 = L_CR;
 297,   1 = L_CR;
 297,   1 = L_DC;
 297,   0 = L_DC;
 298,   0 = L_PS;
 298,   1 = L_PS;
 298,   1 = L_IC;
 298,   0 = L_IC;
 298,   1 = L_IC;
 298,   1 = L_CPU;
 298,   0 = L_CPU;
 298,   1 = L_BUS;
 298,   0 = L_BUS;
 298,   1 = L_BUS;
 298,   0 = L_OD;
 298,   1 = L_OD;
 298,   1 = L_CR;
 298,   0 = L_CR;
 298,   1 = L_CR;
 298,   1 = L_DC;
 298,   0 = L_DC;
 300,   0 = L_PS;
 300,   1 = L_PS;
 300,   1 = L_IC;
 300,   0 = L_IC;
 300,   1 = L_IC;
 300,   1 = L_CPU;
 300,   0 = L_CPU;
 300,   1 = L_BUS;
 300,   0 = L_BUS;
 300,   1 = L_BUS;
 300,   1 = L_OD;
 300,   0 = L_OD;
 300,   1 = L_CR;
 300,   0 = L_CR;
 300,   1 = L_CR;
 300,   1 = L_DC;
 300,   0 = L_DC;
 301,   0 = L_PS;
 301,   1 = L_PS;
 301,   1 = L_IC;
 301,   0 = L_IC;
 301,   1 = L_IC;
 301,   1 = L_CPU;
 301,   0 = L_CPU;
 301,   1 = L_BUS;
 301,   0 = L_BUS;
 301,   1 = L_BUS;
 301,   1 = L_OD;
 301,   0 = L_OD;
 301,   1 = L_OD;
 301,   0 = L_CR;
 301,   1 = L_CR;
 301,   1 = L_DC;
 301,   0 = L_DC;
 303,   0 = L_PS;
 303,   1 = L_PS;
 303,   1 = L_IC;
 303,   0 = L_IC;
 303,   1 = L_IC;
 303,   1 = L_CPU;
 303,   0 = L_CPU;
 303,   1 = L_BUS;
 303,   0 = L_BUS;
 303,   1 = L_BUS;
 303,   1 = L_OD;
 303,   0 = L_OD;
 303,   1 = L_OD;
 303,   1 = L_CR;
 303,   0 = L_CR;
 303,   1 = L_DC;
 303,   0 = L_DC;
 304,   0 = L_PS;
 304,   1 = L_PS;
 304,   1 = L_IC;
 304,   0 = L_IC;
 304,   1 = L_IC;
 304,   1 = L_CPU;
 304,   0 = L_CPU;
 304,   1 = L_BUS;
 304,   0 = L_BUS;
 304,   1 = L_BUS;
 304,   1 = L_OD;
 304,   0 = L_OD;
 304,   1 = L_OD;
 304,   1 = L_CR;
 304,   0 = L_CR;
 304,   1 = L_CR;
 304,   0 = L_DC;
 308,   0 = L_PS;
 308,   0 = L_PS;
 308,   1 = L_IC;
 308,   0 = L_IC;
 308,   0 = L_IC;
 308,   1 = L_CPU;
 308,   1 = L_CPU;
 308,   0 = L_CPU;
 308,   0 = L_BUS;
 308,   1 = L_OD;
 308,   1 = L_OD;
 308,   1 = L_OD;
 308,   1 = L_CR;
 308,   1 = L_CR;
 308,   1 = L_CR;
 308,   1 = L_DC;
 308,   0 = L_DC;
 309,   0 = L_PS;
 309,   1 = L_PS;
 309,   1 = L_IC;
 309,   0 = L_IC;
 309,   1 = L_IC;
 309,   1 = L_CPU;
 309,   0 = L_CPU;
 309,   1 = L_CPU;
 309,   0 = L_BUS;
 309,   1 = L_OD;
 309,   1 = L_OD;
 309,   1 = L_OD;
 309,   1 = L_CR;
 309,   1 = L_CR;
 309,   1 = L_CR;
 309,   1 = L_DC;
 309,   0 = L_DC;
 310,   0 = L_PS;
 310,   1 = L_PS;
 310,   1 = L_IC;
 310,   0 = L_IC;
 310,   1 = L_IC;
 310,   1 = L_CPU;
 310,   1 = L_CPU;
 310,   1 = L_CPU;
 310,   1 = L_BUS;
 310,   1 = L_BUS;
 310,   1 = L_OD;
 310,   1 = L_OD;
 310,   1 = L_CR;
 310,   1 = L_CR;
 310,   1 = L_CR;
 310,   1 = L_DC;
 310,   0 = L_DC;
 311,   0 = L_PS;
 311,   0 = L_PS;
 311,   1 = L_IC;
 311,   0 = L_IC;
 311,   0 = L_IC;
 311,   1 = L_CPU;
 311,   1 = L_CPU;
 311,   0 = L_CPU;
 311,   1 = L_BUS;
 311,   1 = L_BUS;
 311,   1 = L_OD;
 311,   0 = L_OD;
 311,   1 = L_CR;
 311,   1 = L_CR;
 311,   0 = L_CR;
 311,   1 = L_DC;
 311,   0 = L_DC;
 312,   0 = L_PS;
 312,   1 = L_PS;
 312,   1 = L_IC;
 312,   0 = L_IC;
 312,   1 = L_IC;
 312,   1 = L_CPU;
 312,   0 = L_CPU;
 312,   1 = L_CPU;
 312,   1 = L_BUS;
 312,   1 = L_BUS;
 312,   1 = L_OD;
 312,   0 = L_OD;
 312,   1 = L_CR;
 312,   0 = L_CR;
 312,   1 = L_CR;
 312,   1 = L_DC;
 312,   0 = L_DC;
 313,   0 = L_PS;
 313,   1 = L_PS;
 313,   1 = L_IC;
 313,   0 = L_IC;
 313,   1 = L_IC;
 313,   1 = L_CPU;
 313,   1 = L_CPU;
 313,   1 = L_CPU;
 313,   1 = L_BUS;
 313,   1 = L_BUS;
 313,   1 = L_OD;
 313,   1 = L_OD;
 313,   1 = L_OD;
 313,   1 = L_CR;
 313,   1 = L_CR;
 313,   1 = L_DC;
 313,   0 = L_DC;
 314,   0 = L_PS;
 314,   0 = L_PS;
 314,   1 = L_IC;
 314,   0 = L_IC;
 314,   0 = L_IC;
 314,   1 = L_CPU;
 314,   1 = L_CPU;
 314,   0 = L_CPU;
 314,   1 = L_BUS;
 314,   1 = L_BUS;
 314,   1 = L_OD;
 314,   1 = L_OD;
 314,   0 = L_OD;
 314,   1 = L_CR;
 314,   0 = L_CR;
 314,   1 = L_DC;
 314,   0 = L_DC;
 315,   0 = L_PS;
 315,   1 = L_PS;
 315,   1 = L_IC;
 315,   0 = L_IC;
 315,   1 = L_IC;
 315,   1 = L_CPU;
 315,   0 = L_CPU;
 315,   1 = L_CPU;
 315,   1 = L_BUS;
 315,   1 = L_BUS;
 315,   1 = L_OD;
 315,   0 = L_OD;
 315,   1 = L_OD;
 315,   1 = L_CR;
 315,   0 = L_CR;
 315,   1 = L_DC;
 315,   0 = L_DC;
 316,   0 = L_PS;
 316,   1 = L_PS;
 316,   1 = L_IC;
 316,   0 = L_IC;
 316,   1 = L_IC;
 316,   1 = L_CPU;
 316,   1 = L_CPU;
 316,   1 = L_CPU;
 316,   1 = L_BUS;
 316,   1 = L_BUS;
 316,   1 = L_OD;
 316,   1 = L_OD;
 316,   1 = L_OD;
 316,   1 = L_CR;
 316,   1 = L_CR;
 316,   1 = L_CR;
 316,   0 = L_DC;
 321,   0 = L_PS;
 321,   0 = L_PS;
 321,   1 = L_IC;
 321,   0 = L_IC;
 321,   0 = L_IC;
 321,   1 = L_CPU;
 321,   1 = L_CPU;
 321,   0 = L_CPU;
 321,   1 = L_BUS;
 321,   0 = L_BUS;
 321,   1 = L_OD;
 321,   1 = L_OD;
 321,   1 = L_CR;
 321,   1 = L_CR;
 321,   1 = L_CR;
 321,   1 = L_DC;
 321,   0 = L_DC;
 322,   0 = L_PS;
 322,   0 = L_PS;
 322,   1 = L_IC;
 322,   0 = L_IC;
 322,   0 = L_IC;
 322,   1 = L_CPU;
 322,   1 = L_CPU;
 322,   0 = L_CPU;
 322,   1 = L_BUS;
 322,   0 = L_BUS;
 322,   1 = L_OD;
 322,   0 = L_OD;
 322,   1 = L_CR;
 322,   1 = L_CR;
 322,   0 = L_CR;
 322,   1 = L_DC;
 322,   0 = L_DC;
 323,   0 = L_PS;
 323,   0 = L_PS;
 323,   1 = L_IC;
 323,   0 = L_IC;
 323,   0 = L_IC;
 323,   1 = L_CPU;
 323,   0 = L_CPU;
 323,   0 = L_CPU;
 323,   1 = L_BUS;
 323,   0 = L_BUS;
 323,   1 = L_OD;
 323,   0 = L_OD;
 323,   1 = L_CR;
 323,   0 = L_CR;
 323,   1 = L_CR;
 323,   1 = L_DC;
 323,   0 = L_DC;
 324,   0 = L_PS;
 324,   0 = L_PS;
 324,   1 = L_IC;
 324,   0 = L_IC;
 324,   0 = L_IC;
 324,   1 = L_CPU;
 324,   1 = L_CPU;
 324,   0 = L_CPU;
 324,   1 = L_BUS;
 324,   0 = L_BUS;
 324,   1 = L_OD;
 324,   1 = L_OD;
 324,   1 = L_OD;
 324,   1 = L_CR;
 324,   1 = L_CR;
 324,   1 = L_DC;
 324,   0 = L_DC;
 325,   0 = L_PS;
 325,   0 = L_PS;
 325,   1 = L_IC;
 325,   0 = L_IC;
 325,   0 = L_IC;
 325,   1 = L_CPU;
 325,   1 = L_CPU;
 325,   0 = L_CPU;
 325,   1 = L_BUS;
 325,   0 = L_BUS;
 325,   1 = L_OD;
 325,   1 = L_OD;
 325,   0 = L_OD;
 325,   1 = L_CR;
 325,   0 = L_CR;
 325,   1 = L_DC;
 325,   0 = L_DC;
 326,   0 = L_PS;
 326,   0 = L_PS;
 326,   1 = L_IC;
 326,   0 = L_IC;
 326,   0 = L_IC;
 326,   1 = L_CPU;
 326,   0 = L_CPU;
 326,   0 = L_CPU;
 326,   1 = L_BUS;
 326,   0 = L_BUS;
 326,   1 = L_OD;
 326,   0 = L_OD;
 326,   1 = L_OD;
 326,   1 = L_CR;
 326,   0 = L_CR;
 326,   1 = L_DC;
 326,   0 = L_DC;
 327,   0 = L_PS;
 327,   0 = L_PS;
 327,   1 = L_IC;
 327,   0 = L_IC;
 327,   0 = L_IC;
 327,   1 = L_CPU;
 327,   1 = L_CPU;
 327,   0 = L_CPU;
 327,   1 = L_BUS;
 327,   0 = L_BUS;
 327,   1 = L_OD;
 327,   1 = L_OD;
 327,   1 = L_OD;
 327,   1 = L_CR;
 327,   1 = L_CR;
 327,   1 = L_CR;
 327,   0 = L_DC;
 331,   0 = L_PS;
 331,   1 = L_PS;
 331,   1 = L_IC;
 331,   0 = L_IC;
 331,   1 = L_IC;
 331,   1 = L_CPU;
 331,   0 = L_CPU;
 331,   1 = L_CPU;
 331,   1 = L_BUS;
 331,   0 = L_BUS;
 331,   1 = L_OD;
 331,   1 = L_OD;
 331,   1 = L_CR;
 331,   1 = L_CR;
 331,   1 = L_CR;
 331,   1 = L_DC;
 331,   0 = L_DC;
 332,   0 = L_PS;
 332,   0 = L_PS;
 332,   1 = L_IC;
 332,   0 = L_IC;
 332,   0 = L_IC;
 332,   1 = L_CPU;
 332,   0 = L_CPU;
 332,   0 = L_CPU;
 332,   1 = L_BUS;
 332,   0 = L_BUS;
 332,   1 = L_OD;
 332,   0 = L_OD;
 332,   1 = L_CR;
 332,   1 = L_CR;
 332,   0 = L_CR;
 332,   1 = L_DC;
 332,   0 = L_DC;
 333,   0 = L_PS;
 333,   1 = L_PS;
 333,   1 = L_IC;
 333,   0 = L_IC;
 333,   1 = L_IC;
 333,   1 = L_CPU;
 333,   0 = L_CPU;
 333,   1 = L_CPU;
 333,   1 = L_BUS;
 333,   0 = L_BUS;
 333,   1 = L_OD;
 333,   0 = L_OD;
 333,   1 = L_CR;
 333,   0 = L_CR;
 333,   1 = L_CR;
 333,   1 = L_DC;
 333,   0 = L_DC;
 334,   0 = L_PS;
 334,   1 = L_PS;
 334,   1 = L_IC;
 334,   0 = L_IC;
 334,   1 = L_IC;
 334,   1 = L_CPU;
 334,   0 = L_CPU;
 334,   1 = L_CPU;
 334,   1 = L_BUS;
 334,   0 = L_BUS;
 334,   1 = L_OD;
 334,   1 = L_OD;
 334,   1 = L_OD;
 334,   1 = L_CR;
 334,   1 = L_CR;
 334,   1 = L_DC;
 334,   0 = L_DC;
 335,   0 = L_PS;
 335,   0 = L_PS;
 335,   1 = L_IC;
 335,   0 = L_IC;
 335,   0 = L_IC;
 335,   1 = L_CPU;
 335,   0 = L_CPU;
 335,   0 = L_CPU;
 335,   1 = L_BUS;
 335,   0 = L_BUS;
 335,   1 = L_OD;
 335,   1 = L_OD;
 335,   0 = L_OD;
 335,   1 = L_CR;
 335,   0 = L_CR;
 335,   1 = L_DC;
 335,   0 = L_DC;
 336,   0 = L_PS;
 336,   1 = L_PS;
 336,   1 = L_IC;
 336,   0 = L_IC;
 336,   1 = L_IC;
 336,   1 = L_CPU;
 336,   0 = L_CPU;
 336,   1 = L_CPU;
 336,   1 = L_BUS;
 336,   0 = L_BUS;
 336,   1 = L_OD;
 336,   0 = L_OD;
 336,   1 = L_OD;
 336,   1 = L_CR;
 336,   0 = L_CR;
 336,   1 = L_DC;
 336,   0 = L_DC;
 337,   0 = L_PS;
 337,   1 = L_PS;
 337,   1 = L_IC;
 337,   0 = L_IC;
 337,   1 = L_IC;
 337,   1 = L_CPU;
 337,   0 = L_CPU;
 337,   1 = L_CPU;
 337,   1 = L_BUS;
 337,   0 = L_BUS;
 337,   1 = L_OD;
 337,   1 = L_OD;
 337,   1 = L_OD;
 337,   1 = L_CR;
 337,   1 = L_CR;
 337,   1 = L_CR;
 337,   0 = L_DC;
 341,   0 = L_PS;
 341,   0 = L_PS;
 341,   1 = L_IC;
 341,   0 = L_IC;
 341,   0 = L_IC;
 341,   1 = L_CPU;
 341,   1 = L_CPU;
 341,   0 = L_CPU;
 341,   1 = L_BUS;
 341,   1 = L_BUS;
 341,   1 = L_BUS;
 341,   0 = L_OD;
 341,   1 = L_CR;
 341,   1 = L_CR;
 341,   0 = L_CR;
 341,   1 = L_DC;
 341,   0 = L_DC;
 342,   0 = L_PS;
 342,   1 = L_PS;
 342,   1 = L_IC;
 342,   0 = L_IC;
 342,   1 = L_IC;
 342,   1 = L_CPU;
 342,   0 = L_CPU;
 342,   1 = L_CPU;
 342,   1 = L_BUS;
 342,   1 = L_BUS;
 342,   1 = L_BUS;
 342,   0 = L_OD;
 342,   1 = L_CR;
 342,   0 = L_CR;
 342,   1 = L_CR;
 342,   1 = L_DC;
 342,   0 = L_DC;
 343,   0 = L_PS;
 343,   1 = L_PS;
 343,   1 = L_IC;
 343,   0 = L_IC;
 343,   1 = L_IC;
 343,   1 = L_CPU;
 343,   1 = L_CPU;
 343,   1 = L_CPU;
 343,   1 = L_BUS;
 343,   1 = L_BUS;
 343,   1 = L_BUS;
 343,   1 = L_OD;
 343,   1 = L_OD;
 343,   1 = L_CR;
 343,   1 = L_CR;
 343,   1 = L_DC;
 343,   0 = L_DC;
 344,   0 = L_PS;
 344,   0 = L_PS;
 344,   1 = L_IC;
 344,   0 = L_IC;
 344,   0 = L_IC;
 344,   1 = L_CPU;
 344,   1 = L_CPU;
 344,   0 = L_CPU;
 344,   1 = L_BUS;
 344,   1 = L_BUS;
 344,   1 = L_BUS;
 344,   1 = L_OD;
 344,   0 = L_OD;
 344,   1 = L_CR;
 344,   0 = L_CR;
 344,   1 = L_DC;
 344,   0 = L_DC;
 345,   0 = L_PS;
 345,   1 = L_PS;
 345,   1 = L_IC;
 345,   0 = L_IC;
 345,   1 = L_IC;
 345,   1 = L_CPU;
 345,   0 = L_CPU;
 345,   1 = L_CPU;
 345,   1 = L_BUS;
 345,   1 = L_BUS;
 345,   1 = L_BUS;
 345,   0 = L_OD;
 345,   1 = L_OD;
 345,   1 = L_CR;
 345,   0 = L_CR;
 345,   1 = L_DC;
 345,   0 = L_DC;
 346,   0 = L_PS;
 346,   1 = L_PS;
 346,   1 = L_IC;
 346,   0 = L_IC;
 346,   1 = L_IC;
 346,   1 = L_CPU;
 346,   1 = L_CPU;
 346,   1 = L_CPU;
 346,   1 = L_BUS;
 346,   1 = L_BUS;
 346,   1 = L_BUS;
 346,   1 = L_OD;
 346,   1 = L_OD;
 346,   1 = L_CR;
 346,   1 = L_CR;
 346,   1 = L_CR;
 346,   0 = L_DC;
 351,   0 = L_PS;
 351,   0 = L_PS;
 351,   1 = L_IC;
 351,   0 = L_IC;
 351,   0 = L_IC;
 351,   1 = L_CPU;
 351,   1 = L_CPU;
 351,   0 = L_CPU;
 351,   1 = L_BUS;
 351,   1 = L_BUS;
 351,   1 = L_BUS;
 351,   1 = L_OD;
 351,   0 = L_OD;
 351,   1 = L_CR;
 351,   0 = L_CR;
 351,   1 = L_DC;
 351,   0 = L_DC;
 352,   0 = L_PS;
 352,   0 = L_PS;
 352,   1 = L_IC;
 352,   0 = L_IC;
 352,   0 = L_IC;
 352,   1 = L_CPU;
 352,   1 = L_CPU;
 352,   0 = L_CPU;
 352,   1 = L_BUS;
 352,   1 = L_BUS;
 352,   1 = L_BUS;
 352,   1 = L_OD;
 352,   0 = L_OD;
 352,   1 = L_CR;
 352,   0 = L_CR;
 352,   1 = L_DC;
 352,   0 = L_DC;
 354,   0 = L_PS;
 354,   0 = L_PS;
 354,   1 = L_IC;
 354,   0 = L_IC;
 354,   0 = L_IC;
 354,   1 = L_CPU;
 354,   1 = L_CPU;
 354,   0 = L_CPU;
 354,   1 = L_BUS;
 354,   1 = L_BUS;
 354,   1 = L_BUS;
 354,   1 = L_OD;
 354,   0 = L_OD;
 354,   1 = L_CR;
 354,   1 = L_CR;
 354,   0 = L_CR;
 354,   0 = L_DC;
 358,   0 = L_PS;
 358,   1 = L_PS;
 358,   1 = L_IC;
 358,   0 = L_IC;
 358,   1 = L_IC;
 358,   1 = L_CPU;
 358,   0 = L_CPU;
 358,   1 = L_CPU;
 358,   1 = L_BUS;
 358,   1 = L_BUS;
 358,   1 = L_BUS;
 358,   1 = L_OD;
 358,   0 = L_OD;
 358,   0 = L_CR;
 358,   1 = L_CR;
 358,   1 = L_DC;
 358,   0 = L_DC;
 360,   0 = L_PS;
 360,   1 = L_PS;
 360,   1 = L_IC;
 360,   0 = L_IC;
 360,   1 = L_IC;
 360,   1 = L_CPU;
 360,   0 = L_CPU;
 360,   1 = L_CPU;
 360,   1 = L_BUS;
 360,   1 = L_BUS;
 360,   1 = L_BUS;
 360,   1 = L_OD;
 360,   0 = L_OD;
 360,   1 = L_CR;
 360,   0 = L_CR;
 360,   1 = L_DC;
 360,   0 = L_DC;
 361,   0 = L_PS;
 361,   1 = L_PS;
 361,   1 = L_IC;
 361,   0 = L_IC;
 361,   1 = L_IC;
 361,   1 = L_CPU;
 361,   0 = L_CPU;
 361,   1 = L_CPU;
 361,   1 = L_BUS;
 361,   1 = L_BUS;
 361,   1 = L_BUS;
 361,   1 = L_OD;
 361,   0 = L_OD;
 361,   1 = L_CR;
 361,   0 = L_CR;
 361,   1 = L_CR;
 361,   0 = L_DC;
 365,   0 = L_PS;
 365,   0 = L_PS;
 365,   1 = L_IC;
 365,   0 = L_IC;
 365,   0 = L_IC;
 365,   1 = L_CPU;
 365,   1 = L_CPU;
 365,   0 = L_CPU;
 365,   1 = L_BUS;
 365,   1 = L_BUS;
 365,   1 = L_BUS;
 365,   1 = L_OD;
 365,   1 = L_OD;
 365,   0 = L_OD;
 365,   0 = L_CR;
 365,   1 = L_DC;
 365,   0 = L_DC;
 366,   0 = L_PS;
 366,   1 = L_PS;
 366,   1 = L_IC;
 366,   0 = L_IC;
 366,   1 = L_IC;
 366,   1 = L_CPU;
 366,   0 = L_CPU;
 366,   1 = L_CPU;
 366,   1 = L_BUS;
 366,   1 = L_BUS;
 366,   1 = L_BUS;
 366,   1 = L_OD;
 366,   0 = L_OD;
 366,   1 = L_OD;
 366,   0 = L_CR;
 366,   1 = L_DC;
 366,   0 = L_DC;
 367,   0 = L_PS;
 367,   1 = L_PS;
 367,   1 = L_IC;
 367,   0 = L_IC;
 367,   1 = L_IC;
 367,   1 = L_CPU;
 367,   1 = L_CPU;
 367,   1 = L_CPU;
 367,   1 = L_BUS;
 367,   1 = L_BUS;
 367,   1 = L_BUS;
 367,   1 = L_OD;
 367,   1 = L_OD;
 367,   1 = L_OD;
 367,   1 = L_CR;
 367,   1 = L_CR;
 367,   0 = L_DC;
 372,   0 = L_PS;
 372,   0 = L_PS;
 372,   1 = L_IC;
 372,   0 = L_IC;
 372,   0 = L_IC;
 372,   1 = L_CPU;
 372,   1 = L_CPU;
 372,   0 = L_CPU;
 372,   1 = L_BUS;
 372,   1 = L_BUS;
 372,   1 = L_BUS;
 372,   1 = L_OD;
 372,   1 = L_OD;
 372,   0 = L_OD;
 372,   1 = L_CR;
 372,   0 = L_CR;
 372,   0 = L_DC;
 376,   0 = L_PS;
 376,   1 = L_PS;
 376,   1 = L_IC;
 376,   0 = L_IC;
 376,   1 = L_IC;
 376,   1 = L_CPU;
 376,   0 = L_CPU;
 376,   1 = L_CPU;
 376,   1 = L_BUS;
 376,   1 = L_BUS;
 376,   1 = L_BUS;
 376,   1 = L_OD;
 376,   0 = L_OD;
 376,   1 = L_OD;
 376,   1 = L_CR;
 376,   0 = L_CR;
 376,   0 = L_DC;
 382,   0 = L_PS;
 382,   0 = L_IC;
 382,   1 = L_IC;
 382,   0 = L_CPU;
 382,   1 = L_CPU;
 382,   1 = L_CPU;
 382,   0 = L_BUS;
 382,   1 = L_BUS;
 382,   1 = L_BUS;
 382,   0 = L_OD;
 382,   1 = L_OD;
 382,   1 = L_OD;
 382,   0 = L_CR;
 382,   1 = L_CR;
 382,   1 = L_CR;
 382,   0 = L_DC;
 382,   1 = L_DC;
 383,   0 = L_PS;
 383,   0 = L_IC;
 383,   1 = L_IC;
 383,   0 = L_CPU;
 383,   1 = L_CPU;
 383,   1 = L_CPU;
 383,   0 = L_BUS;
 383,   1 = L_BUS;
 383,   1 = L_BUS;
 383,   0 = L_OD;
 383,   1 = L_OD;
 383,   1 = L_OD;
 383,   0 = L_CR;
 383,   1 = L_CR;
 383,   1 = L_CR;
 383,   0 = L_DC;
 383,   1 = L_DC;
 385,   0 = L_PS;
 385,   0 = L_IC;
 385,   1 = L_IC;
 385,   1 = L_IC;
 385,   0 = L_CPU;
 385,   1 = L_CPU;
 385,   0 = L_BUS;
 385,   1 = L_BUS;
 385,   1 = L_BUS;
 385,   0 = L_OD;
 385,   1 = L_OD;
 385,   1 = L_OD;
 385,   0 = L_CR;
 385,   1 = L_CR;
 385,   1 = L_CR;
 385,   0 = L_DC;
 385,   1 = L_DC;
 386,   0 = L_PS;
 386,   0 = L_IC;
 386,   1 = L_IC;
 386,   1 = L_IC;
 386,   0 = L_CPU;
 386,   1 = L_CPU;
 386,   0 = L_BUS;
 386,   1 = L_BUS;
 386,   1 = L_BUS;
 386,   0 = L_OD;
 386,   1 = L_OD;
 386,   1 = L_OD;
 386,   0 = L_CR;
 386,   1 = L_CR;
 386,   1 = L_CR;
 386,   0 = L_DC;
 386,   1 = L_DC;
 388,   0 = L_PS;
 388,   0 = L_IC;
 388,   1 = L_IC;
 388,   1 = L_IC;
 388,   0 = L_CPU;
 388,   1 = L_CPU;
 388,   1 = L_CPU;
 388,   0 = L_BUS;
 388,   1 = L_BUS;
 388,   0 = L_OD;
 388,   1 = L_OD;
 388,   1 = L_OD;
 388,   0 = L_CR;
 388,   1 = L_CR;
 388,   1 = L_CR;
 388,   0 = L_DC;
 388,   1 = L_DC;
 389,   0 = L_PS;
 389,   0 = L_IC;
 389,   1 = L_IC;
 389,   1 = L_IC;
 389,   0 = L_CPU;
 389,   1 = L_CPU;
 389,   1 = L_CPU;
 389,   0 = L_BUS;
 389,   1 = L_BUS;
 389,   0 = L_OD;
 389,   1 = L_OD;
 389,   1 = L_OD;
 389,   0 = L_CR;
 389,   1 = L_CR;
 389,   1 = L_CR;
 389,   0 = L_DC;
 389,   1 = L_DC;
 391,   0 = L_PS;
 391,   0 = L_IC;
 391,   1 = L_IC;
 391,   1 = L_IC;
 391,   0 = L_CPU;
 391,   1 = L_CPU;
 391,   1 = L_CPU;
 391,   0 = L_BUS;
 391,   1 = L_BUS;
 391,   1 = L_BUS;
 391,   0 = L_OD;
 391,   1 = L_OD;
 391,   0 = L_CR;
 391,   1 = L_CR;
 391,   1 = L_CR;
 391,   0 = L_DC;
 391,   1 = L_DC;
 392,   0 = L_PS;
 392,   0 = L_IC;
 392,   1 = L_IC;
 392,   1 = L_IC;
 392,   0 = L_CPU;
 392,   1 = L_CPU;
 392,   1 = L_CPU;
 392,   0 = L_BUS;
 392,   1 = L_BUS;
 392,   1 = L_BUS;
 392,   0 = L_OD;
 392,   1 = L_OD;
 392,   0 = L_CR;
 392,   1 = L_CR;
 392,   1 = L_CR;
 392,   0 = L_DC;
 392,   1 = L_DC;
 394,   0 = L_PS;
 394,   0 = L_IC;
 394,   1 = L_IC;
 394,   1 = L_IC;
 394,   0 = L_CPU;
 394,   1 = L_CPU;
 394,   1 = L_CPU;
 394,   0 = L_BUS;
 394,   1 = L_BUS;
 394,   1 = L_BUS;
 394,   0 = L_OD;
 394,   1 = L_OD;
 394,   1 = L_OD;
 394,   0 = L_CR;
 394,   1 = L_CR;
 394,   0 = L_DC;
 394,   1 = L_DC;
 395,   0 = L_PS;
 395,   0 = L_IC;
 395,   1 = L_IC;
 395,   1 = L_IC;
 395,   0 = L_CPU;
 395,   1 = L_CPU;
 395,   1 = L_CPU;
 395,   0 = L_BUS;
 395,   1 = L_BUS;
 395,   1 = L_BUS;
 395,   0 = L_OD;
 395,   1 = L_OD;
 395,   1 = L_OD;
 395,   0 = L_CR;
 395,   1 = L_CR;
 395,   0 = L_DC;
 395,   1 = L_DC;
 397,   0 = L_PS;
 397,   0 = L_IC;
 397,   1 = L_IC;
 397,   1 = L_IC;
 397,   0 = L_CPU;
 397,   1 = L_CPU;
 397,   1 = L_CPU;
 397,   0 = L_BUS;
 397,   1 = L_BUS;
 397,   1 = L_BUS;
 397,   0 = L_OD;
 397,   1 = L_OD;
 397,   1 = L_OD;
 397,   0 = L_CR;
 397,   1 = L_CR;
 397,   1 = L_CR;
 397,   0 = L_DC;
 400,   0 = L_PS;
 400,   1 = L_PS;
 400,   0 = L_IC;
 400,   0 = L_CPU;
 400,   1 = L_CPU;
 400,   1 = L_CPU;
 400,   0 = L_BUS;
 400,   1 = L_BUS;
 400,   1 = L_BUS;
 400,   0 = L_OD;
 400,   1 = L_OD;
 400,   1 = L_OD;
 400,   0 = L_CR;
 400,   1 = L_CR;
 400,   1 = L_CR;
 400,   0 = L_DC;
 400,   1 = L_DC;
 401,   0 = L_PS;
 401,   0 = L_PS;
 401,   0 = L_IC;
 401,   0 = L_IC;
 401,   1 = L_CPU;
 401,   0 = L_CPU;
 401,   1 = L_BUS;
 401,   1 = L_BUS;
 401,   0 = L_BUS;
 401,   1 = L_OD;
 401,   1 = L_OD;
 401,   0 = L_OD;
 401,   1 = L_CR;
 401,   1 = L_CR;
 401,   0 = L_CR;
 401,   0 = L_DC;
 401,   1 = L_DC;
 402,   0 = L_PS;
 402,   1 = L_PS;
 402,   0 = L_IC;
 402,   1 = L_IC;
 402,   1 = L_CPU;
 402,   1 = L_CPU;
 402,   1 = L_BUS;
 402,   1 = L_BUS;
 402,   1 = L_BUS;
 402,   1 = L_OD;
 402,   1 = L_OD;
 402,   1 = L_OD;
 402,   1 = L_CR;
 402,   1 = L_CR;
 402,   1 = L_CR;
 402,   0 = L_DC;
 402,   1 = L_DC;
 403,   0 = L_PS;
 403,   1 = L_PS;
 403,   0 = L_IC;
 403,   1 = L_IC;
 403,   0 = L_CPU;
 403,   1 = L_CPU;
 403,   0 = L_BUS;
 403,   1 = L_BUS;
 403,   1 = L_BUS;
 403,   0 = L_OD;
 403,   1 = L_OD;
 403,   1 = L_OD;
 403,   0 = L_CR;
 403,   1 = L_CR;
 403,   1 = L_CR;
 403,   0 = L_DC;
 403,   1 = L_DC;
 404,   0 = L_PS;
 404,   0 = L_PS;
 404,   0 = L_IC;
 404,   0 = L_IC;
 404,   1 = L_CPU;
 404,   1 = L_CPU;
 404,   0 = L_CPU;
 404,   1 = L_BUS;
 404,   0 = L_BUS;
 404,   1 = L_OD;
 404,   1 = L_OD;
 404,   1 = L_OD;
 404,   1 = L_CR;
 404,   1 = L_CR;
 404,   1 = L_CR;
 404,   0 = L_DC;
 404,   1 = L_DC;
 405,   0 = L_PS;
 405,   1 = L_PS;
 405,   0 = L_IC;
 405,   1 = L_IC;
 405,   1 = L_CPU;
 405,   1 = L_CPU;
 405,   1 = L_CPU;
 405,   1 = L_BUS;
 405,   1 = L_BUS;
 405,   1 = L_OD;
 405,   1 = L_OD;
 405,   1 = L_OD;
 405,   1 = L_CR;
 405,   1 = L_CR;
 405,   1 = L_CR;
 405,   0 = L_DC;
 405,   1 = L_DC;
 406,   0 = L_PS;
 406,   1 = L_PS;
 406,   0 = L_IC;
 406,   1 = L_IC;
 406,   0 = L_CPU;
 406,   1 = L_CPU;
 406,   1 = L_CPU;
 406,   0 = L_BUS;
 406,   1 = L_BUS;
 406,   1 = L_OD;
 406,   1 = L_OD;
 406,   1 = L_OD;
 406,   1 = L_CR;
 406,   1 = L_CR;
 406,   1 = L_CR;
 406,   0 = L_DC;
 406,   1 = L_DC;
 407,   0 = L_PS;
 407,   0 = L_PS;
 407,   0 = L_IC;
 407,   0 = L_IC;
 407,   1 = L_CPU;
 407,   1 = L_CPU;
 407,   0 = L_CPU;
 407,   1 = L_BUS;
 407,   1 = L_BUS;
 407,   1 = L_BUS;
 407,   1 = L_OD;
 407,   0 = L_OD;
 407,   1 = L_CR;
 407,   1 = L_CR;
 407,   0 = L_CR;
 407,   0 = L_DC;
 407,   1 = L_DC;
 408,   0 = L_PS;
 408,   1 = L_PS;
 408,   0 = L_IC;
 408,   1 = L_IC;
 408,   1 = L_CPU;
 408,   1 = L_CPU;
 408,   1 = L_CPU;
 408,   1 = L_BUS;
 408,   1 = L_BUS;
 408,   1 = L_BUS;
 408,   1 = L_OD;
 408,   1 = L_OD;
 408,   1 = L_CR;
 408,   1 = L_CR;
 408,   1 = L_CR;
 408,   0 = L_DC;
 408,   1 = L_DC;
 409,   0 = L_PS;
 409,   1 = L_PS;
 409,   0 = L_IC;
 409,   1 = L_IC;
 409,   0 = L_CPU;
 409,   1 = L_CPU;
 409,   1 = L_CPU;
 409,   1 = L_BUS;
 409,   1 = L_BUS;
 409,   1 = L_BUS;
 409,   0 = L_OD;
 409,   1 = L_OD;
 409,   0 = L_CR;
 409,   1 = L_CR;
 409,   1 = L_CR;
 409,   0 = L_DC;
 409,   1 = L_DC;
 410,   0 = L_PS;
 410,   0 = L_PS;
 410,   0 = L_IC;
 410,   0 = L_IC;
 410,   1 = L_CPU;
 410,   1 = L_CPU;
 410,   0 = L_CPU;
 410,   1 = L_BUS;
 410,   1 = L_BUS;
 410,   1 = L_BUS;
 410,   1 = L_OD;
 410,   1 = L_OD;
 410,   0 = L_OD;
 410,   1 = L_CR;
 410,   0 = L_CR;
 410,   0 = L_DC;
 410,   1 = L_DC;
 411,   0 = L_PS;
 411,   1 = L_PS;
 411,   0 = L_IC;
 411,   1 = L_IC;
 411,   1 = L_CPU;
 411,   1 = L_CPU;
 411,   1 = L_CPU;
 411,   1 = L_BUS;
 411,   1 = L_BUS;
 411,   1 = L_BUS;
 411,   1 = L_OD;
 411,   1 = L_OD;
 411,   1 = L_OD;
 411,   1 = L_CR;
 411,   1 = L_CR;
 411,   0 = L_DC;
 411,   1 = L_DC;
 412,   0 = L_PS;
 412,   1 = L_PS;
 412,   0 = L_IC;
 412,   1 = L_IC;
 412,   0 = L_CPU;
 412,   1 = L_CPU;
 412,   1 = L_CPU;
 412,   1 = L_BUS;
 412,   1 = L_BUS;
 412,   1 = L_BUS;
 412,   0 = L_OD;
 412,   1 = L_OD;
 412,   1 = L_OD;
 412,   0 = L_CR;
 412,   1 = L_CR;
 412,   0 = L_DC;
 412,   1 = L_DC;
 414,   0 = L_PS;
 414,   1 = L_PS;
 414,   0 = L_IC;
 414,   1 = L_IC;
 414,   1 = L_CPU;
 414,   1 = L_CPU;
 414,   1 = L_CPU;
 414,   1 = L_BUS;
 414,   1 = L_BUS;
 414,   1 = L_BUS;
 414,   1 = L_OD;
 414,   1 = L_OD;
 414,   1 = L_OD;
 414,   1 = L_CR;
 414,   1 = L_CR;
 414,   1 = L_CR;
 414,   0 = L_DC;
 417,   0 = L_PS;
 417,   1 = L_PS;
 417,   0 = L_IC;
 417,   1 = L_IC;
 417,   0 = L_CPU;
 417,   1 = L_CPU;
 417,   0 = L_BUS;
 417,   1 = L_BUS;
 417,   1 = L_BUS;
 417,   0 = L_OD;
 417,   1 = L_OD;
 417,   1 = L_OD;
 417,   0 = L_CR;
 417,   1 = L_CR;
 417,   1 = L_CR;
 417,   0 = L_DC;
 417,   1 = L_DC;
 418,   0 = L_PS;
 418,   1 = L_PS;
 418,   0 = L_IC;
 418,   1 = L_IC;
 418,   0 = L_CPU;
 418,   1 = L_CPU;
 418,   0 = L_BUS;
 418,   1 = L_BUS;
 418,   1 = L_BUS;
 418,   0 = L_OD;
 418,   1 = L_OD;
 418,   1 = L_OD;
 418,   0 = L_CR;
 418,   1 = L_CR;
 418,   1 = L_CR;
 418,   0 = L_DC;
 418,   1 = L_DC;
 420,   0 = L_PS;
 420,   1 = L_PS;
 420,   0 = L_IC;
 420,   1 = L_IC;
 420,   0 = L_CPU;
 420,   1 = L_CPU;
 420,   1 = L_CPU;
 420,   0 = L_BUS;
 420,   1 = L_BUS;
 420,   0 = L_OD;
 420,   1 = L_OD;
 420,   1 = L_OD;
 420,   0 = L_CR;
 420,   1 = L_CR;
 420,   1 = L_CR;
 420,   0 = L_DC;
 420,   1 = L_DC;
 421,   0 = L_PS;
 421,   1 = L_PS;
 421,   0 = L_IC;
 421,   1 = L_IC;
 421,   0 = L_CPU;
 421,   1 = L_CPU;
 421,   1 = L_CPU;
 421,   0 = L_BUS;
 421,   1 = L_BUS;
 421,   0 = L_OD;
 421,   1 = L_OD;
 421,   1 = L_OD;
 421,   0 = L_CR;
 421,   1 = L_CR;
 421,   1 = L_CR;
 421,   0 = L_DC;
 421,   1 = L_DC;
 423,   0 = L_PS;
 423,   1 = L_PS;
 423,   0 = L_IC;
 423,   1 = L_IC;
 423,   0 = L_CPU;
 423,   1 = L_CPU;
 423,   1 = L_CPU;
 423,   0 = L_BUS;
 423,   1 = L_BUS;
 423,   1 = L_BUS;
 423,   0 = L_OD;
 423,   1 = L_OD;
 423,   0 = L_CR;
 423,   1 = L_CR;
 423,   1 = L_CR;
 423,   0 = L_DC;
 423,   1 = L_DC;
 424,   0 = L_PS;
 424,   1 = L_PS;
 424,   0 = L_IC;
 424,   1 = L_IC;
 424,   0 = L_CPU;
 424,   1 = L_CPU;
 424,   1 = L_CPU;
 424,   0 = L_BUS;
 424,   1 = L_BUS;
 424,   1 = L_BUS;
 424,   0 = L_OD;
 424,   1 = L_OD;
 424,   0 = L_CR;
 424,   1 = L_CR;
 424,   1 = L_CR;
 424,   0 = L_DC;
 424,   1 = L_DC;
 426,   0 = L_PS;
 426,   1 = L_PS;
 426,   0 = L_IC;
 426,   1 = L_IC;
 426,   0 = L_CPU;
 426,   1 = L_CPU;
 426,   1 = L_CPU;
 426,   0 = L_BUS;
 426,   1 = L_BUS;
 426,   1 = L_BUS;
 426,   0 = L_OD;
 426,   1 = L_OD;
 426,   1 = L_OD;
 426,   0 = L_CR;
 426,   1 = L_CR;
 426,   0 = L_DC;
 426,   1 = L_DC;
 427,   0 = L_PS;
 427,   1 = L_PS;
 427,   0 = L_IC;
 427,   1 = L_IC;
 427,   0 = L_CPU;
 427,   1 = L_CPU;
 427,   1 = L_CPU;
 427,   0 = L_BUS;
 427,   1 = L_BUS;
 427,   1 = L_BUS;
 427,   0 = L_OD;
 427,   1 = L_OD;
 427,   1 = L_OD;
 427,   0 = L_CR;
 427,   1 = L_CR;
 427,   0 = L_DC;
 427,   1 = L_DC;
 429,   0 = L_PS;
 429,   1 = L_PS;
 429,   0 = L_IC;
 429,   1 = L_IC;
 429,   0 = L_CPU;
 429,   1 = L_CPU;
 429,   1 = L_CPU;
 429,   0 = L_BUS;
 429,   1 = L_BUS;
 429,   1 = L_BUS;
 429,   0 = L_OD;
 429,   1 = L_OD;
 429,   1 = L_OD;
 429,   0 = L_CR;
 429,   1 = L_CR;
 429,   1 = L_CR;
 429,   0 = L_DC;
 431,   0 = L_PS;
 431,   0 = L_PS;
 431,   0 = L_IC;
 431,   1 = L_IC;
 431,   0 = L_IC;
 431,   0 = L_CPU;
 431,   1 = L_BUS;
 431,   1 = L_BUS;
 431,   0 = L_BUS;
 431,   1 = L_OD;
 431,   1 = L_OD;
 431,   0 = L_OD;
 431,   1 = L_CR;
 431,   1 = L_CR;
 431,   0 = L_CR;
 431,   0 = L_DC;
 431,   1 = L_DC;
 433,   0 = L_PS;
 433,   0 = L_PS;
 433,   0 = L_IC;
 433,   1 = L_IC;
 433,   0 = L_IC;
 433,   1 = L_CPU;
 433,   0 = L_CPU;
 433,   1 = L_BUS;
 433,   0 = L_BUS;
 433,   1 = L_OD;
 433,   1 = L_OD;
 433,   0 = L_OD;
 433,   1 = L_CR;
 433,   1 = L_CR;
 433,   0 = L_CR;
 433,   0 = L_DC;
 433,   1 = L_DC;
 434,   0 = L_PS;
 434,   0 = L_PS;
 434,   0 = L_IC;
 434,   1 = L_IC;
 434,   0 = L_IC;
 434,   1 = L_CPU;
 434,   0 = L_CPU;
 434,   1 = L_BUS;
 434,   0 = L_BUS;
 434,   1 = L_OD;
 434,   1 = L_OD;
 434,   0 = L_OD;
 434,   1 = L_CR;
 434,   1 = L_CR;
 434,   0 = L_CR;
 434,   0 = L_DC;
 434,   1 = L_DC;
 436,   0 = L_PS;
 436,   0 = L_PS;
 436,   0 = L_IC;
 436,   1 = L_IC;
 436,   0 = L_IC;
 436,   1 = L_CPU;
 436,   0 = L_CPU;
 436,   1 = L_BUS;
 436,   1 = L_BUS;
 436,   0 = L_BUS;
 436,   1 = L_OD;
 436,   0 = L_OD;
 436,   1 = L_CR;
 436,   1 = L_CR;
 436,   0 = L_CR;
 436,   0 = L_DC;
 436,   1 = L_DC;
 437,   0 = L_PS;
 437,   0 = L_PS;
 437,   0 = L_IC;
 437,   1 = L_IC;
 437,   0 = L_IC;
 437,   1 = L_CPU;
 437,   0 = L_CPU;
 437,   1 = L_BUS;
 437,   1 = L_BUS;
 437,   0 = L_BUS;
 437,   1 = L_OD;
 437,   0 = L_OD;
 437,   1 = L_CR;
 437,   1 = L_CR;
 437,   0 = L_CR;
 437,   0 = L_DC;
 437,   1 = L_DC;
 439,   0 = L_PS;
 439,   0 = L_PS;
 439,   0 = L_IC;
 439,   1 = L_IC;
 439,   0 = L_IC;
 439,   1 = L_CPU;
 439,   0 = L_CPU;
 439,   1 = L_BUS;
 439,   1 = L_BUS;
 439,   0 = L_BUS;
 439,   1 = L_OD;
 439,   1 = L_OD;
 439,   0 = L_OD;
 439,   1 = L_CR;
 439,   0 = L_CR;
 439,   0 = L_DC;
 439,   1 = L_DC;
 440,   0 = L_PS;
 440,   0 = L_PS;
 440,   0 = L_IC;
 440,   1 = L_IC;
 440,   0 = L_IC;
 440,   1 = L_CPU;
 440,   0 = L_CPU;
 440,   1 = L_BUS;
 440,   1 = L_BUS;
 440,   0 = L_BUS;
 440,   1 = L_OD;
 440,   1 = L_OD;
 440,   0 = L_OD;
 440,   1 = L_CR;
 440,   0 = L_CR;
 440,   0 = L_DC;
 440,   1 = L_DC;
 443,   0 = L_PS;
 443,   0 = L_PS;
 443,   0 = L_IC;
 443,   1 = L_IC;
 443,   0 = L_IC;
 443,   1 = L_CPU;
 443,   0 = L_CPU;
 443,   1 = L_BUS;
 443,   1 = L_BUS;
 443,   0 = L_BUS;
 443,   1 = L_OD;
 443,   1 = L_OD;
 443,   0 = L_OD;
 443,   1 = L_CR;
 443,   1 = L_CR;
 443,   0 = L_CR;
 443,   0 = L_DC;
 445,   0 = L_PS;
 445,   1 = L_PS;
 445,   0 = L_IC;
 445,   1 = L_IC;
 445,   1 = L_IC;
 445,   0 = L_CPU;
 445,   0 = L_BUS;
 445,   1 = L_BUS;
 445,   1 = L_BUS;
 445,   0 = L_OD;
 445,   1 = L_OD;
 445,   1 = L_OD;
 445,   0 = L_CR;
 445,   1 = L_CR;
 445,   1 = L_CR;
 445,   0 = L_DC;
 445,   1 = L_DC;
 446,   0 = L_PS;
 446,   0 = L_PS;
 446,   0 = L_IC;
 446,   1 = L_IC;
 446,   0 = L_IC;
 446,   1 = L_CPU;
 446,   0 = L_CPU;
 446,   1 = L_BUS;
 446,   0 = L_BUS;
 446,   1 = L_OD;
 446,   1 = L_OD;
 446,   1 = L_OD;
 446,   1 = L_CR;
 446,   1 = L_CR;
 446,   1 = L_CR;
 446,   0 = L_DC;
 446,   1 = L_DC;
 447,   0 = L_PS;
 447,   1 = L_PS;
 447,   0 = L_IC;
 447,   1 = L_IC;
 447,   1 = L_IC;
 447,   1 = L_CPU;
 447,   1 = L_CPU;
 447,   1 = L_BUS;
 447,   1 = L_BUS;
 447,   1 = L_OD;
 447,   1 = L_OD;
 447,   1 = L_OD;
 447,   1 = L_CR;
 447,   1 = L_CR;
 447,   1 = L_CR;
 447,   0 = L_DC;
 447,   1 = L_DC;
 448,   0 = L_PS;
 448,   1 = L_PS;
 448,   0 = L_IC;
 448,   1 = L_IC;
 448,   1 = L_IC;
 448,   0 = L_CPU;
 448,   1 = L_CPU;
 448,   0 = L_BUS;
 448,   1 = L_BUS;
 448,   1 = L_OD;
 448,   1 = L_OD;
 448,   1 = L_OD;
 448,   1 = L_CR;
 448,   1 = L_CR;
 448,   1 = L_CR;
 448,   0 = L_DC;
 448,   1 = L_DC;
 449,   0 = L_PS;
 449,   0 = L_PS;
 449,   0 = L_IC;
 449,   1 = L_IC;
 449,   0 = L_IC;
 449,   1 = L_CPU;
 449,   0 = L_CPU;
 449,   1 = L_BUS;
 449,   1 = L_BUS;
 449,   1 = L_BUS;
 449,   1 = L_OD;
 449,   0 = L_OD;
 449,   1 = L_CR;
 449,   1 = L_CR;
 449,   0 = L_CR;
 449,   0 = L_DC;
 449,   1 = L_DC;
 450,   0 = L_PS;
 450,   1 = L_PS;
 450,   0 = L_IC;
 450,   1 = L_IC;
 450,   1 = L_IC;
 450,   1 = L_CPU;
 450,   1 = L_CPU;
 450,   1 = L_BUS;
 450,   1 = L_BUS;
 450,   1 = L_BUS;
 450,   1 = L_OD;
 450,   1 = L_OD;
 450,   1 = L_CR;
 450,   1 = L_CR;
 450,   1 = L_CR;
 450,   0 = L_DC;
 450,   1 = L_DC;
 451,   0 = L_PS;
 451,   1 = L_PS;
 451,   0 = L_IC;
 451,   1 = L_IC;
 451,   1 = L_IC;
 451,   0 = L_CPU;
 451,   1 = L_CPU;
 451,   1 = L_BUS;
 451,   1 = L_BUS;
 451,   1 = L_BUS;
 451,   0 = L_OD;
 451,   1 = L_OD;
 451,   0 = L_CR;
 451,   1 = L_CR;
 451,   1 = L_CR;
 451,   0 = L_DC;
 451,   1 = L_DC;
 452,   0 = L_PS;
 452,   0 = L_PS;
 452,   0 = L_IC;
 452,   1 = L_IC;
 452,   0 = L_IC;
 452,   1 = L_CPU;
 452,   0 = L_CPU;
 452,   1 = L_BUS;
 452,   1 = L_BUS;
 452,   1 = L_BUS;
 452,   1 = L_OD;
 452,   1 = L_OD;
 452,   0 = L_OD;
 452,   1 = L_CR;
 452,   0 = L_CR;
 452,   0 = L_DC;
 452,   1 = L_DC;
 453,   0 = L_PS;
 453,   1 = L_PS;
 453,   0 = L_IC;
 453,   1 = L_IC;
 453,   1 = L_IC;
 453,   1 = L_CPU;
 453,   1 = L_CPU;
 453,   1 = L_BUS;
 453,   1 = L_BUS;
 453,   1 = L_BUS;
 453,   1 = L_OD;
 453,   1 = L_OD;
 453,   1 = L_OD;
 453,   1 = L_CR;
 453,   1 = L_CR;
 453,   0 = L_DC;
 453,   1 = L_DC;
 454,   0 = L_PS;
 454,   1 = L_PS;
 454,   0 = L_IC;
 454,   1 = L_IC;
 454,   1 = L_IC;
 454,   0 = L_CPU;
 454,   1 = L_CPU;
 454,   1 = L_BUS;
 454,   1 = L_BUS;
 454,   1 = L_BUS;
 454,   0 = L_OD;
 454,   1 = L_OD;
 454,   1 = L_OD;
 454,   0 = L_CR;
 454,   1 = L_CR;
 454,   0 = L_DC;
 454,   1 = L_DC;
 456,   0 = L_PS;
 456,   1 = L_PS;
 456,   0 = L_IC;
 456,   1 = L_IC;
 456,   1 = L_IC;
 456,   1 = L_CPU;
 456,   1 = L_CPU;
 456,   1 = L_BUS;
 456,   1 = L_BUS;
 456,   1 = L_BUS;
 456,   1 = L_OD;
 456,   1 = L_OD;
 456,   1 = L_OD;
 456,   1 = L_CR;
 456,   1 = L_CR;
 456,   1 = L_CR;
 456,   0 = L_DC;
 459,   0 = L_PS;
 459,   1 = L_PS;
 459,   0 = L_IC;
 459,   1 = L_IC;
 459,   1 = L_IC;
 459,   0 = L_CPU;
 459,   1 = L_CPU;
 459,   0 = L_BUS;
 459,   1 = L_BUS;
 459,   0 = L_OD;
 459,   1 = L_OD;
 459,   1 = L_OD;
 459,   0 = L_CR;
 459,   1 = L_CR;
 459,   1 = L_CR;
 459,   0 = L_DC;
 459,   1 = L_DC;
 460,   0 = L_PS;
 460,   1 = L_PS;
 460,   0 = L_IC;
 460,   1 = L_IC;
 460,   1 = L_IC;
 460,   0 = L_CPU;
 460,   1 = L_CPU;
 460,   0 = L_BUS;
 460,   1 = L_BUS;
 460,   0 = L_OD;
 460,   1 = L_OD;
 460,   1 = L_OD;
 460,   0 = L_CR;
 460,   1 = L_CR;
 460,   1 = L_CR;
 460,   0 = L_DC;
 460,   1 = L_DC;
 462,   0 = L_PS;
 462,   1 = L_PS;
 462,   0 = L_IC;
 462,   1 = L_IC;
 462,   1 = L_IC;
 462,   0 = L_CPU;
 462,   1 = L_CPU;
 462,   0 = L_BUS;
 462,   1 = L_BUS;
 462,   1 = L_BUS;
 462,   0 = L_OD;
 462,   1 = L_OD;
 462,   0 = L_CR;
 462,   1 = L_CR;
 462,   1 = L_CR;
 462,   0 = L_DC;
 462,   1 = L_DC;
 463,   0 = L_PS;
 463,   1 = L_PS;
 463,   0 = L_IC;
 463,   1 = L_IC;
 463,   1 = L_IC;
 463,   0 = L_CPU;
 463,   1 = L_CPU;
 463,   0 = L_BUS;
 463,   1 = L_BUS;
 463,   1 = L_BUS;
 463,   0 = L_OD;
 463,   1 = L_OD;
 463,   0 = L_CR;
 463,   1 = L_CR;
 463,   1 = L_CR;
 463,   0 = L_DC;
 463,   1 = L_DC;
 465,   0 = L_PS;
 465,   1 = L_PS;
 465,   0 = L_IC;
 465,   1 = L_IC;
 465,   1 = L_IC;
 465,   0 = L_CPU;
 465,   1 = L_CPU;
 465,   0 = L_BUS;
 465,   1 = L_BUS;
 465,   1 = L_BUS;
 465,   0 = L_OD;
 465,   1 = L_OD;
 465,   1 = L_OD;
 465,   0 = L_CR;
 465,   1 = L_CR;
 465,   0 = L_DC;
 465,   1 = L_DC;
 466,   0 = L_PS;
 466,   1 = L_PS;
 466,   0 = L_IC;
 466,   1 = L_IC;
 466,   1 = L_IC;
 466,   0 = L_CPU;
 466,   1 = L_CPU;
 466,   0 = L_BUS;
 466,   1 = L_BUS;
 466,   1 = L_BUS;
 466,   0 = L_OD;
 466,   1 = L_OD;
 466,   1 = L_OD;
 466,   0 = L_CR;
 466,   1 = L_CR;
 466,   0 = L_DC;
 466,   1 = L_DC;
 468,   0 = L_PS;
 468,   1 = L_PS;
 468,   0 = L_IC;
 468,   1 = L_IC;
 468,   1 = L_IC;
 468,   0 = L_CPU;
 468,   1 = L_CPU;
 468,   0 = L_BUS;
 468,   1 = L_BUS;
 468,   1 = L_BUS;
 468,   0 = L_OD;
 468,   1 = L_OD;
 468,   1 = L_OD;
 468,   0 = L_CR;
 468,   1 = L_CR;
 468,   1 = L_CR;
 468,   0 = L_DC;
 470,   0 = L_PS;
 470,   0 = L_PS;
 470,   0 = L_IC;
 470,   1 = L_IC;
 470,   0 = L_IC;
 470,   1 = L_CPU;
 470,   1 = L_CPU;
 470,   0 = L_CPU;
 470,   0 = L_BUS;
 470,   1 = L_OD;
 470,   1 = L_OD;
 470,   1 = L_OD;
 470,   1 = L_CR;
 470,   1 = L_CR;
 470,   1 = L_CR;
 470,   0 = L_DC;
 470,   1 = L_DC;
 472,   0 = L_PS;
 472,   0 = L_PS;
 472,   0 = L_IC;
 472,   1 = L_IC;
 472,   0 = L_IC;
 472,   1 = L_CPU;
 472,   1 = L_CPU;
 472,   0 = L_CPU;
 472,   1 = L_BUS;
 472,   0 = L_BUS;
 472,   1 = L_OD;
 472,   0 = L_OD;
 472,   1 = L_CR;
 472,   1 = L_CR;
 472,   0 = L_CR;
 472,   0 = L_DC;
 472,   1 = L_DC;
 473,   0 = L_PS;
 473,   0 = L_PS;
 473,   0 = L_IC;
 473,   1 = L_IC;
 473,   0 = L_IC;
 473,   1 = L_CPU;
 473,   1 = L_CPU;
 473,   0 = L_CPU;
 473,   1 = L_BUS;
 473,   0 = L_BUS;
 473,   1 = L_OD;
 473,   1 = L_OD;
 473,   1 = L_CR;
 473,   1 = L_CR;
 473,   1 = L_CR;
 473,   0 = L_DC;
 473,   1 = L_DC;
 474,   0 = L_PS;
 474,   0 = L_PS;
 474,   0 = L_IC;
 474,   1 = L_IC;
 474,   0 = L_IC;
 474,   0 = L_CPU;
 474,   1 = L_CPU;
 474,   0 = L_CPU;
 474,   1 = L_BUS;
 474,   0 = L_BUS;
 474,   0 = L_OD;
 474,   1 = L_OD;
 474,   0 = L_CR;
 474,   1 = L_CR;
 474,   1 = L_CR;
 474,   0 = L_DC;
 474,   1 = L_DC;
 475,   0 = L_PS;
 475,   0 = L_PS;
 475,   0 = L_IC;
 475,   1 = L_IC;
 475,   0 = L_IC;
 475,   1 = L_CPU;
 475,   1 = L_CPU;
 475,   0 = L_CPU;
 475,   1 = L_BUS;
 475,   0 = L_BUS;
 475,   1 = L_OD;
 475,   1 = L_OD;
 475,   0 = L_OD;
 475,   1 = L_CR;
 475,   0 = L_CR;
 475,   0 = L_DC;
 475,   1 = L_DC;
 476,   0 = L_PS;
 476,   0 = L_PS;
 476,   0 = L_IC;
 476,   1 = L_IC;
 476,   0 = L_IC;
 476,   1 = L_CPU;
 476,   1 = L_CPU;
 476,   0 = L_CPU;
 476,   1 = L_BUS;
 476,   0 = L_BUS;
 476,   1 = L_OD;
 476,   1 = L_OD;
 476,   1 = L_OD;
 476,   1 = L_CR;
 476,   1 = L_CR;
 476,   0 = L_DC;
 476,   1 = L_DC;
 477,   0 = L_PS;
 477,   0 = L_PS;
 477,   0 = L_IC;
 477,   1 = L_IC;
 477,   0 = L_IC;
 477,   0 = L_CPU;
 477,   1 = L_CPU;
 477,   0 = L_CPU;
 477,   1 = L_BUS;
 477,   0 = L_BUS;
 477,   0 = L_OD;
 477,   1 = L_OD;
 477,   1 = L_OD;
 477,   0 = L_CR;
 477,   1 = L_CR;
 477,   0 = L_DC;
 477,   1 = L_DC;
 479,   0 = L_PS;
 479,   0 = L_PS;
 479,   0 = L_IC;
 479,   1 = L_IC;
 479,   0 = L_IC;
 479,   1 = L_CPU;
 479,   1 = L_CPU;
 479,   0 = L_CPU;
 479,   1 = L_BUS;
 479,   0 = L_BUS;
 479,   1 = L_OD;
 479,   1 = L_OD;
 479,   1 = L_OD;
 479,   1 = L_CR;
 479,   1 = L_CR;
 479,   1 = L_CR;
 479,   0 = L_DC;
 481,   0 = L_PS;
 481,   1 = L_PS;
 481,   0 = L_IC;
 481,   1 = L_IC;
 481,   1 = L_IC;
 481,   0 = L_CPU;
 481,   1 = L_CPU;
 481,   1 = L_CPU;
 481,   0 = L_BUS;
 481,   1 = L_OD;
 481,   1 = L_OD;
 481,   1 = L_OD;
 481,   1 = L_CR;
 481,   1 = L_CR;
 481,   1 = L_CR;
 481,   0 = L_DC;
 481,   1 = L_DC;
 482,   0 = L_PS;
 482,   0 = L_PS;
 482,   0 = L_IC;
 482,   1 = L_IC;
 482,   0 = L_IC;
 482,   1 = L_CPU;
 482,   1 = L_CPU;
 482,   0 = L_CPU;
 482,   1 = L_BUS;
 482,   1 = L_BUS;
 482,   1 = L_OD;
 482,   0 = L_OD;
 482,   1 = L_CR;
 482,   1 = L_CR;
 482,   0 = L_CR;
 482,   0 = L_DC;
 482,   1 = L_DC;
 483,   0 = L_PS;
 483,   1 = L_PS;
 483,   0 = L_IC;
 483,   1 = L_IC;
 483,   1 = L_IC;
 483,   1 = L_CPU;
 483,   1 = L_CPU;
 483,   1 = L_CPU;
 483,   1 = L_BUS;
 483,   1 = L_BUS;
 483,   1 = L_OD;
 483,   1 = L_OD;
 483,   1 = L_CR;
 483,   1 = L_CR;
 483,   1 = L_CR;
 483,   0 = L_DC;
 483,   1 = L_DC;
 484,   0 = L_PS;
 484,   1 = L_PS;
 484,   0 = L_IC;
 484,   1 = L_IC;
 484,   1 = L_IC;
 484,   0 = L_CPU;
 484,   1 = L_CPU;
 484,   1 = L_CPU;
 484,   1 = L_BUS;
 484,   1 = L_BUS;
 484,   0 = L_OD;
 484,   1 = L_OD;
 484,   0 = L_CR;
 484,   1 = L_CR;
 484,   1 = L_CR;
 484,   0 = L_DC;
 484,   1 = L_DC;
 485,   0 = L_PS;
 485,   0 = L_PS;
 485,   0 = L_IC;
 485,   1 = L_IC;
 485,   0 = L_IC;
 485,   1 = L_CPU;
 485,   1 = L_CPU;
 485,   0 = L_CPU;
 485,   1 = L_BUS;
 485,   1 = L_BUS;
 485,   1 = L_OD;
 485,   1 = L_OD;
 485,   0 = L_OD;
 485,   1 = L_CR;
 485,   0 = L_CR;
 485,   0 = L_DC;
 485,   1 = L_DC;
 486,   0 = L_PS;
 486,   1 = L_PS;
 486,   0 = L_IC;
 486,   1 = L_IC;
 486,   1 = L_IC;
 486,   1 = L_CPU;
 486,   1 = L_CPU;
 486,   1 = L_CPU;
 486,   1 = L_BUS;
 486,   1 = L_BUS;
 486,   1 = L_OD;
 486,   1 = L_OD;
 486,   1 = L_OD;
 486,   1 = L_CR;
 486,   1 = L_CR;
 486,   0 = L_DC;
 486,   1 = L_DC;
 487,   0 = L_PS;
 487,   1 = L_PS;
 487,   0 = L_IC;
 487,   1 = L_IC;
 487,   1 = L_IC;
 487,   0 = L_CPU;
 487,   1 = L_CPU;
 487,   1 = L_CPU;
 487,   1 = L_BUS;
 487,   1 = L_BUS;
 487,   0 = L_OD;
 487,   1 = L_OD;
 487,   1 = L_OD;
 487,   0 = L_CR;
 487,   1 = L_CR;
 487,   0 = L_DC;
 487,   1 = L_DC;
 489,   0 = L_PS;
 489,   1 = L_PS;
 489,   0 = L_IC;
 489,   1 = L_IC;
 489,   1 = L_IC;
 489,   1 = L_CPU;
 489,   1 = L_CPU;
 489,   1 = L_CPU;
 489,   1 = L_BUS;
 489,   1 = L_BUS;
 489,   1 = L_OD;
 489,   1 = L_OD;
 489,   1 = L_OD;
 489,   1 = L_CR;
 489,   1 = L_CR;
 489,   1 = L_CR;
 489,   0 = L_DC;
 491,   0 = L_PS;
 491,   0 = L_PS;
 491,   0 = L_IC;
 491,   1 = L_IC;
 491,   0 = L_IC;
 491,   0 = L_CPU;
 491,   1 = L_CPU;
 491,   0 = L_CPU;
 491,   0 = L_BUS;
 491,   1 = L_BUS;
 491,   1 = L_OD;
 491,   0 = L_OD;
 491,   1 = L_CR;
 491,   1 = L_CR;
 491,   0 = L_CR;
 491,   0 = L_DC;
 491,   1 = L_DC;
 492,   0 = L_PS;
 492,   1 = L_PS;
 492,   0 = L_IC;
 492,   1 = L_IC;
 492,   1 = L_IC;
 492,   0 = L_CPU;
 492,   1 = L_CPU;
 492,   1 = L_CPU;
 492,   0 = L_BUS;
 492,   1 = L_BUS;
 492,   1 = L_OD;
 492,   1 = L_OD;
 492,   1 = L_CR;
 492,   1 = L_CR;
 492,   1 = L_CR;
 492,   0 = L_DC;
 492,   1 = L_DC;
 493,   0 = L_PS;
 493,   1 = L_PS;
 493,   0 = L_IC;
 493,   1 = L_IC;
 493,   1 = L_IC;
 493,   0 = L_CPU;
 493,   1 = L_CPU;
 493,   1 = L_CPU;
 493,   0 = L_BUS;
 493,   1 = L_BUS;
 493,   0 = L_OD;
 493,   1 = L_OD;
 493,   0 = L_CR;
 493,   1 = L_CR;
 493,   1 = L_CR;
 493,   0 = L_DC;
 493,   1 = L_DC;
 494,   0 = L_PS;
 494,   0 = L_PS;
 494,   0 = L_IC;
 494,   1 = L_IC;
 494,   0 = L_IC;
 494,   0 = L_CPU;
 494,   1 = L_CPU;
 494,   0 = L_CPU;
 494,   0 = L_BUS;
 494,   1 = L_BUS;
 494,   1 = L_OD;
 494,   1 = L_OD;
 494,   0 = L_OD;
 494,   1 = L_CR;
 494,   0 = L_CR;
 494,   0 = L_DC;
 494,   1 = L_DC;
 495,   0 = L_PS;
 495,   1 = L_PS;
 495,   0 = L_IC;
 495,   1 = L_IC;
 495,   1 = L_IC;
 495,   0 = L_CPU;
 495,   1 = L_CPU;
 495,   1 = L_CPU;
 495,   0 = L_BUS;
 495,   1 = L_BUS;
 495,   1 = L_OD;
 495,   1 = L_OD;
 495,   1 = L_OD;
 495,   1 = L_CR;
 495,   1 = L_CR;
 495,   0 = L_DC;
 495,   1 = L_DC;
 496,   0 = L_PS;
 496,   1 = L_PS;
 496,   0 = L_IC;
 496,   1 = L_IC;
 496,   1 = L_IC;
 496,   0 = L_CPU;
 496,   1 = L_CPU;
 496,   1 = L_CPU;
 496,   0 = L_BUS;
 496,   1 = L_BUS;
 496,   0 = L_OD;
 496,   1 = L_OD;
 496,   1 = L_OD;
 496,   0 = L_CR;
 496,   1 = L_CR;
 496,   0 = L_DC;
 496,   1 = L_DC;
 498,   0 = L_PS;
 498,   1 = L_PS;
 498,   0 = L_IC;
 498,   1 = L_IC;
 498,   1 = L_IC;
 498,   0 = L_CPU;
 498,   1 = L_CPU;
 498,   1 = L_CPU;
 498,   0 = L_BUS;
 498,   1 = L_BUS;
 498,   1 = L_OD;
 498,   1 = L_OD;
 498,   1 = L_OD;
 498,   1 = L_CR;
 498,   1 = L_CR;
 498,   1 = L_CR;
 498,   0 = L_DC;
 500,   0 = L_PS;
 500,   0 = L_PS;
 500,   0 = L_IC;
 500,   1 = L_IC;
 500,   0 = L_IC;
 500,   1 = L_CPU;
 500,   1 = L_CPU;
 500,   0 = L_CPU;
 500,   1 = L_BUS;
 500,   1 = L_BUS;
 500,   1 = L_BUS;
 500,   0 = L_OD;
 500,   1 = L_CR;
 500,   1 = L_CR;
 500,   0 = L_CR;
 500,   0 = L_DC;
 500,   1 = L_DC;
 502,   0 = L_PS;
 502,   0 = L_PS;
 502,   0 = L_IC;
 502,   1 = L_IC;
 502,   0 = L_IC;
 502,   1 = L_CPU;
 502,   1 = L_CPU;
 502,   0 = L_CPU;
 502,   1 = L_BUS;
 502,   1 = L_BUS;
 502,   1 = L_BUS;
 502,   1 = L_OD;
 502,   0 = L_OD;
 502,   1 = L_CR;
 502,   0 = L_CR;
 502,   0 = L_DC;
 502,   1 = L_DC;
 503,   0 = L_PS;
 503,   0 = L_PS;
 503,   0 = L_IC;
 503,   1 = L_IC;
 503,   0 = L_IC;
 503,   1 = L_CPU;
 503,   1 = L_CPU;
 503,   0 = L_CPU;
 503,   1 = L_BUS;
 503,   1 = L_BUS;
 503,   1 = L_BUS;
 503,   1 = L_OD;
 503,   0 = L_OD;
 503,   1 = L_CR;
 503,   0 = L_CR;
 503,   0 = L_DC;
 503,   1 = L_DC;
 506,   0 = L_PS;
 506,   0 = L_PS;
 506,   0 = L_IC;
 506,   1 = L_IC;
 506,   0 = L_IC;
 506,   1 = L_CPU;
 506,   1 = L_CPU;
 506,   0 = L_CPU;
 506,   1 = L_BUS;
 506,   1 = L_BUS;
 506,   1 = L_BUS;
 506,   1 = L_OD;
 506,   0 = L_OD;
 506,   1 = L_CR;
 506,   1 = L_CR;
 506,   0 = L_CR;
 506,   0 = L_DC;
 508,   0 = L_PS;
 508,   1 = L_PS;
 508,   0 = L_IC;
 508,   1 = L_IC;
 508,   1 = L_IC;
 508,   0 = L_CPU;
 508,   1 = L_CPU;
 508,   1 = L_CPU;
 508,   1 = L_BUS;
 508,   1 = L_BUS;
 508,   1 = L_BUS;
 508,   0 = L_OD;
 508,   0 = L_CR;
 508,   1 = L_CR;
 508,   1 = L_CR;
 508,   0 = L_DC;
 508,   1 = L_DC;
 509,   0 = L_PS;
 509,   0 = L_PS;
 509,   0 = L_IC;
 509,   1 = L_IC;
 509,   0 = L_IC;
 509,   1 = L_CPU;
 509,   1 = L_CPU;
 509,   0 = L_CPU;
 509,   1 = L_BUS;
 509,   1 = L_BUS;
 509,   1 = L_BUS;
 509,   1 = L_OD;
 509,   0 = L_OD;
 509,   1 = L_CR;
 509,   0 = L_CR;
 509,   0 = L_DC;
 509,   1 = L_DC;
 510,   0 = L_PS;
 510,   1 = L_PS;
 510,   0 = L_IC;
 510,   1 = L_IC;
 510,   1 = L_IC;
 510,   1 = L_CPU;
 510,   1 = L_CPU;
 510,   1 = L_CPU;
 510,   1 = L_BUS;
 510,   1 = L_BUS;
 510,   1 = L_BUS;
 510,   1 = L_OD;
 510,   1 = L_OD;
 510,   1 = L_CR;
 510,   1 = L_CR;
 510,   0 = L_DC;
 510,   1 = L_DC;
 511,   0 = L_PS;
 511,   1 = L_PS;
 511,   0 = L_IC;
 511,   1 = L_IC;
 511,   1 = L_IC;
 511,   0 = L_CPU;
 511,   1 = L_CPU;
 511,   1 = L_CPU;
 511,   1 = L_BUS;
 511,   1 = L_BUS;
 511,   1 = L_BUS;
 511,   0 = L_OD;
 511,   1 = L_OD;
 511,   0 = L_CR;
 511,   1 = L_CR;
 511,   0 = L_DC;
 511,   1 = L_DC;
 513,   0 = L_PS;
 513,   1 = L_PS;
 513,   0 = L_IC;
 513,   1 = L_IC;
 513,   1 = L_IC;
 513,   1 = L_CPU;
 513,   1 = L_CPU;
 513,   1 = L_CPU;
 513,   1 = L_BUS;
 513,   1 = L_BUS;
 513,   1 = L_BUS;
 513,   1 = L_OD;
 513,   1 = L_OD;
 513,   1 = L_CR;
 513,   1 = L_CR;
 513,   1 = L_CR;
 513,   0 = L_DC;
 516,   0 = L_PS;
 516,   1 = L_PS;
 516,   0 = L_IC;
 516,   1 = L_IC;
 516,   1 = L_IC;
 516,   0 = L_CPU;
 516,   1 = L_CPU;
 516,   1 = L_CPU;
 516,   1 = L_BUS;
 516,   1 = L_BUS;
 516,   1 = L_BUS;
 516,   0 = L_OD;
 516,   1 = L_OD;
 516,   0 = L_CR;
 516,   1 = L_CR;
 516,   0 = L_DC;
 516,   1 = L_DC;
 517,   0 = L_PS;
 517,   1 = L_PS;
 517,   0 = L_IC;
 517,   1 = L_IC;
 517,   1 = L_IC;
 517,   0 = L_CPU;
 517,   1 = L_CPU;
 517,   1 = L_CPU;
 517,   1 = L_BUS;
 517,   1 = L_BUS;
 517,   1 = L_BUS;
 517,   0 = L_OD;
 517,   1 = L_OD;
 517,   0 = L_CR;
 517,   1 = L_CR;
 517,   0 = L_DC;
 517,   1 = L_DC;
 519,   0 = L_PS;
 519,   1 = L_PS;
 519,   0 = L_IC;
 519,   1 = L_IC;
 519,   1 = L_IC;
 519,   0 = L_CPU;
 519,   1 = L_CPU;
 519,   1 = L_CPU;
 519,   1 = L_BUS;
 519,   1 = L_BUS;
 519,   1 = L_BUS;
 519,   0 = L_OD;
 519,   1 = L_OD;
 519,   0 = L_CR;
 519,   1 = L_CR;
 519,   1 = L_CR;
 519,   0 = L_DC;
 521,   0 = L_PS;
 521,   0 = L_PS;
 521,   0 = L_IC;
 521,   1 = L_IC;
 521,   0 = L_IC;
 521,   1 = L_CPU;
 521,   1 = L_CPU;
 521,   0 = L_CPU;
 521,   1 = L_BUS;
 521,   1 = L_BUS;
 521,   1 = L_BUS;
 521,   1 = L_OD;
 521,   1 = L_OD;
 521,   0 = L_OD;
 521,   0 = L_CR;
 521,   0 = L_DC;
 521,   1 = L_DC;
 524,   0 = L_PS;
 524,   0 = L_PS;
 524,   0 = L_IC;
 524,   1 = L_IC;
 524,   0 = L_IC;
 524,   1 = L_CPU;
 524,   1 = L_CPU;
 524,   0 = L_CPU;
 524,   1 = L_BUS;
 524,   1 = L_BUS;
 524,   1 = L_BUS;
 524,   1 = L_OD;
 524,   1 = L_OD;
 524,   0 = L_OD;
 524,   1 = L_CR;
 524,   0 = L_CR;
 524,   0 = L_DC;
 526,   0 = L_PS;
 526,   1 = L_PS;
 526,   0 = L_IC;
 526,   1 = L_IC;
 526,   1 = L_IC;
 526,   0 = L_CPU;
 526,   1 = L_CPU;
 526,   1 = L_CPU;
 526,   1 = L_BUS;
 526,   1 = L_BUS;
 526,   1 = L_BUS;
 526,   0 = L_OD;
 526,   1 = L_OD;
 526,   1 = L_OD;
 526,   0 = L_CR;
 526,   0 = L_DC;
 526,   1 = L_DC;
 528,   0 = L_PS;
 528,   1 = L_PS;
 528,   0 = L_IC;
 528,   1 = L_IC;
 528,   1 = L_IC;
 528,   1 = L_CPU;
 528,   1 = L_CPU;
 528,   1 = L_CPU;
 528,   1 = L_BUS;
 528,   1 = L_BUS;
 528,   1 = L_BUS;
 528,   1 = L_OD;
 528,   1 = L_OD;
 528,   1 = L_OD;
 528,   1 = L_CR;
 528,   1 = L_CR;
 528,   0 = L_DC;
 531,   0 = L_PS;
 531,   1 = L_PS;
 531,   0 = L_IC;
 531,   1 = L_IC;
 531,   1 = L_IC;
 531,   0 = L_CPU;
 531,   1 = L_CPU;
 531,   1 = L_CPU;
 531,   1 = L_BUS;
 531,   1 = L_BUS;
 531,   1 = L_BUS;
 531,   0 = L_OD;
 531,   1 = L_OD;
 531,   1 = L_OD;
 531,   0 = L_CR;
 531,   1 = L_CR;
 531,   0 = L_DC;
 536,   1 = L_PS;
 536,   0 = L_PS;
 536,   0 = L_IC;
 536,   1 = L_CPU;
 536,   0 = L_CPU;
 536,   1 = L_CPU;
 536,   1 = L_BUS;
 536,   0 = L_BUS;
 536,   1 = L_BUS;
 536,   1 = L_OD;
 536,   0 = L_OD;
 536,   1 = L_OD;
 536,   1 = L_CR;
 536,   0 = L_CR;
 536,   1 = L_CR;
 536,   1 = L_DC;
 536,   0 = L_DC;
 537,   1 = L_PS;
 537,   0 = L_PS;
 537,   0 = L_IC;
 537,   1 = L_IC;
 537,   0 = L_CPU;
 537,   1 = L_CPU;
 537,   1 = L_BUS;
 537,   0 = L_BUS;
 537,   1 = L_BUS;
 537,   1 = L_OD;
 537,   0 = L_OD;
 537,   1 = L_OD;
 537,   1 = L_CR;
 537,   0 = L_CR;
 537,   1 = L_CR;
 537,   1 = L_DC;
 537,   0 = L_DC;
 539,   1 = L_PS;
 539,   0 = L_PS;
 539,   0 = L_IC;
 539,   1 = L_IC;
 539,   1 = L_CPU;
 539,   0 = L_CPU;
 539,   1 = L_BUS;
 539,   0 = L_BUS;
 539,   1 = L_BUS;
 539,   1 = L_OD;
 539,   0 = L_OD;
 539,   1 = L_OD;
 539,   1 = L_CR;
 539,   0 = L_CR;
 539,   1 = L_CR;
 539,   1 = L_DC;
 539,   0 = L_DC;
 540,   1 = L_PS;
 540,   0 = L_PS;
 540,   0 = L_IC;
 540,   1 = L_IC;
 540,   1 = L_CPU;
 540,   0 = L_CPU;
 540,   1 = L_CPU;
 540,   0 = L_BUS;
 540,   1 = L_BUS;
 540,   1 = L_OD;
 540,   0 = L_OD;
 540,   1 = L_OD;
 540,   1 = L_CR;
 540,   0 = L_CR;
 540,   1 = L_CR;
 540,   1 = L_DC;
 540,   0 = L_DC;
 542,   1 = L_PS;
 542,   0 = L_PS;
 542,   0 = L_IC;
 542,   1 = L_IC;
 542,   1 = L_CPU;
 542,   0 = L_CPU;
 542,   1 = L_CPU;
 542,   1 = L_BUS;
 542,   0 = L_BUS;
 542,   1 = L_OD;
 542,   0 = L_OD;
 542,   1 = L_OD;
 542,   1 = L_CR;
 542,   0 = L_CR;
 542,   1 = L_CR;
 542,   1 = L_DC;
 542,   0 = L_DC;
 543,   1 = L_PS;
 543,   0 = L_PS;
 543,   0 = L_IC;
 543,   1 = L_IC;
 543,   1 = L_CPU;
 543,   0 = L_CPU;
 543,   1 = L_CPU;
 543,   1 = L_BUS;
 543,   0 = L_BUS;
 543,   1 = L_BUS;
 543,   0 = L_OD;
 543,   1 = L_OD;
 543,   1 = L_CR;
 543,   0 = L_CR;
 543,   1 = L_CR;
 543,   1 = L_DC;
 543,   0 = L_DC;
 545,   1 = L_PS;
 545,   0 = L_PS;
 545,   0 = L_IC;
 545,   1 = L_IC;
 545,   1 = L_CPU;
 545,   0 = L_CPU;
 545,   1 = L_CPU;
 545,   1 = L_BUS;
 545,   0 = L_BUS;
 545,   1 = L_BUS;
 545,   1 = L_OD;
 545,   0 = L_OD;
 545,   1 = L_CR;
 545,   0 = L_CR;
 545,   1 = L_CR;
 545,   1 = L_DC;
 545,   0 = L_DC;
 546,   1 = L_PS;
 546,   0 = L_PS;
 546,   0 = L_IC;
 546,   1 = L_IC;
 546,   1 = L_CPU;
 546,   0 = L_CPU;
 546,   1 = L_CPU;
 546,   1 = L_BUS;
 546,   0 = L_BUS;
 546,   1 = L_BUS;
 546,   1 = L_OD;
 546,   0 = L_OD;
 546,   1 = L_OD;
 546,   0 = L_CR;
 546,   1 = L_CR;
 546,   1 = L_DC;
 546,   0 = L_DC;
 548,   1 = L_PS;
 548,   0 = L_PS;
 548,   0 = L_IC;
 548,   1 = L_IC;
 548,   1 = L_CPU;
 548,   0 = L_CPU;
 548,   1 = L_CPU;
 548,   1 = L_BUS;
 548,   0 = L_BUS;
 548,   1 = L_BUS;
 548,   1 = L_OD;
 548,   0 = L_OD;
 548,   1 = L_OD;
 548,   1 = L_CR;
 548,   0 = L_CR;
 548,   1 = L_DC;
 548,   0 = L_DC;
 549,   1 = L_PS;
 549,   0 = L_PS;
 549,   0 = L_IC;
 549,   1 = L_IC;
 549,   1 = L_CPU;
 549,   0 = L_CPU;
 549,   1 = L_CPU;
 549,   1 = L_BUS;
 549,   0 = L_BUS;
 549,   1 = L_BUS;
 549,   1 = L_OD;
 549,   0 = L_OD;
 549,   1 = L_OD;
 549,   1 = L_CR;
 549,   0 = L_CR;
 549,   1 = L_CR;
 549,   0 = L_DC;
 551,   0 = L_PS;
 551,   1 = L_PS;
 551,   0 = L_IC;
 551,   0 = L_CPU;
 551,   1 = L_CPU;
 551,   1 = L_CPU;
 551,   0 = L_BUS;
 551,   1 = L_BUS;
 551,   1 = L_BUS;
 551,   0 = L_OD;
 551,   1 = L_OD;
 551,   1 = L_OD;
 551,   0 = L_CR;
 551,   1 = L_CR;
 551,   1 = L_CR;
 551,   0 = L_DC;
 551,   1 = L_DC;
 553,   0 = L_PS;
 553,   1 = L_PS;
 553,   0 = L_IC;
 553,   1 = L_IC;
 553,   0 = L_CPU;
 553,   1 = L_CPU;
 553,   0 = L_BUS;
 553,   1 = L_BUS;
 553,   1 = L_BUS;
 553,   0 = L_OD;
 553,   1 = L_OD;
 553,   1 = L_OD;
 553,   0 = L_CR;
 553,   1 = L_CR;
 553,   1 = L_CR;
 553,   0 = L_DC;
 553,   1 = L_DC;
 554,   0 = L_PS;
 554,   1 = L_PS;
 554,   0 = L_IC;
 554,   1 = L_IC;
 554,   0 = L_CPU;
 554,   1 = L_CPU;
 554,   0 = L_BUS;
 554,   1 = L_BUS;
 554,   1 = L_BUS;
 554,   0 = L_OD;
 554,   1 = L_OD;
 554,   1 = L_OD;
 554,   0 = L_CR;
 554,   1 = L_CR;
 554,   1 = L_CR;
 554,   0 = L_DC;
 554,   1 = L_DC;
 556,   0 = L_PS;
 556,   1 = L_PS;
 556,   0 = L_IC;
 556,   1 = L_IC;
 556,   0 = L_CPU;
 556,   1 = L_CPU;
 556,   1 = L_CPU;
 556,   0 = L_BUS;
 556,   1 = L_BUS;
 556,   0 = L_OD;
 556,   1 = L_OD;
 556,   1 = L_OD;
 556,   0 = L_CR;
 556,   1 = L_CR;
 556,   1 = L_CR;
 556,   0 = L_DC;
 556,   1 = L_DC;
 557,   0 = L_PS;
 557,   1 = L_PS;
 557,   0 = L_IC;
 557,   1 = L_IC;
 557,   0 = L_CPU;
 557,   1 = L_CPU;
 557,   1 = L_CPU;
 557,   0 = L_BUS;
 557,   1 = L_BUS;
 557,   0 = L_OD;
 557,   1 = L_OD;
 557,   1 = L_OD;
 557,   0 = L_CR;
 557,   1 = L_CR;
 557,   1 = L_CR;
 557,   0 = L_DC;
 557,   1 = L_DC;
 559,   0 = L_PS;
 559,   1 = L_PS;
 559,   0 = L_IC;
 559,   1 = L_IC;
 559,   0 = L_CPU;
 559,   1 = L_CPU;
 559,   1 = L_CPU;
 559,   0 = L_BUS;
 559,   1 = L_BUS;
 559,   1 = L_BUS;
 559,   0 = L_OD;
 559,   1 = L_OD;
 559,   0 = L_CR;
 559,   1 = L_CR;
 559,   1 = L_CR;
 559,   0 = L_DC;
 559,   1 = L_DC;
 560,   0 = L_PS;
 560,   1 = L_PS;
 560,   0 = L_IC;
 560,   1 = L_IC;
 560,   0 = L_CPU;
 560,   1 = L_CPU;
 560,   1 = L_CPU;
 560,   0 = L_BUS;
 560,   1 = L_BUS;
 560,   1 = L_BUS;
 560,   0 = L_OD;
 560,   1 = L_OD;
 560,   0 = L_CR;
 560,   1 = L_CR;
 560,   1 = L_CR;
 560,   0 = L_DC;
 560,   1 = L_DC;
 562,   0 = L_PS;
 562,   1 = L_PS;
 562,   0 = L_IC;
 562,   1 = L_IC;
 562,   0 = L_CPU;
 562,   1 = L_CPU;
 562,   1 = L_CPU;
 562,   0 = L_BUS;
 562,   1 = L_BUS;
 562,   1 = L_BUS;
 562,   0 = L_OD;
 562,   1 = L_OD;
 562,   1 = L_OD;
 562,   0 = L_CR;
 562,   1 = L_CR;
 562,   0 = L_DC;
 562,   1 = L_DC;
 563,   0 = L_PS;
 563,   1 = L_PS;
 563,   0 = L_IC;
 563,   1 = L_IC;
 563,   0 = L_CPU;
 563,   1 = L_CPU;
 563,   1 = L_CPU;
 563,   0 = L_BUS;
 563,   1 = L_BUS;
 563,   1 = L_BUS;
 563,   0 = L_OD;
 563,   1 = L_OD;
 563,   1 = L_OD;
 563,   0 = L_CR;
 563,   1 = L_CR;
 563,   0 = L_DC;
 563,   1 = L_DC;
 565,   0 = L_PS;
 565,   1 = L_PS;
 565,   0 = L_IC;
 565,   1 = L_IC;
 565,   0 = L_CPU;
 565,   1 = L_CPU;
 565,   1 = L_CPU;
 565,   0 = L_BUS;
 565,   1 = L_BUS;
 565,   1 = L_BUS;
 565,   0 = L_OD;
 565,   1 = L_OD;
 565,   1 = L_OD;
 565,   0 = L_CR;
 565,   1 = L_CR;
 565,   1 = L_CR;
 565,   0 = L_DC;
 566,   1 = L_PS;
 566,   0 = L_PS;
 566,   1 = L_IC;
 566,   0 = L_IC;
 566,   0 = L_CPU;
 566,   1 = L_CPU;
 566,   1 = L_BUS;
 566,   0 = L_BUS;
 566,   1 = L_BUS;
 566,   1 = L_OD;
 566,   0 = L_OD;
 566,   1 = L_OD;
 566,   1 = L_CR;
 566,   0 = L_CR;
 566,   1 = L_CR;
 566,   1 = L_DC;
 566,   1 = L_DC;
 567,   0 = L_PS;
 567,   1 = L_PS;
 567,   0 = L_IC;
 567,   1 = L_IC;
 567,   0 = L_CPU;
 567,   1 = L_CPU;
 567,   0 = L_BUS;
 567,   1 = L_BUS;
 567,   1 = L_BUS;
 567,   0 = L_OD;
 567,   1 = L_OD;
 567,   1 = L_OD;
 567,   0 = L_CR;
 567,   1 = L_CR;
 567,   1 = L_CR;
 567,   1 = L_DC;
 567,   1 = L_DC;
 568,   1 = L_PS;
 568,   1 = L_PS;
 568,   1 = L_IC;
 568,   1 = L_IC;
 568,   1 = L_CPU;
 568,   1 = L_CPU;
 568,   1 = L_BUS;
 568,   1 = L_BUS;
 568,   1 = L_BUS;
 568,   1 = L_OD;
 568,   1 = L_OD;
 568,   1 = L_OD;
 568,   1 = L_CR;
 568,   1 = L_CR;
 568,   1 = L_CR;
 568,   1 = L_DC;
 568,   1 = L_DC;
 569,   1 = L_PS;
 569,   0 = L_PS;
 569,   1 = L_IC;
 569,   0 = L_IC;
 569,   1 = L_CPU;
 569,   0 = L_CPU;
 569,   1 = L_CPU;
 569,   0 = L_BUS;
 569,   1 = L_BUS;
 569,   1 = L_OD;
 569,   1 = L_OD;
 569,   1 = L_OD;
 569,   1 = L_CR;
 569,   1 = L_CR;
 569,   1 = L_CR;
 569,   1 = L_DC;
 569,   1 = L_DC;
 570,   0 = L_PS;
 570,   1 = L_PS;
 570,   0 = L_IC;
 570,   1 = L_IC;
 570,   0 = L_CPU;
 570,   1 = L_CPU;
 570,   1 = L_CPU;
 570,   0 = L_BUS;
 570,   1 = L_BUS;
 570,   1 = L_OD;
 570,   1 = L_OD;
 570,   1 = L_OD;
 570,   1 = L_CR;
 570,   1 = L_CR;
 570,   1 = L_CR;
 570,   1 = L_DC;
 570,   1 = L_DC;
 571,   1 = L_PS;
 571,   1 = L_PS;
 571,   1 = L_IC;
 571,   1 = L_IC;
 571,   1 = L_CPU;
 571,   1 = L_CPU;
 571,   1 = L_CPU;
 571,   1 = L_BUS;
 571,   1 = L_BUS;
 571,   1 = L_OD;
 571,   1 = L_OD;
 571,   1 = L_OD;
 571,   1 = L_CR;
 571,   1 = L_CR;
 571,   1 = L_CR;
 571,   1 = L_DC;
 571,   1 = L_DC;
 572,   1 = L_PS;
 572,   0 = L_PS;
 572,   1 = L_IC;
 572,   0 = L_IC;
 572,   1 = L_CPU;
 572,   0 = L_CPU;
 572,   1 = L_CPU;
 572,   1 = L_BUS;
 572,   1 = L_BUS;
 572,   1 = L_BUS;
 572,   0 = L_OD;
 572,   1 = L_OD;
 572,   1 = L_CR;
 572,   0 = L_CR;
 572,   1 = L_CR;
 572,   1 = L_DC;
 572,   1 = L_DC;
 573,   0 = L_PS;
 573,   1 = L_PS;
 573,   0 = L_IC;
 573,   1 = L_IC;
 573,   0 = L_CPU;
 573,   1 = L_CPU;
 573,   1 = L_CPU;
 573,   1 = L_BUS;
 573,   1 = L_BUS;
 573,   1 = L_BUS;
 573,   0 = L_OD;
 573,   1 = L_OD;
 573,   0 = L_CR;
 573,   1 = L_CR;
 573,   1 = L_CR;
 573,   1 = L_DC;
 573,   1 = L_DC;
 574,   1 = L_PS;
 574,   1 = L_PS;
 574,   1 = L_IC;
 574,   1 = L_IC;
 574,   1 = L_CPU;
 574,   1 = L_CPU;
 574,   1 = L_CPU;
 574,   1 = L_BUS;
 574,   1 = L_BUS;
 574,   1 = L_BUS;
 574,   1 = L_OD;
 574,   1 = L_OD;
 574,   1 = L_CR;
 574,   1 = L_CR;
 574,   1 = L_CR;
 574,   1 = L_DC;
 574,   1 = L_DC;
 575,   1 = L_PS;
 575,   0 = L_PS;
 575,   1 = L_IC;
 575,   0 = L_IC;
 575,   1 = L_CPU;
 575,   0 = L_CPU;
 575,   1 = L_CPU;
 575,   1 = L_BUS;
 575,   1 = L_BUS;
 575,   1 = L_BUS;
 575,   1 = L_OD;
 575,   0 = L_OD;
 575,   1 = L_OD;
 575,   0 = L_CR;
 575,   1 = L_CR;
 575,   1 = L_DC;
 575,   1 = L_DC;
 576,   0 = L_PS;
 576,   1 = L_PS;
 576,   0 = L_IC;
 576,   1 = L_IC;
 576,   0 = L_CPU;
 576,   1 = L_CPU;
 576,   1 = L_CPU;
 576,   1 = L_BUS;
 576,   1 = L_BUS;
 576,   1 = L_BUS;
 576,   0 = L_OD;
 576,   1 = L_OD;
 576,   1 = L_OD;
 576,   0 = L_CR;
 576,   1 = L_CR;
 576,   1 = L_DC;
 576,   1 = L_DC;
 577,   1 = L_PS;
 577,   1 = L_PS;
 577,   1 = L_IC;
 577,   1 = L_IC;
 577,   1 = L_CPU;
 577,   1 = L_CPU;
 577,   1 = L_CPU;
 577,   1 = L_BUS;
 577,   1 = L_BUS;
 577,   1 = L_BUS;
 577,   1 = L_OD;
 577,   1 = L_OD;
 577,   1 = L_OD;
 577,   1 = L_CR;
 577,   1 = L_CR;
 577,   1 = L_DC;
 577,   1 = L_DC;
 578,   1 = L_PS;
 578,   0 = L_PS;
 578,   1 = L_IC;
 578,   0 = L_IC;
 578,   1 = L_CPU;
 578,   1 = L_CPU;
 578,   1 = L_CPU;
 578,   1 = L_BUS;
 578,   1 = L_BUS;
 578,   1 = L_BUS;
 578,   1 = L_OD;
 578,   1 = L_OD;
 578,   1 = L_OD;
 578,   1 = L_CR;
 578,   1 = L_CR;
 578,   1 = L_CR;
 578,   0 = L_DC;
 579,   0 = L_PS;
 579,   1 = L_PS;
 579,   0 = L_IC;
 579,   1 = L_IC;
 579,   1 = L_CPU;
 579,   1 = L_CPU;
 579,   1 = L_CPU;
 579,   1 = L_BUS;
 579,   1 = L_BUS;
 579,   1 = L_BUS;
 579,   1 = L_OD;
 579,   1 = L_OD;
 579,   1 = L_OD;
 579,   1 = L_CR;
 579,   1 = L_CR;
 579,   1 = L_CR;
 579,   0 = L_DC;
 581,   1 = L_PS;
 581,   0 = L_PS;
 581,   1 = L_IC;
 581,   0 = L_IC;
 581,   1 = L_IC;
 581,   0 = L_CPU;
 581,   1 = L_BUS;
 581,   0 = L_BUS;
 581,   1 = L_BUS;
 581,   1 = L_OD;
 581,   0 = L_OD;
 581,   1 = L_OD;
 581,   1 = L_CR;
 581,   0 = L_CR;
 581,   1 = L_CR;
 581,   1 = L_DC;
 581,   1 = L_DC;
 582,   1 = L_PS;
 582,   0 = L_PS;
 582,   1 = L_IC;
 582,   0 = L_IC;
 582,   1 = L_IC;
 582,   0 = L_CPU;
 582,   1 = L_CPU;
 582,   0 = L_BUS;
 582,   1 = L_BUS;
 582,   1 = L_OD;
 582,   0 = L_OD;
 582,   1 = L_OD;
 582,   1 = L_CR;
 582,   0 = L_CR;
 582,   1 = L_CR;
 582,   1 = L_DC;
 582,   1 = L_DC;
 584,   1 = L_PS;
 584,   0 = L_PS;
 584,   1 = L_IC;
 584,   0 = L_IC;
 584,   1 = L_IC;
 584,   0 = L_CPU;
 584,   1 = L_CPU;
 584,   1 = L_BUS;
 584,   0 = L_BUS;
 584,   1 = L_OD;
 584,   0 = L_OD;
 584,   1 = L_OD;
 584,   1 = L_CR;
 584,   0 = L_CR;
 584,   1 = L_CR;
 584,   1 = L_DC;
 584,   1 = L_DC;
 585,   1 = L_PS;
 585,   0 = L_PS;
 585,   1 = L_IC;
 585,   0 = L_IC;
 585,   1 = L_IC;
 585,   0 = L_CPU;
 585,   1 = L_CPU;
 585,   1 = L_BUS;
 585,   0 = L_BUS;
 585,   1 = L_BUS;
 585,   0 = L_OD;
 585,   1 = L_OD;
 585,   1 = L_CR;
 585,   0 = L_CR;
 585,   1 = L_CR;
 585,   1 = L_DC;
 585,   1 = L_DC;
 587,   1 = L_PS;
 587,   0 = L_PS;
 587,   1 = L_IC;
 587,   0 = L_IC;
 587,   1 = L_IC;
 587,   0 = L_CPU;
 587,   1 = L_CPU;
 587,   1 = L_BUS;
 587,   0 = L_BUS;
 587,   1 = L_BUS;
 587,   1 = L_OD;
 587,   0 = L_OD;
 587,   1 = L_CR;
 587,   0 = L_CR;
 587,   1 = L_CR;
 587,   1 = L_DC;
 587,   1 = L_DC;
 588,   1 = L_PS;
 588,   0 = L_PS;
 588,   1 = L_IC;
 588,   0 = L_IC;
 588,   1 = L_IC;
 588,   0 = L_CPU;
 588,   1 = L_CPU;
 588,   1 = L_BUS;
 588,   0 = L_BUS;
 588,   1 = L_BUS;
 588,   1 = L_OD;
 588,   0 = L_OD;
 588,   1 = L_OD;
 588,   0 = L_CR;
 588,   1 = L_CR;
 588,   1 = L_DC;
 588,   1 = L_DC;
 590,   1 = L_PS;
 590,   0 = L_PS;
 590,   1 = L_IC;
 590,   0 = L_IC;
 590,   1 = L_IC;
 590,   0 = L_CPU;
 590,   1 = L_CPU;
 590,   1 = L_BUS;
 590,   0 = L_BUS;
 590,   1 = L_BUS;
 590,   1 = L_OD;
 590,   0 = L_OD;
 590,   1 = L_OD;
 590,   1 = L_CR;
 590,   0 = L_CR;
 590,   1 = L_DC;
 590,   1 = L_DC;
 591,   1 = L_PS;
 591,   0 = L_PS;
 591,   1 = L_IC;
 591,   0 = L_IC;
 591,   1 = L_IC;
 591,   0 = L_CPU;
 591,   1 = L_CPU;
 591,   1 = L_BUS;
 591,   0 = L_BUS;
 591,   1 = L_BUS;
 591,   1 = L_OD;
 591,   0 = L_OD;
 591,   1 = L_OD;
 591,   1 = L_CR;
 591,   0 = L_CR;
 591,   1 = L_CR;
 591,   0 = L_DC;
 592,   0 = L_PS;
 592,   0 = L_PS;
 592,   0 = L_IC;
 592,   0 = L_IC;
 592,   1 = L_IC;
 592,   0 = L_CPU;
 592,   1 = L_CPU;
 592,   1 = L_BUS;
 592,   0 = L_BUS;
 592,   1 = L_BUS;
 592,   1 = L_OD;
 592,   0 = L_OD;
 592,   1 = L_OD;
 592,   1 = L_CR;
 592,   0 = L_CR;
 592,   1 = L_CR;
 592,   0 = L_DC;
 593,   0 = L_PS;
 593,   1 = L_PS;
 593,   0 = L_IC;
 593,   1 = L_IC;
 593,   1 = L_IC;
 593,   0 = L_CPU;
 593,   0 = L_BUS;
 593,   1 = L_BUS;
 593,   1 = L_BUS;
 593,   0 = L_OD;
 593,   1 = L_OD;
 593,   1 = L_OD;
 593,   0 = L_CR;
 593,   1 = L_CR;
 593,   1 = L_CR;
 593,   1 = L_DC;
 593,   1 = L_DC;
 595,   0 = L_PS;
 595,   1 = L_PS;
 595,   0 = L_IC;
 595,   1 = L_IC;
 595,   1 = L_IC;
 595,   0 = L_CPU;
 595,   1 = L_CPU;
 595,   0 = L_BUS;
 595,   1 = L_BUS;
 595,   0 = L_OD;
 595,   1 = L_OD;
 595,   1 = L_OD;
 595,   0 = L_CR;
 595,   1 = L_CR;
 595,   1 = L_CR;
 595,   1 = L_DC;
 595,   1 = L_DC;
 596,   0 = L_PS;
 596,   1 = L_PS;
 596,   0 = L_IC;
 596,   1 = L_IC;
 596,   1 = L_IC;
 596,   0 = L_CPU;
 596,   1 = L_CPU;
 596,   0 = L_BUS;
 596,   1 = L_BUS;
 596,   0 = L_OD;
 596,   1 = L_OD;
 596,   1 = L_OD;
 596,   0 = L_CR;
 596,   1 = L_CR;
 596,   1 = L_CR;
 596,   1 = L_DC;
 596,   1 = L_DC;
 598,   0 = L_PS;
 598,   1 = L_PS;
 598,   0 = L_IC;
 598,   1 = L_IC;
 598,   1 = L_IC;
 598,   0 = L_CPU;
 598,   1 = L_CPU;
 598,   0 = L_BUS;
 598,   1 = L_BUS;
 598,   1 = L_BUS;
 598,   0 = L_OD;
 598,   1 = L_OD;
 598,   0 = L_CR;
 598,   1 = L_CR;
 598,   1 = L_CR;
 598,   1 = L_DC;
 598,   1 = L_DC;
 599,   0 = L_PS;
 599,   1 = L_PS;
 599,   0 = L_IC;
 599,   1 = L_IC;
 599,   1 = L_IC;
 599,   0 = L_CPU;
 599,   1 = L_CPU;
 599,   0 = L_BUS;
 599,   1 = L_BUS;
 599,   1 = L_BUS;
 599,   0 = L_OD;
 599,   1 = L_OD;
 599,   0 = L_CR;
 599,   1 = L_CR;
 599,   1 = L_CR;
 599,   1 = L_DC;
 599,   1 = L_DC;
 601,   0 = L_PS;
 601,   1 = L_PS;
 601,   0 = L_IC;
 601,   1 = L_IC;
 601,   1 = L_IC;
 601,   0 = L_CPU;
 601,   1 = L_CPU;
 601,   0 = L_BUS;
 601,   1 = L_BUS;
 601,   1 = L_BUS;
 601,   0 = L_OD;
 601,   1 = L_OD;
 601,   1 = L_OD;
 601,   0 = L_CR;
 601,   1 = L_CR;
 601,   1 = L_DC;
 601,   1 = L_DC;
 602,   0 = L_PS;
 602,   1 = L_PS;
 602,   0 = L_IC;
 602,   1 = L_IC;
 602,   1 = L_IC;
 602,   0 = L_CPU;
 602,   1 = L_CPU;
 602,   0 = L_BUS;
 602,   1 = L_BUS;
 602,   1 = L_BUS;
 602,   0 = L_OD;
 602,   1 = L_OD;
 602,   1 = L_OD;
 602,   0 = L_CR;
 602,   1 = L_CR;
 602,   1 = L_DC;
 602,   1 = L_DC;
 603,   0 = L_PS;
 603,   0 = L_PS;
 603,   0 = L_IC;
 603,   0 = L_IC;
 603,   1 = L_IC;
 603,   0 = L_CPU;
 603,   1 = L_CPU;
 603,   0 = L_BUS;
 603,   1 = L_BUS;
 603,   1 = L_BUS;
 603,   0 = L_OD;
 603,   1 = L_OD;
 603,   1 = L_OD;
 603,   0 = L_CR;
 603,   1 = L_CR;
 603,   1 = L_CR;
 603,   0 = L_DC;
 604,   0 = L_PS;
 604,   1 = L_PS;
 604,   0 = L_IC;
 604,   1 = L_IC;
 604,   1 = L_IC;
 604,   0 = L_CPU;
 604,   1 = L_CPU;
 604,   0 = L_BUS;
 604,   1 = L_BUS;
 604,   1 = L_BUS;
 604,   0 = L_OD;
 604,   1 = L_OD;
 604,   1 = L_OD;
 604,   0 = L_CR;
 604,   1 = L_CR;
 604,   1 = L_CR;
 604,   0 = L_DC;
 605,   1 = L_PS;
 605,   0 = L_PS;
 605,   1 = L_IC;
 605,   0 = L_IC;
 605,   1 = L_IC;
 605,   1 = L_CPU;
 605,   0 = L_CPU;
 605,   0 = L_BUS;
 605,   1 = L_BUS;
 605,   1 = L_OD;
 605,   1 = L_OD;
 605,   1 = L_OD;
 605,   1 = L_CR;
 605,   1 = L_CR;
 605,   1 = L_CR;
 605,   1 = L_DC;
 605,   1 = L_DC;
 606,   0 = L_PS;
 606,   1 = L_PS;
 606,   0 = L_IC;
 606,   1 = L_IC;
 606,   1 = L_IC;
 606,   0 = L_CPU;
 606,   1 = L_CPU;
 606,   0 = L_BUS;
 606,   1 = L_BUS;
 606,   1 = L_OD;
 606,   1 = L_OD;
 606,   1 = L_OD;
 606,   1 = L_CR;
 606,   1 = L_CR;
 606,   1 = L_CR;
 606,   1 = L_DC;
 606,   1 = L_DC;
 607,   1 = L_PS;
 607,   1 = L_PS;
 607,   1 = L_IC;
 607,   1 = L_IC;
 607,   1 = L_IC;
 607,   1 = L_CPU;
 607,   1 = L_CPU;
 607,   1 = L_BUS;
 607,   1 = L_BUS;
 607,   1 = L_OD;
 607,   1 = L_OD;
 607,   1 = L_OD;
 607,   1 = L_CR;
 607,   1 = L_CR;
 607,   1 = L_CR;
 607,   1 = L_DC;
 607,   1 = L_DC;
 608,   1 = L_PS;
 608,   0 = L_PS;
 608,   1 = L_IC;
 608,   0 = L_IC;
 608,   1 = L_IC;
 608,   1 = L_CPU;
 608,   0 = L_CPU;
 608,   1 = L_BUS;
 608,   1 = L_BUS;
 608,   1 = L_BUS;
 608,   0 = L_OD;
 608,   1 = L_OD;
 608,   1 = L_CR;
 608,   0 = L_CR;
 608,   1 = L_CR;
 608,   1 = L_DC;
 608,   1 = L_DC;
 609,   0 = L_PS;
 609,   1 = L_PS;
 609,   0 = L_IC;
 609,   1 = L_IC;
 609,   1 = L_IC;
 609,   0 = L_CPU;
 609,   1 = L_CPU;
 609,   1 = L_BUS;
 609,   1 = L_BUS;
 609,   1 = L_BUS;
 609,   0 = L_OD;
 609,   1 = L_OD;
 609,   0 = L_CR;
 609,   1 = L_CR;
 609,   1 = L_CR;
 609,   1 = L_DC;
 609,   1 = L_DC;
 610,   1 = L_PS;
 610,   1 = L_PS;
 610,   1 = L_IC;
 610,   1 = L_IC;
 610,   1 = L_IC;
 610,   1 = L_CPU;
 610,   1 = L_CPU;
 610,   1 = L_BUS;
 610,   1 = L_BUS;
 610,   1 = L_BUS;
 610,   1 = L_OD;
 610,   1 = L_OD;
 610,   1 = L_CR;
 610,   1 = L_CR;
 610,   1 = L_CR;
 610,   1 = L_DC;
 610,   1 = L_DC;
 611,   1 = L_PS;
 611,   0 = L_PS;
 611,   1 = L_IC;
 611,   0 = L_IC;
 611,   1 = L_IC;
 611,   1 = L_CPU;
 611,   0 = L_CPU;
 611,   1 = L_BUS;
 611,   1 = L_BUS;
 611,   1 = L_BUS;
 611,   1 = L_OD;
 611,   0 = L_OD;
 611,   1 = L_OD;
 611,   0 = L_CR;
 611,   1 = L_CR;
 611,   1 = L_DC;
 611,   1 = L_DC;
 612,   0 = L_PS;
 612,   1 = L_PS;
 612,   0 = L_IC;
 612,   1 = L_IC;
 612,   1 = L_IC;
 612,   0 = L_CPU;
 612,   1 = L_CPU;
 612,   1 = L_BUS;
 612,   1 = L_BUS;
 612,   1 = L_BUS;
 612,   0 = L_OD;
 612,   1 = L_OD;
 612,   1 = L_OD;
 612,   0 = L_CR;
 612,   1 = L_CR;
 612,   1 = L_DC;
 612,   1 = L_DC;
 613,   1 = L_PS;
 613,   1 = L_PS;
 613,   1 = L_IC;
 613,   1 = L_IC;
 613,   1 = L_IC;
 613,   1 = L_CPU;
 613,   1 = L_CPU;
 613,   1 = L_BUS;
 613,   1 = L_BUS;
 613,   1 = L_BUS;
 613,   1 = L_OD;
 613,   1 = L_OD;
 613,   1 = L_OD;
 613,   1 = L_CR;
 613,   1 = L_CR;
 613,   1 = L_DC;
 613,   1 = L_DC;
 614,   1 = L_PS;
 614,   0 = L_PS;
 614,   1 = L_IC;
 614,   0 = L_IC;
 614,   1 = L_IC;
 614,   1 = L_CPU;
 614,   1 = L_CPU;
 614,   1 = L_BUS;
 614,   1 = L_BUS;
 614,   1 = L_BUS;
 614,   1 = L_OD;
 614,   1 = L_OD;
 614,   1 = L_OD;
 614,   1 = L_CR;
 614,   1 = L_CR;
 614,   1 = L_CR;
 614,   0 = L_DC;
 615,   0 = L_PS;
 615,   1 = L_PS;
 615,   0 = L_IC;
 615,   1 = L_IC;
 615,   1 = L_IC;
 615,   1 = L_CPU;
 615,   1 = L_CPU;
 615,   1 = L_BUS;
 615,   1 = L_BUS;
 615,   1 = L_BUS;
 615,   1 = L_OD;
 615,   1 = L_OD;
 615,   1 = L_OD;
 615,   1 = L_CR;
 615,   1 = L_CR;
 615,   1 = L_CR;
 615,   0 = L_DC;
 617,   1 = L_PS;
 617,   0 = L_PS;
 617,   1 = L_IC;
 617,   0 = L_IC;
 617,   1 = L_IC;
 617,   1 = L_CPU;
 617,   0 = L_CPU;
 617,   1 = L_CPU;
 617,   0 = L_BUS;
 617,   1 = L_OD;
 617,   1 = L_OD;
 617,   1 = L_OD;
 617,   1 = L_CR;
 617,   1 = L_CR;
 617,   1 = L_CR;
 617,   1 = L_DC;
 617,   1 = L_DC;
 618,   1 = L_PS;
 618,   0 = L_PS;
 618,   1 = L_IC;
 618,   0 = L_IC;
 618,   1 = L_IC;
 618,   1 = L_CPU;
 618,   0 = L_CPU;
 618,   1 = L_CPU;
 618,   0 = L_BUS;
 618,   1 = L_BUS;
 618,   0 = L_OD;
 618,   1 = L_OD;
 618,   1 = L_CR;
 618,   0 = L_CR;
 618,   1 = L_CR;
 618,   1 = L_DC;
 618,   1 = L_DC;
 619,   0 = L_PS;
 619,   0 = L_PS;
 619,   0 = L_IC;
 619,   0 = L_IC;
 619,   1 = L_IC;
 619,   0 = L_CPU;
 619,   0 = L_CPU;
 619,   1 = L_CPU;
 619,   0 = L_BUS;
 619,   1 = L_BUS;
 619,   0 = L_OD;
 619,   1 = L_OD;
 619,   0 = L_CR;
 619,   1 = L_CR;
 619,   1 = L_CR;
 619,   1 = L_DC;
 619,   1 = L_DC;
 620,   1 = L_PS;
 620,   0 = L_PS;
 620,   1 = L_IC;
 620,   0 = L_IC;
 620,   1 = L_IC;
 620,   1 = L_CPU;
 620,   0 = L_CPU;
 620,   1 = L_CPU;
 620,   0 = L_BUS;
 620,   1 = L_BUS;
 620,   1 = L_OD;
 620,   1 = L_OD;
 620,   1 = L_CR;
 620,   1 = L_CR;
 620,   1 = L_CR;
 620,   1 = L_DC;
 620,   1 = L_DC;
 621,   1 = L_PS;
 621,   0 = L_PS;
 621,   1 = L_IC;
 621,   0 = L_IC;
 621,   1 = L_IC;
 621,   1 = L_CPU;
 621,   0 = L_CPU;
 621,   1 = L_CPU;
 621,   0 = L_BUS;
 621,   1 = L_BUS;
 621,   1 = L_OD;
 621,   0 = L_OD;
 621,   1 = L_OD;
 621,   0 = L_CR;
 621,   1 = L_CR;
 621,   1 = L_DC;
 621,   1 = L_DC;
 622,   0 = L_PS;
 622,   0 = L_PS;
 622,   0 = L_IC;
 622,   0 = L_IC;
 622,   1 = L_IC;
 622,   0 = L_CPU;
 622,   0 = L_CPU;
 622,   1 = L_CPU;
 622,   0 = L_BUS;
 622,   1 = L_BUS;
 622,   0 = L_OD;
 622,   1 = L_OD;
 622,   1 = L_OD;
 622,   0 = L_CR;
 622,   1 = L_CR;
 622,   1 = L_DC;
 622,   1 = L_DC;
 623,   1 = L_PS;
 623,   0 = L_PS;
 623,   1 = L_IC;
 623,   0 = L_IC;
 623,   1 = L_IC;
 623,   1 = L_CPU;
 623,   0 = L_CPU;
 623,   1 = L_CPU;
 623,   0 = L_BUS;
 623,   1 = L_BUS;
 623,   1 = L_OD;
 623,   1 = L_OD;
 623,   1 = L_OD;
 623,   1 = L_CR;
 623,   1 = L_CR;
 623,   1 = L_DC;
 623,   1 = L_DC;
 624,   1 = L_PS;
 624,   0 = L_PS;
 624,   1 = L_IC;
 624,   0 = L_IC;
 624,   1 = L_IC;
 624,   1 = L_CPU;
 624,   0 = L_CPU;
 624,   1 = L_CPU;
 624,   0 = L_BUS;
 624,   1 = L_BUS;
 624,   1 = L_OD;
 624,   1 = L_OD;
 624,   1 = L_OD;
 624,   1 = L_CR;
 624,   1 = L_CR;
 624,   1 = L_CR;
 624,   0 = L_DC;
 625,   0 = L_PS;
 625,   0 = L_PS;
 625,   0 = L_IC;
 625,   0 = L_IC;
 625,   1 = L_IC;
 625,   1 = L_CPU;
 625,   0 = L_CPU;
 625,   1 = L_CPU;
 625,   0 = L_BUS;
 625,   1 = L_BUS;
 625,   1 = L_OD;
 625,   1 = L_OD;
 625,   1 = L_OD;
 625,   1 = L_CR;
 625,   1 = L_CR;
 625,   1 = L_CR;
 625,   0 = L_DC;
 626,   0 = L_PS;
 626,   1 = L_PS;
 626,   0 = L_IC;
 626,   1 = L_IC;
 626,   1 = L_IC;
 626,   0 = L_CPU;
 626,   1 = L_CPU;
 626,   1 = L_CPU;
 626,   0 = L_BUS;
 626,   1 = L_OD;
 626,   1 = L_OD;
 626,   1 = L_OD;
 626,   1 = L_CR;
 626,   1 = L_CR;
 626,   1 = L_CR;
 626,   1 = L_DC;
 626,   1 = L_DC;
 627,   0 = L_PS;
 627,   0 = L_PS;
 627,   0 = L_IC;
 627,   0 = L_IC;
 627,   1 = L_IC;
 627,   0 = L_CPU;
 627,   0 = L_CPU;
 627,   1 = L_CPU;
 627,   0 = L_BUS;
 627,   1 = L_BUS;
 627,   0 = L_OD;
 627,   1 = L_OD;
 627,   1 = L_CR;
 627,   0 = L_CR;
 627,   1 = L_CR;
 627,   1 = L_DC;
 627,   1 = L_DC;
 628,   0 = L_PS;
 628,   1 = L_PS;
 628,   0 = L_IC;
 628,   1 = L_IC;
 628,   1 = L_IC;
 628,   0 = L_CPU;
 628,   1 = L_CPU;
 628,   1 = L_CPU;
 628,   0 = L_BUS;
 628,   1 = L_BUS;
 628,   0 = L_OD;
 628,   1 = L_OD;
 628,   0 = L_CR;
 628,   1 = L_CR;
 628,   1 = L_CR;
 628,   1 = L_DC;
 628,   1 = L_DC;
 629,   0 = L_PS;
 629,   1 = L_PS;
 629,   0 = L_IC;
 629,   1 = L_IC;
 629,   1 = L_IC;
 629,   0 = L_CPU;
 629,   1 = L_CPU;
 629,   1 = L_CPU;
 629,   0 = L_BUS;
 629,   1 = L_BUS;
 629,   1 = L_OD;
 629,   1 = L_OD;
 629,   1 = L_CR;
 629,   1 = L_CR;
 629,   1 = L_CR;
 629,   1 = L_DC;
 629,   1 = L_DC;
 630,   0 = L_PS;
 630,   0 = L_PS;
 630,   0 = L_IC;
 630,   0 = L_IC;
 630,   1 = L_IC;
 630,   0 = L_CPU;
 630,   0 = L_CPU;
 630,   1 = L_CPU;
 630,   0 = L_BUS;
 630,   1 = L_BUS;
 630,   1 = L_OD;
 630,   0 = L_OD;
 630,   1 = L_OD;
 630,   0 = L_CR;
 630,   1 = L_CR;
 630,   1 = L_DC;
 630,   1 = L_DC;
 631,   0 = L_PS;
 631,   1 = L_PS;
 631,   0 = L_IC;
 631,   1 = L_IC;
 631,   1 = L_IC;
 631,   0 = L_CPU;
 631,   1 = L_CPU;
 631,   1 = L_CPU;
 631,   0 = L_BUS;
 631,   1 = L_BUS;
 631,   0 = L_OD;
 631,   1 = L_OD;
 631,   1 = L_OD;
 631,   0 = L_CR;
 631,   1 = L_CR;
 631,   1 = L_DC;
 631,   1 = L_DC;
 632,   0 = L_PS;
 632,   1 = L_PS;
 632,   0 = L_IC;
 632,   1 = L_IC;
 632,   1 = L_IC;
 632,   0 = L_CPU;
 632,   1 = L_CPU;
 632,   1 = L_CPU;
 632,   0 = L_BUS;
 632,   1 = L_BUS;
 632,   1 = L_OD;
 632,   1 = L_OD;
 632,   1 = L_OD;
 632,   1 = L_CR;
 632,   1 = L_CR;
 632,   1 = L_DC;
 632,   1 = L_DC;
 633,   0 = L_PS;
 633,   0 = L_PS;
 633,   0 = L_IC;
 633,   0 = L_IC;
 633,   1 = L_IC;
 633,   0 = L_CPU;
 633,   1 = L_CPU;
 633,   1 = L_CPU;
 633,   0 = L_BUS;
 633,   1 = L_BUS;
 633,   1 = L_OD;
 633,   1 = L_OD;
 633,   1 = L_OD;
 633,   1 = L_CR;
 633,   1 = L_CR;
 633,   1 = L_CR;
 633,   0 = L_DC;
 634,   0 = L_PS;
 634,   1 = L_PS;
 634,   0 = L_IC;
 634,   1 = L_IC;
 634,   1 = L_IC;
 634,   0 = L_CPU;
 634,   1 = L_CPU;
 634,   1 = L_CPU;
 634,   0 = L_BUS;
 634,   1 = L_BUS;
 634,   1 = L_OD;
 634,   1 = L_OD;
 634,   1 = L_OD;
 634,   1 = L_CR;
 634,   1 = L_CR;
 634,   1 = L_CR;
 634,   0 = L_DC;
 635,   1 = L_PS;
 635,   0 = L_PS;
 635,   1 = L_IC;
 635,   0 = L_IC;
 635,   1 = L_IC;
 635,   1 = L_CPU;
 635,   0 = L_CPU;
 635,   1 = L_CPU;
 635,   1 = L_BUS;
 635,   1 = L_BUS;
 635,   0 = L_OD;
 635,   1 = L_OD;
 635,   1 = L_CR;
 635,   0 = L_CR;
 635,   1 = L_CR;
 635,   1 = L_DC;
 635,   1 = L_DC;
 636,   0 = L_PS;
 636,   1 = L_PS;
 636,   0 = L_IC;
 636,   1 = L_IC;
 636,   1 = L_IC;
 636,   0 = L_CPU;
 636,   1 = L_CPU;
 636,   1 = L_CPU;
 636,   1 = L_BUS;
 636,   1 = L_BUS;
 636,   0 = L_OD;
 636,   1 = L_OD;
 636,   0 = L_CR;
 636,   1 = L_CR;
 636,   1 = L_CR;
 636,   1 = L_DC;
 636,   1 = L_DC;
 637,   1 = L_PS;
 637,   1 = L_PS;
 637,   1 = L_IC;
 637,   1 = L_IC;
 637,   1 = L_IC;
 637,   1 = L_CPU;
 637,   1 = L_CPU;
 637,   1 = L_CPU;
 637,   1 = L_BUS;
 637,   1 = L_BUS;
 637,   1 = L_OD;
 637,   1 = L_OD;
 637,   1 = L_CR;
 637,   1 = L_CR;
 637,   1 = L_CR;
 637,   1 = L_DC;
 637,   1 = L_DC;
 638,   1 = L_PS;
 638,   0 = L_PS;
 638,   1 = L_IC;
 638,   0 = L_IC;
 638,   1 = L_IC;
 638,   1 = L_CPU;
 638,   0 = L_CPU;
 638,   1 = L_CPU;
 638,   1 = L_BUS;
 638,   1 = L_BUS;
 638,   1 = L_OD;
 638,   0 = L_OD;
 638,   1 = L_OD;
 638,   0 = L_CR;
 638,   1 = L_CR;
 638,   1 = L_DC;
 638,   1 = L_DC;
 639,   0 = L_PS;
 639,   1 = L_PS;
 639,   0 = L_IC;
 639,   1 = L_IC;
 639,   1 = L_IC;
 639,   0 = L_CPU;
 639,   1 = L_CPU;
 639,   1 = L_CPU;
 639,   1 = L_BUS;
 639,   1 = L_BUS;
 639,   0 = L_OD;
 639,   1 = L_OD;
 639,   1 = L_OD;
 639,   0 = L_CR;
 639,   1 = L_CR;
 639,   1 = L_DC;
 639,   1 = L_DC;
 640,   1 = L_PS;
 640,   1 = L_PS;
 640,   1 = L_IC;
 640,   1 = L_IC;
 640,   1 = L_IC;
 640,   1 = L_CPU;
 640,   1 = L_CPU;
 640,   1 = L_CPU;
 640,   1 = L_BUS;
 640,   1 = L_BUS;
 640,   1 = L_OD;
 640,   1 = L_OD;
 640,   1 = L_OD;
 640,   1 = L_CR;
 640,   1 = L_CR;
 640,   1 = L_DC;
 640,   1 = L_DC;
 641,   1 = L_PS;
 641,   0 = L_PS;
 641,   1 = L_IC;
 641,   0 = L_IC;
 641,   1 = L_IC;
 641,   1 = L_CPU;
 641,   1 = L_CPU;
 641,   1 = L_CPU;
 641,   1 = L_BUS;
 641,   1 = L_BUS;
 641,   1 = L_OD;
 641,   1 = L_OD;
 641,   1 = L_OD;
 641,   1 = L_CR;
 641,   1 = L_CR;
 641,   1 = L_CR;
 641,   0 = L_DC;
 642,   0 = L_PS;
 642,   1 = L_PS;
 642,   0 = L_IC;
 642,   1 = L_IC;
 642,   1 = L_IC;
 642,   1 = L_CPU;
 642,   1 = L_CPU;
 642,   1 = L_CPU;
 642,   1 = L_BUS;
 642,   1 = L_BUS;
 642,   1 = L_OD;
 642,   1 = L_OD;
 642,   1 = L_OD;
 642,   1 = L_CR;
 642,   1 = L_CR;
 642,   1 = L_CR;
 642,   0 = L_DC;
 644,   1 = L_PS;
 644,   0 = L_PS;
 644,   1 = L_IC;
 644,   0 = L_IC;
 644,   1 = L_IC;
 644,   1 = L_CPU;
 644,   0 = L_CPU;
 644,   1 = L_CPU;
 644,   1 = L_BUS;
 644,   1 = L_BUS;
 644,   1 = L_BUS;
 644,   0 = L_OD;
 644,   1 = L_CR;
 644,   0 = L_CR;
 644,   1 = L_CR;
 644,   1 = L_DC;
 644,   1 = L_DC;
 645,   1 = L_PS;
 645,   0 = L_PS;
 645,   1 = L_IC;
 645,   0 = L_IC;
 645,   1 = L_IC;
 645,   1 = L_CPU;
 645,   0 = L_CPU;
 645,   1 = L_CPU;
 645,   1 = L_BUS;
 645,   1 = L_BUS;
 645,   1 = L_BUS;
 645,   0 = L_OD;
 645,   1 = L_OD;
 645,   0 = L_CR;
 645,   1 = L_CR;
 645,   1 = L_DC;
 645,   1 = L_DC;
 647,   1 = L_PS;
 647,   0 = L_PS;
 647,   1 = L_IC;
 647,   0 = L_IC;
 647,   1 = L_IC;
 647,   1 = L_CPU;
 647,   0 = L_CPU;
 647,   1 = L_CPU;
 647,   1 = L_BUS;
 647,   1 = L_BUS;
 647,   1 = L_BUS;
 647,   0 = L_OD;
 647,   1 = L_OD;
 647,   1 = L_CR;
 647,   0 = L_CR;
 647,   1 = L_DC;
 647,   1 = L_DC;
 648,   1 = L_PS;
 648,   0 = L_PS;
 648,   1 = L_IC;
 648,   0 = L_IC;
 648,   1 = L_IC;
 648,   1 = L_CPU;
 648,   0 = L_CPU;
 648,   1 = L_CPU;
 648,   1 = L_BUS;
 648,   1 = L_BUS;
 648,   1 = L_BUS;
 648,   0 = L_OD;
 648,   1 = L_OD;
 648,   1 = L_CR;
 648,   0 = L_CR;
 648,   1 = L_CR;
 648,   0 = L_DC;
 649,   0 = L_PS;
 649,   0 = L_PS;
 649,   0 = L_IC;
 649,   0 = L_IC;
 649,   1 = L_IC;
 649,   1 = L_CPU;
 649,   0 = L_CPU;
 649,   1 = L_CPU;
 649,   1 = L_BUS;
 649,   1 = L_BUS;
 649,   1 = L_BUS;
 649,   0 = L_OD;
 649,   1 = L_OD;
 649,   1 = L_CR;
 649,   0 = L_CR;
 649,   1 = L_CR;
 649,   0 = L_DC;
 650,   0 = L_PS;
 650,   1 = L_PS;
 650,   0 = L_IC;
 650,   1 = L_IC;
 650,   1 = L_IC;
 650,   0 = L_CPU;
 650,   1 = L_CPU;
 650,   1 = L_CPU;
 650,   1 = L_BUS;
 650,   1 = L_BUS;
 650,   1 = L_BUS;
 650,   0 = L_OD;
 650,   0 = L_CR;
 650,   1 = L_CR;
 650,   1 = L_CR;
 650,   1 = L_DC;
 650,   1 = L_DC;
 652,   0 = L_PS;
 652,   1 = L_PS;
 652,   0 = L_IC;
 652,   1 = L_IC;
 652,   1 = L_IC;
 652,   0 = L_CPU;
 652,   1 = L_CPU;
 652,   1 = L_CPU;
 652,   1 = L_BUS;
 652,   1 = L_BUS;
 652,   1 = L_BUS;
 652,   0 = L_OD;
 652,   1 = L_OD;
 652,   0 = L_CR;
 652,   1 = L_CR;
 652,   1 = L_DC;
 652,   1 = L_DC;
 653,   0 = L_PS;
 653,   1 = L_PS;
 653,   0 = L_IC;
 653,   1 = L_IC;
 653,   1 = L_IC;
 653,   0 = L_CPU;
 653,   1 = L_CPU;
 653,   1 = L_CPU;
 653,   1 = L_BUS;
 653,   1 = L_BUS;
 653,   1 = L_BUS;
 653,   0 = L_OD;
 653,   1 = L_OD;
 653,   0 = L_CR;
 653,   1 = L_CR;
 653,   1 = L_DC;
 653,   1 = L_DC;
 654,   0 = L_PS;
 654,   0 = L_PS;
 654,   0 = L_IC;
 654,   0 = L_IC;
 654,   1 = L_IC;
 654,   0 = L_CPU;
 654,   1 = L_CPU;
 654,   1 = L_CPU;
 654,   1 = L_BUS;
 654,   1 = L_BUS;
 654,   1 = L_BUS;
 654,   0 = L_OD;
 654,   1 = L_OD;
 654,   0 = L_CR;
 654,   1 = L_CR;
 654,   1 = L_CR;
 654,   0 = L_DC;
 655,   0 = L_PS;
 655,   1 = L_PS;
 655,   0 = L_IC;
 655,   1 = L_IC;
 655,   1 = L_IC;
 655,   0 = L_CPU;
 655,   1 = L_CPU;
 655,   1 = L_CPU;
 655,   1 = L_BUS;
 655,   1 = L_BUS;
 655,   1 = L_BUS;
 655,   0 = L_OD;
 655,   1 = L_OD;
 655,   0 = L_CR;
 655,   1 = L_CR;
 655,   1 = L_CR;
 655,   0 = L_DC;
 656,   1 = L_PS;
 656,   0 = L_PS;
 656,   1 = L_IC;
 656,   0 = L_IC;
 656,   1 = L_IC;
 656,   1 = L_CPU;
 656,   0 = L_CPU;
 656,   1 = L_CPU;
 656,   1 = L_BUS;
 656,   1 = L_BUS;
 656,   1 = L_BUS;
 656,   1 = L_OD;
 656,   0 = L_OD;
 656,   0 = L_CR;
 656,   1 = L_CR;
 656,   1 = L_DC;
 656,   1 = L_DC;
 657,   0 = L_PS;
 657,   1 = L_PS;
 657,   0 = L_IC;
 657,   1 = L_IC;
 657,   1 = L_IC;
 657,   0 = L_CPU;
 657,   1 = L_CPU;
 657,   1 = L_CPU;
 657,   1 = L_BUS;
 657,   1 = L_BUS;
 657,   1 = L_BUS;
 657,   0 = L_OD;
 657,   1 = L_OD;
 657,   0 = L_CR;
 657,   1 = L_CR;
 657,   1 = L_DC;
 657,   1 = L_DC;
 658,   1 = L_PS;
 658,   1 = L_PS;
 658,   1 = L_IC;
 658,   1 = L_IC;
 658,   1 = L_IC;
 658,   1 = L_CPU;
 658,   1 = L_CPU;
 658,   1 = L_CPU;
 658,   1 = L_BUS;
 658,   1 = L_BUS;
 658,   1 = L_BUS;
 658,   1 = L_OD;
 658,   1 = L_OD;
 658,   1 = L_CR;
 658,   1 = L_CR;
 658,   1 = L_DC;
 658,   1 = L_DC;
 659,   1 = L_PS;
 659,   0 = L_PS;
 659,   1 = L_IC;
 659,   0 = L_IC;
 659,   1 = L_IC;
 659,   1 = L_CPU;
 659,   1 = L_CPU;
 659,   1 = L_CPU;
 659,   1 = L_BUS;
 659,   1 = L_BUS;
 659,   1 = L_BUS;
 659,   1 = L_OD;
 659,   1 = L_OD;
 659,   1 = L_CR;
 659,   1 = L_CR;
 659,   1 = L_CR;
 659,   0 = L_DC;
 660,   0 = L_PS;
 660,   1 = L_PS;
 660,   0 = L_IC;
 660,   1 = L_IC;
 660,   1 = L_IC;
 660,   1 = L_CPU;
 660,   1 = L_CPU;
 660,   1 = L_CPU;
 660,   1 = L_BUS;
 660,   1 = L_BUS;
 660,   1 = L_BUS;
 660,   1 = L_OD;
 660,   1 = L_OD;
 660,   1 = L_CR;
 660,   1 = L_CR;
 660,   1 = L_CR;
 660,   0 = L_DC;
 662,   1 = L_PS;
 662,   0 = L_PS;
 662,   1 = L_IC;
 662,   0 = L_IC;
 662,   1 = L_IC;
 662,   1 = L_CPU;
 662,   0 = L_CPU;
 662,   1 = L_CPU;
 662,   1 = L_BUS;
 662,   1 = L_BUS;
 662,   1 = L_BUS;
 662,   1 = L_OD;
 662,   0 = L_OD;
 662,   1 = L_OD;
 662,   0 = L_CR;
 662,   1 = L_DC;
 662,   1 = L_DC;
 663,   1 = L_PS;
 663,   0 = L_PS;
 663,   1 = L_IC;
 663,   0 = L_IC;
 663,   1 = L_IC;
 663,   1 = L_CPU;
 663,   0 = L_CPU;
 663,   1 = L_CPU;
 663,   1 = L_BUS;
 663,   1 = L_BUS;
 663,   1 = L_BUS;
 663,   1 = L_OD;
 663,   0 = L_OD;
 663,   1 = L_OD;
 663,   0 = L_CR;
 663,   1 = L_CR;
 663,   0 = L_DC;
 664,   0 = L_PS;
 664,   0 = L_PS;
 664,   0 = L_IC;
 664,   0 = L_IC;
 664,   1 = L_IC;
 664,   1 = L_CPU;
 664,   0 = L_CPU;
 664,   1 = L_CPU;
 664,   1 = L_BUS;
 664,   1 = L_BUS;
 664,   1 = L_BUS;
 664,   1 = L_OD;
 664,   0 = L_OD;
 664,   1 = L_OD;
 664,   0 = L_CR;
 664,   1 = L_CR;
 664,   0 = L_DC;
 665,   0 = L_PS;
 665,   1 = L_PS;
 665,   0 = L_IC;
 665,   1 = L_IC;
 665,   1 = L_IC;
 665,   0 = L_CPU;
 665,   1 = L_CPU;
 665,   1 = L_CPU;
 665,   1 = L_BUS;
 665,   1 = L_BUS;
 665,   1 = L_BUS;
 665,   0 = L_OD;
 665,   1 = L_OD;
 665,   1 = L_OD;
 665,   0 = L_CR;
 665,   1 = L_DC;
 665,   1 = L_DC;
 666,   0 = L_PS;
 666,   0 = L_PS;
 666,   0 = L_IC;
 666,   0 = L_IC;
 666,   1 = L_IC;
 666,   0 = L_CPU;
 666,   1 = L_CPU;
 666,   1 = L_CPU;
 666,   1 = L_BUS;
 666,   1 = L_BUS;
 666,   1 = L_BUS;
 666,   0 = L_OD;
 666,   1 = L_OD;
 666,   1 = L_OD;
 666,   0 = L_CR;
 666,   1 = L_CR;
 666,   0 = L_DC;
 667,   0 = L_PS;
 667,   1 = L_PS;
 667,   0 = L_IC;
 667,   1 = L_IC;
 667,   1 = L_IC;
 667,   0 = L_CPU;
 667,   1 = L_CPU;
 667,   1 = L_CPU;
 667,   1 = L_BUS;
 667,   1 = L_BUS;
 667,   1 = L_BUS;
 667,   0 = L_OD;
 667,   1 = L_OD;
 667,   1 = L_OD;
 667,   0 = L_CR;
 667,   1 = L_CR;
 667,   0 = L_DC;
 668,   1 = L_PS;
 668,   0 = L_PS;
 668,   1 = L_IC;
 668,   0 = L_IC;
 668,   1 = L_IC;
 668,   1 = L_CPU;
 668,   1 = L_CPU;
 668,   1 = L_CPU;
 668,   1 = L_BUS;
 668,   1 = L_BUS;
 668,   1 = L_BUS;
 668,   1 = L_OD;
 668,   1 = L_OD;
 668,   1 = L_OD;
 668,   1 = L_CR;
 668,   1 = L_CR;
 668,   0 = L_DC;
 669,   0 = L_PS;
 669,   1 = L_PS;
 669,   0 = L_IC;
 669,   1 = L_IC;
 669,   1 = L_IC;
 669,   1 = L_CPU;
 669,   1 = L_CPU;
 669,   1 = L_CPU;
 669,   1 = L_BUS;
 669,   1 = L_BUS;
 669,   1 = L_BUS;
 669,   1 = L_OD;
 669,   1 = L_OD;
 669,   1 = L_OD;
 669,   1 = L_CR;
 669,   1 = L_CR;
 669,   0 = L_DC;
 672,   1 = L_PS;
 672,   0 = L_PS;
 672,   1 = L_PS;
 672,   0 = L_IC;
 672,   0 = L_CPU;
 672,   1 = L_CPU;
 672,   1 = L_BUS;
 672,   0 = L_BUS;
 672,   1 = L_BUS;
 672,   1 = L_OD;
 672,   0 = L_OD;
 672,   1 = L_OD;
 672,   1 = L_CR;
 672,   0 = L_CR;
 672,   1 = L_CR;
 672,   1 = L_DC;
 672,   0 = L_DC;
 674,   1 = L_PS;
 674,   0 = L_PS;
 674,   1 = L_PS;
 674,   0 = L_IC;
 674,   1 = L_CPU;
 674,   0 = L_CPU;
 674,   1 = L_BUS;
 674,   0 = L_BUS;
 674,   1 = L_BUS;
 674,   1 = L_OD;
 674,   0 = L_OD;
 674,   1 = L_OD;
 674,   1 = L_CR;
 674,   0 = L_CR;
 674,   1 = L_CR;
 674,   1 = L_DC;
 674,   0 = L_DC;
 675,   1 = L_PS;
 675,   0 = L_PS;
 675,   1 = L_PS;
 675,   0 = L_IC;
 675,   1 = L_CPU;
 675,   0 = L_CPU;
 675,   1 = L_CPU;
 675,   0 = L_BUS;
 675,   1 = L_BUS;
 675,   1 = L_OD;
 675,   0 = L_OD;
 675,   1 = L_OD;
 675,   1 = L_CR;
 675,   0 = L_CR;
 675,   1 = L_CR;
 675,   1 = L_DC;
 675,   0 = L_DC;
 677,   1 = L_PS;
 677,   0 = L_PS;
 677,   1 = L_PS;
 677,   0 = L_IC;
 677,   1 = L_CPU;
 677,   0 = L_CPU;
 677,   1 = L_CPU;
 677,   1 = L_BUS;
 677,   0 = L_BUS;
 677,   1 = L_OD;
 677,   0 = L_OD;
 677,   1 = L_OD;
 677,   1 = L_CR;
 677,   0 = L_CR;
 677,   1 = L_CR;
 677,   1 = L_DC;
 677,   0 = L_DC;
 678,   1 = L_PS;
 678,   0 = L_PS;
 678,   1 = L_PS;
 678,   0 = L_IC;
 678,   1 = L_CPU;
 678,   0 = L_CPU;
 678,   1 = L_CPU;
 678,   1 = L_BUS;
 678,   0 = L_BUS;
 678,   1 = L_BUS;
 678,   0 = L_OD;
 678,   1 = L_OD;
 678,   1 = L_CR;
 678,   0 = L_CR;
 678,   1 = L_CR;
 678,   1 = L_DC;
 678,   0 = L_DC;
 680,   1 = L_PS;
 680,   0 = L_PS;
 680,   1 = L_PS;
 680,   0 = L_IC;
 680,   1 = L_CPU;
 680,   0 = L_CPU;
 680,   1 = L_CPU;
 680,   1 = L_BUS;
 680,   0 = L_BUS;
 680,   1 = L_BUS;
 680,   1 = L_OD;
 680,   0 = L_OD;
 680,   1 = L_CR;
 680,   0 = L_CR;
 680,   1 = L_CR;
 680,   1 = L_DC;
 680,   0 = L_DC;
 681,   1 = L_PS;
 681,   0 = L_PS;
 681,   1 = L_PS;
 681,   0 = L_IC;
 681,   1 = L_CPU;
 681,   0 = L_CPU;
 681,   1 = L_CPU;
 681,   1 = L_BUS;
 681,   0 = L_BUS;
 681,   1 = L_BUS;
 681,   1 = L_OD;
 681,   0 = L_OD;
 681,   1 = L_OD;
 681,   0 = L_CR;
 681,   1 = L_CR;
 681,   1 = L_DC;
 681,   0 = L_DC;
 683,   1 = L_PS;
 683,   0 = L_PS;
 683,   1 = L_PS;
 683,   0 = L_IC;
 683,   1 = L_CPU;
 683,   0 = L_CPU;
 683,   1 = L_CPU;
 683,   1 = L_BUS;
 683,   0 = L_BUS;
 683,   1 = L_BUS;
 683,   1 = L_OD;
 683,   0 = L_OD;
 683,   1 = L_OD;
 683,   1 = L_CR;
 683,   0 = L_CR;
 683,   1 = L_DC;
 683,   0 = L_DC;
 684,   1 = L_PS;
 684,   0 = L_PS;
 684,   1 = L_PS;
 684,   0 = L_IC;
 684,   1 = L_CPU;
 684,   0 = L_CPU;
 684,   1 = L_CPU;
 684,   1 = L_BUS;
 684,   0 = L_BUS;
 684,   1 = L_BUS;
 684,   1 = L_OD;
 684,   0 = L_OD;
 684,   1 = L_OD;
 684,   1 = L_CR;
 684,   0 = L_CR;
 684,   1 = L_CR;
 684,   0 = L_DC;
 687,   1 = L_PS;
 687,   0 = L_PS;
 687,   0 = L_PS;
 687,   0 = L_IC;
 687,   0 = L_IC;
 687,   0 = L_CPU;
 687,   1 = L_BUS;
 687,   1 = L_BUS;
 687,   0 = L_BUS;
 687,   1 = L_OD;
 687,   1 = L_OD;
 687,   0 = L_OD;
 687,   1 = L_CR;
 687,   1 = L_CR;
 687,   0 = L_CR;
 687,   1 = L_DC;
 687,   0 = L_DC;
 688,   1 = L_PS;
 688,   0 = L_PS;
 688,   1 = L_PS;
 688,   0 = L_IC;
 688,   1 = L_IC;
 688,   0 = L_CPU;
 688,   1 = L_BUS;
 688,   0 = L_BUS;
 688,   1 = L_BUS;
 688,   1 = L_OD;
 688,   0 = L_OD;
 688,   1 = L_OD;
 688,   1 = L_CR;
 688,   0 = L_CR;
 688,   1 = L_CR;
 688,   1 = L_DC;
 688,   0 = L_DC;
 689,   1 = L_PS;
 689,   0 = L_PS;
 689,   1 = L_PS;
 689,   0 = L_IC;
 689,   1 = L_IC;
 689,   1 = L_CPU;
 689,   1 = L_CPU;
 689,   1 = L_BUS;
 689,   1 = L_BUS;
 689,   1 = L_OD;
 689,   1 = L_OD;
 689,   1 = L_OD;
 689,   1 = L_CR;
 689,   1 = L_CR;
 689,   1 = L_CR;
 689,   1 = L_DC;
 689,   0 = L_DC;
 690,   1 = L_PS;
 690,   0 = L_PS;
 690,   0 = L_PS;
 690,   0 = L_IC;
 690,   0 = L_IC;
 690,   1 = L_CPU;
 690,   0 = L_CPU;
 690,   1 = L_BUS;
 690,   0 = L_BUS;
 690,   1 = L_OD;
 690,   1 = L_OD;
 690,   1 = L_OD;
 690,   1 = L_CR;
 690,   1 = L_CR;
 690,   1 = L_CR;
 690,   1 = L_DC;
 690,   0 = L_DC;
 691,   1 = L_PS;
 691,   0 = L_PS;
 691,   1 = L_PS;
 691,   0 = L_IC;
 691,   1 = L_IC;
 691,   0 = L_CPU;
 691,   1 = L_CPU;
 691,   1 = L_BUS;
 691,   0 = L_BUS;
 691,   1 = L_OD;
 691,   1 = L_OD;
 691,   1 = L_OD;
 691,   1 = L_CR;
 691,   1 = L_CR;
 691,   1 = L_CR;
 691,   1 = L_DC;
 691,   0 = L_DC;
 692,   1 = L_PS;
 692,   0 = L_PS;
 692,   1 = L_PS;
 692,   0 = L_IC;
 692,   1 = L_IC;
 692,   1 = L_CPU;
 692,   1 = L_CPU;
 692,   1 = L_BUS;
 692,   1 = L_BUS;
 692,   1 = L_BUS;
 692,   1 = L_OD;
 692,   1 = L_OD;
 692,   1 = L_CR;
 692,   1 = L_CR;
 692,   1 = L_CR;
 692,   1 = L_DC;
 692,   0 = L_DC;
 693,   1 = L_PS;
 693,   0 = L_PS;
 693,   0 = L_PS;
 693,   0 = L_IC;
 693,   0 = L_IC;
 693,   1 = L_CPU;
 693,   0 = L_CPU;
 693,   1 = L_BUS;
 693,   1 = L_BUS;
 693,   1 = L_BUS;
 693,   1 = L_OD;
 693,   0 = L_OD;
 693,   1 = L_CR;
 693,   1 = L_CR;
 693,   0 = L_CR;
 693,   1 = L_DC;
 693,   0 = L_DC;
 694,   1 = L_PS;
 694,   0 = L_PS;
 694,   1 = L_PS;
 694,   0 = L_IC;
 694,   1 = L_IC;
 694,   0 = L_CPU;
 694,   1 = L_CPU;
 694,   1 = L_BUS;
 694,   1 = L_BUS;
 694,   1 = L_BUS;
 694,   1 = L_OD;
 694,   0 = L_OD;
 694,   1 = L_CR;
 694,   0 = L_CR;
 694,   1 = L_CR;
 694,   1 = L_DC;
 694,   0 = L_DC;
 695,   1 = L_PS;
 695,   0 = L_PS;
 695,   1 = L_PS;
 695,   0 = L_IC;
 695,   1 = L_IC;
 695,   1 = L_CPU;
 695,   1 = L_CPU;
 695,   1 = L_BUS;
 695,   1 = L_BUS;
 695,   1 = L_BUS;
 695,   1 = L_OD;
 695,   1 = L_OD;
 695,   1 = L_OD;
 695,   1 = L_CR;
 695,   1 = L_CR;
 695,   1 = L_DC;
 695,   0 = L_DC;
 696,   1 = L_PS;
 696,   0 = L_PS;
 696,   0 = L_PS;
 696,   0 = L_IC;
 696,   0 = L_IC;
 696,   1 = L_CPU;
 696,   0 = L_CPU;
 696,   1 = L_BUS;
 696,   1 = L_BUS;
 696,   1 = L_BUS;
 696,   1 = L_OD;
 696,   1 = L_OD;
 696,   0 = L_OD;
 696,   1 = L_CR;
 696,   0 = L_CR;
 696,   1 = L_DC;
 696,   0 = L_DC;
 697,   1 = L_PS;
 697,   0 = L_PS;
 697,   1 = L_PS;
 697,   0 = L_IC;
 697,   1 = L_IC;
 697,   0 = L_CPU;
 697,   1 = L_CPU;
 697,   1 = L_BUS;
 697,   1 = L_BUS;
 697,   1 = L_BUS;
 697,   1 = L_OD;
 697,   0 = L_OD;
 697,   1 = L_OD;
 697,   1 = L_CR;
 697,   0 = L_CR;
 697,   1 = L_DC;
 697,   0 = L_DC;
 698,   1 = L_PS;
 698,   0 = L_PS;
 698,   1 = L_PS;
 698,   0 = L_IC;
 698,   1 = L_IC;
 698,   1 = L_CPU;
 698,   1 = L_CPU;
 698,   1 = L_BUS;
 698,   1 = L_BUS;
 698,   1 = L_BUS;
 698,   1 = L_OD;
 698,   1 = L_OD;
 698,   1 = L_OD;
 698,   1 = L_CR;
 698,   1 = L_CR;
 698,   1 = L_CR;
 698,   0 = L_DC;
 702,   1 = L_PS;
 702,   0 = L_PS;
 702,   0 = L_PS;
 702,   0 = L_IC;
 702,   0 = L_IC;
 702,   1 = L_CPU;
 702,   0 = L_CPU;
 702,   1 = L_BUS;
 702,   0 = L_BUS;
 702,   1 = L_OD;
 702,   1 = L_OD;
 702,   0 = L_OD;
 702,   1 = L_CR;
 702,   1 = L_CR;
 702,   0 = L_CR;
 702,   1 = L_DC;
 702,   0 = L_DC;
 703,   1 = L_PS;
 703,   0 = L_PS;
 703,   0 = L_PS;
 703,   0 = L_IC;
 703,   0 = L_IC;
 703,   1 = L_CPU;
 703,   0 = L_CPU;
 703,   1 = L_BUS;
 703,   0 = L_BUS;
 703,   1 = L_OD;
 703,   1 = L_OD;
 703,   0 = L_OD;
 703,   1 = L_CR;
 703,   1 = L_CR;
 703,   0 = L_CR;
 703,   1 = L_DC;
 703,   0 = L_DC;
 705,   1 = L_PS;
 705,   0 = L_PS;
 705,   0 = L_PS;
 705,   0 = L_IC;
 705,   0 = L_IC;
 705,   1 = L_CPU;
 705,   0 = L_CPU;
 705,   1 = L_BUS;
 705,   1 = L_BUS;
 705,   0 = L_BUS;
 705,   1 = L_OD;
 705,   0 = L_OD;
 705,   1 = L_CR;
 705,   1 = L_CR;
 705,   0 = L_CR;
 705,   1 = L_DC;
 705,   0 = L_DC;
 706,   1 = L_PS;
 706,   0 = L_PS;
 706,   0 = L_PS;
 706,   0 = L_IC;
 706,   0 = L_IC;
 706,   1 = L_CPU;
 706,   0 = L_CPU;
 706,   1 = L_BUS;
 706,   1 = L_BUS;
 706,   0 = L_BUS;
 706,   1 = L_OD;
 706,   0 = L_OD;
 706,   1 = L_CR;
 706,   1 = L_CR;
 706,   0 = L_CR;
 706,   1 = L_DC;
 706,   0 = L_DC;
 708,   1 = L_PS;
 708,   0 = L_PS;
 708,   0 = L_PS;
 708,   0 = L_IC;
 708,   0 = L_IC;
 708,   1 = L_CPU;
 708,   0 = L_CPU;
 708,   1 = L_BUS;
 708,   1 = L_BUS;
 708,   0 = L_BUS;
 708,   1 = L_OD;
 708,   1 = L_OD;
 708,   0 = L_OD;
 708,   1 = L_CR;
 708,   0 = L_CR;
 708,   1 = L_DC;
 708,   0 = L_DC;
 709,   1 = L_PS;
 709,   0 = L_PS;
 709,   0 = L_PS;
 709,   0 = L_IC;
 709,   0 = L_IC;
 709,   1 = L_CPU;
 709,   0 = L_CPU;
 709,   1 = L_BUS;
 709,   1 = L_BUS;
 709,   0 = L_BUS;
 709,   1 = L_OD;
 709,   1 = L_OD;
 709,   0 = L_OD;
 709,   1 = L_CR;
 709,   0 = L_CR;
 709,   1 = L_DC;
 709,   0 = L_DC;
 711,   1 = L_PS;
 711,   0 = L_PS;
 711,   0 = L_PS;
 711,   0 = L_IC;
 711,   0 = L_IC;
 711,   1 = L_CPU;
 711,   0 = L_CPU;
 711,   1 = L_BUS;
 711,   1 = L_BUS;
 711,   0 = L_BUS;
 711,   1 = L_OD;
 711,   1 = L_OD;
 711,   0 = L_OD;
 711,   1 = L_CR;
 711,   1 = L_CR;
 711,   0 = L_CR;
 711,   0 = L_DC;
 714,   1 = L_PS;
 714,   0 = L_PS;
 714,   1 = L_PS;
 714,   0 = L_IC;
 714,   1 = L_IC;
 714,   1 = L_CPU;
 714,   0 = L_CPU;
 714,   0 = L_BUS;
 714,   1 = L_BUS;
 714,   1 = L_OD;
 714,   0 = L_OD;
 714,   1 = L_OD;
 714,   1 = L_CR;
 714,   0 = L_CR;
 714,   1 = L_CR;
 714,   1 = L_DC;
 714,   0 = L_DC;
 716,   1 = L_PS;
 716,   0 = L_PS;
 716,   1 = L_PS;
 716,   0 = L_IC;
 716,   1 = L_IC;
 716,   1 = L_CPU;
 716,   0 = L_CPU;
 716,   1 = L_BUS;
 716,   0 = L_BUS;
 716,   1 = L_OD;
 716,   0 = L_OD;
 716,   1 = L_OD;
 716,   1 = L_CR;
 716,   0 = L_CR;
 716,   1 = L_CR;
 716,   1 = L_DC;
 716,   0 = L_DC;
 717,   1 = L_PS;
 717,   0 = L_PS;
 717,   1 = L_PS;
 717,   0 = L_IC;
 717,   1 = L_IC;
 717,   1 = L_CPU;
 717,   0 = L_CPU;
 717,   1 = L_BUS;
 717,   0 = L_BUS;
 717,   1 = L_BUS;
 717,   0 = L_OD;
 717,   1 = L_OD;
 717,   1 = L_CR;
 717,   0 = L_CR;
 717,   1 = L_CR;
 717,   1 = L_DC;
 717,   0 = L_DC;
 719,   1 = L_PS;
 719,   0 = L_PS;
 719,   1 = L_PS;
 719,   0 = L_IC;
 719,   1 = L_IC;
 719,   1 = L_CPU;
 719,   0 = L_CPU;
 719,   1 = L_BUS;
 719,   0 = L_BUS;
 719,   1 = L_BUS;
 719,   1 = L_OD;
 719,   0 = L_OD;
 719,   1 = L_CR;
 719,   0 = L_CR;
 719,   1 = L_CR;
 719,   1 = L_DC;
 719,   0 = L_DC;
 720,   1 = L_PS;
 720,   0 = L_PS;
 720,   1 = L_PS;
 720,   0 = L_IC;
 720,   1 = L_IC;
 720,   1 = L_CPU;
 720,   0 = L_CPU;
 720,   1 = L_BUS;
 720,   0 = L_BUS;
 720,   1 = L_BUS;
 720,   1 = L_OD;
 720,   0 = L_OD;
 720,   1 = L_OD;
 720,   0 = L_CR;
 720,   1 = L_CR;
 720,   1 = L_DC;
 720,   0 = L_DC;
 722,   1 = L_PS;
 722,   0 = L_PS;
 722,   1 = L_PS;
 722,   0 = L_IC;
 722,   1 = L_IC;
 722,   1 = L_CPU;
 722,   0 = L_CPU;
 722,   1 = L_BUS;
 722,   0 = L_BUS;
 722,   1 = L_BUS;
 722,   1 = L_OD;
 722,   0 = L_OD;
 722,   1 = L_OD;
 722,   1 = L_CR;
 722,   0 = L_CR;
 722,   1 = L_DC;
 722,   0 = L_DC;
 723,   1 = L_PS;
 723,   0 = L_PS;
 723,   1 = L_PS;
 723,   0 = L_IC;
 723,   1 = L_IC;
 723,   1 = L_CPU;
 723,   0 = L_CPU;
 723,   1 = L_BUS;
 723,   0 = L_BUS;
 723,   1 = L_BUS;
 723,   1 = L_OD;
 723,   0 = L_OD;
 723,   1 = L_OD;
 723,   1 = L_CR;
 723,   0 = L_CR;
 723,   1 = L_CR;
 723,   0 = L_DC;
 726,   1 = L_PS;
 726,   0 = L_PS;
 726,   0 = L_PS;
 726,   0 = L_IC;
 726,   0 = L_IC;
 726,   1 = L_CPU;
 726,   1 = L_CPU;
 726,   0 = L_CPU;
 726,   0 = L_BUS;
 726,   1 = L_OD;
 726,   1 = L_OD;
 726,   1 = L_OD;
 726,   1 = L_CR;
 726,   1 = L_CR;
 726,   1 = L_CR;
 726,   1 = L_DC;
 726,   0 = L_DC;
 727,   1 = L_PS;
 727,   0 = L_PS;
 727,   1 = L_PS;
 727,   0 = L_IC;
 727,   1 = L_IC;
 727,   1 = L_CPU;
 727,   0 = L_CPU;
 727,   1 = L_CPU;
 727,   0 = L_BUS;
 727,   1 = L_OD;
 727,   1 = L_OD;
 727,   1 = L_OD;
 727,   1 = L_CR;
 727,   1 = L_CR;
 727,   1 = L_CR;
 727,   1 = L_DC;
 727,   0 = L_DC;
 728,   1 = L_PS;
 728,   0 = L_PS;
 728,   1 = L_PS;
 728,   0 = L_IC;
 728,   1 = L_IC;
 728,   1 = L_CPU;
 728,   1 = L_CPU;
 728,   1 = L_CPU;
 728,   1 = L_BUS;
 728,   1 = L_BUS;
 728,   1 = L_OD;
 728,   1 = L_OD;
 728,   1 = L_CR;
 728,   1 = L_CR;
 728,   1 = L_CR;
 728,   1 = L_DC;
 728,   0 = L_DC;
 729,   1 = L_PS;
 729,   0 = L_PS;
 729,   0 = L_PS;
 729,   0 = L_IC;
 729,   0 = L_IC;
 729,   1 = L_CPU;
 729,   1 = L_CPU;
 729,   0 = L_CPU;
 729,   1 = L_BUS;
 729,   1 = L_BUS;
 729,   1 = L_OD;
 729,   0 = L_OD;
 729,   1 = L_CR;
 729,   1 = L_CR;
 729,   0 = L_CR;
 729,   1 = L_DC;
 729,   0 = L_DC;
 730,   1 = L_PS;
 730,   0 = L_PS;
 730,   1 = L_PS;
 730,   0 = L_IC;
 730,   1 = L_IC;
 730,   1 = L_CPU;
 730,   0 = L_CPU;
 730,   1 = L_CPU;
 730,   1 = L_BUS;
 730,   1 = L_BUS;
 730,   1 = L_OD;
 730,   0 = L_OD;
 730,   1 = L_CR;
 730,   0 = L_CR;
 730,   1 = L_CR;
 730,   1 = L_DC;
 730,   0 = L_DC;
 731,   1 = L_PS;
 731,   0 = L_PS;
 731,   1 = L_PS;
 731,   0 = L_IC;
 731,   1 = L_IC;
 731,   1 = L_CPU;
 731,   1 = L_CPU;
 731,   1 = L_CPU;
 731,   1 = L_BUS;
 731,   1 = L_BUS;
 731,   1 = L_OD;
 731,   1 = L_OD;
 731,   1 = L_OD;
 731,   1 = L_CR;
 731,   1 = L_CR;
 731,   1 = L_DC;
 731,   0 = L_DC;
 732,   1 = L_PS;
 732,   0 = L_PS;
 732,   0 = L_PS;
 732,   0 = L_IC;
 732,   0 = L_IC;
 732,   1 = L_CPU;
 732,   1 = L_CPU;
 732,   0 = L_CPU;
 732,   1 = L_BUS;
 732,   1 = L_BUS;
 732,   1 = L_OD;
 732,   1 = L_OD;
 732,   0 = L_OD;
 732,   1 = L_CR;
 732,   0 = L_CR;
 732,   1 = L_DC;
 732,   0 = L_DC;
 733,   1 = L_PS;
 733,   0 = L_PS;
 733,   1 = L_PS;
 733,   0 = L_IC;
 733,   1 = L_IC;
 733,   1 = L_CPU;
 733,   0 = L_CPU;
 733,   1 = L_CPU;
 733,   1 = L_BUS;
 733,   1 = L_BUS;
 733,   1 = L_OD;
 733,   0 = L_OD;
 733,   1 = L_OD;
 733,   1 = L_CR;
 733,   0 = L_CR;
 733,   1 = L_DC;
 733,   0 = L_DC;
 734,   1 = L_PS;
 734,   0 = L_PS;
 734,   1 = L_PS;
 734,   0 = L_IC;
 734,   1 = L_IC;
 734,   1 = L_CPU;
 734,   1 = L_CPU;
 734,   1 = L_CPU;
 734,   1 = L_BUS;
 734,   1 = L_BUS;
 734,   1 = L_OD;
 734,   1 = L_OD;
 734,   1 = L_OD;
 734,   1 = L_CR;
 734,   1 = L_CR;
 734,   1 = L_CR;
 734,   0 = L_DC;
 738,   1 = L_PS;
 738,   0 = L_PS;
 738,   0 = L_PS;
 738,   0 = L_IC;
 738,   0 = L_IC;
 738,   1 = L_CPU;
 738,   1 = L_CPU;
 738,   0 = L_CPU;
 738,   1 = L_BUS;
 738,   0 = L_BUS;
 738,   1 = L_OD;
 738,   1 = L_OD;
 738,   1 = L_CR;
 738,   1 = L_CR;
 738,   1 = L_CR;
 738,   1 = L_DC;
 738,   0 = L_DC;
 739,   1 = L_PS;
 739,   0 = L_PS;
 739,   0 = L_PS;
 739,   0 = L_IC;
 739,   0 = L_IC;
 739,   1 = L_CPU;
 739,   1 = L_CPU;
 739,   0 = L_CPU;
 739,   1 = L_BUS;
 739,   0 = L_BUS;
 739,   1 = L_OD;
 739,   0 = L_OD;
 739,   1 = L_CR;
 739,   1 = L_CR;
 739,   0 = L_CR;
 739,   1 = L_DC;
 739,   0 = L_DC;
 740,   1 = L_PS;
 740,   0 = L_PS;
 740,   0 = L_PS;
 740,   0 = L_IC;
 740,   0 = L_IC;
 740,   1 = L_CPU;
 740,   0 = L_CPU;
 740,   0 = L_CPU;
 740,   1 = L_BUS;
 740,   0 = L_BUS;
 740,   1 = L_OD;
 740,   0 = L_OD;
 740,   1 = L_CR;
 740,   0 = L_CR;
 740,   1 = L_CR;
 740,   1 = L_DC;
 740,   0 = L_DC;
 741,   1 = L_PS;
 741,   0 = L_PS;
 741,   0 = L_PS;
 741,   0 = L_IC;
 741,   0 = L_IC;
 741,   1 = L_CPU;
 741,   1 = L_CPU;
 741,   0 = L_CPU;
 741,   1 = L_BUS;
 741,   0 = L_BUS;
 741,   1 = L_OD;
 741,   1 = L_OD;
 741,   1 = L_OD;
 741,   1 = L_CR;
 741,   1 = L_CR;
 741,   1 = L_DC;
 741,   0 = L_DC;
 742,   1 = L_PS;
 742,   0 = L_PS;
 742,   0 = L_PS;
 742,   0 = L_IC;
 742,   0 = L_IC;
 742,   1 = L_CPU;
 742,   1 = L_CPU;
 742,   0 = L_CPU;
 742,   1 = L_BUS;
 742,   0 = L_BUS;
 742,   1 = L_OD;
 742,   1 = L_OD;
 742,   0 = L_OD;
 742,   1 = L_CR;
 742,   0 = L_CR;
 742,   1 = L_DC;
 742,   0 = L_DC;
 743,   1 = L_PS;
 743,   0 = L_PS;
 743,   0 = L_PS;
 743,   0 = L_IC;
 743,   0 = L_IC;
 743,   1 = L_CPU;
 743,   0 = L_CPU;
 743,   0 = L_CPU;
 743,   1 = L_BUS;
 743,   0 = L_BUS;
 743,   1 = L_OD;
 743,   0 = L_OD;
 743,   1 = L_OD;
 743,   1 = L_CR;
 743,   0 = L_CR;
 743,   1 = L_DC;
 743,   0 = L_DC;
 744,   1 = L_PS;
 744,   0 = L_PS;
 744,   0 = L_PS;
 744,   0 = L_IC;
 744,   0 = L_IC;
 744,   1 = L_CPU;
 744,   1 = L_CPU;
 744,   0 = L_CPU;
 744,   1 = L_BUS;
 744,   0 = L_BUS;
 744,   1 = L_OD;
 744,   1 = L_OD;
 744,   1 = L_OD;
 744,   1 = L_CR;
 744,   1 = L_CR;
 744,   1 = L_CR;
 744,   0 = L_DC;
 747,   1 = L_PS;
 747,   0 = L_PS;
 747,   1 = L_PS;
 747,   0 = L_IC;
 747,   1 = L_IC;
 747,   1 = L_CPU;
 747,   0 = L_CPU;
 747,   1 = L_CPU;
 747,   1 = L_BUS;
 747,   0 = L_BUS;
 747,   1 = L_OD;
 747,   1 = L_OD;
 747,   1 = L_CR;
 747,   1 = L_CR;
 747,   1 = L_CR;
 747,   1 = L_DC;
 747,   0 = L_DC;
 748,   1 = L_PS;
 748,   0 = L_PS;
 748,   0 = L_PS;
 748,   0 = L_IC;
 748,   0 = L_IC;
 748,   1 = L_CPU;
 748,   0 = L_CPU;
 748,   0 = L_CPU;
 748,   1 = L_BUS;
 748,   0 = L_BUS;
 748,   1 = L_OD;
 748,   0 = L_OD;
 748,   1 = L_CR;
 748,   1 = L_CR;
 748,   0 = L_CR;
 748,   1 = L_DC;
 748,   0 = L_DC;
 749,   1 = L_PS;
 749,   0 = L_PS;
 749,   1 = L_PS;
 749,   0 = L_IC;
 749,   1 = L_IC;
 749,   1 = L_CPU;
 749,   0 = L_CPU;
 749,   1 = L_CPU;
 749,   1 = L_BUS;
 749,   0 = L_BUS;
 749,   1 = L_OD;
 749,   0 = L_OD;
 749,   1 = L_CR;
 749,   0 = L_CR;
 749,   1 = L_CR;
 749,   1 = L_DC;
 749,   0 = L_DC;
 750,   1 = L_PS;
 750,   0 = L_PS;
 750,   1 = L_PS;
 750,   0 = L_IC;
 750,   1 = L_IC;
 750,   1 = L_CPU;
 750,   0 = L_CPU;
 750,   1 = L_CPU;
 750,   1 = L_BUS;
 750,   0 = L_BUS;
 750,   1 = L_OD;
 750,   1 = L_OD;
 750,   1 = L_OD;
 750,   1 = L_CR;
 750,   1 = L_CR;
 750,   1 = L_DC;
 750,   0 = L_DC;
 751,   1 = L_PS;
 751,   0 = L_PS;
 751,   0 = L_PS;
 751,   0 = L_IC;
 751,   0 = L_IC;
 751,   1 = L_CPU;
 751,   0 = L_CPU;
 751,   0 = L_CPU;
 751,   1 = L_BUS;
 751,   0 = L_BUS;
 751,   1 = L_OD;
 751,   1 = L_OD;
 751,   0 = L_OD;
 751,   1 = L_CR;
 751,   0 = L_CR;
 751,   1 = L_DC;
 751,   0 = L_DC;
 752,   1 = L_PS;
 752,   0 = L_PS;
 752,   1 = L_PS;
 752,   0 = L_IC;
 752,   1 = L_IC;
 752,   1 = L_CPU;
 752,   0 = L_CPU;
 752,   1 = L_CPU;
 752,   1 = L_BUS;
 752,   0 = L_BUS;
 752,   1 = L_OD;
 752,   0 = L_OD;
 752,   1 = L_OD;
 752,   1 = L_CR;
 752,   0 = L_CR;
 752,   1 = L_DC;
 752,   0 = L_DC;
 753,   1 = L_PS;
 753,   0 = L_PS;
 753,   1 = L_PS;
 753,   0 = L_IC;
 753,   1 = L_IC;
 753,   1 = L_CPU;
 753,   0 = L_CPU;
 753,   1 = L_CPU;
 753,   1 = L_BUS;
 753,   0 = L_BUS;
 753,   1 = L_OD;
 753,   1 = L_OD;
 753,   1 = L_OD;
 753,   1 = L_CR;
 753,   1 = L_CR;
 753,   1 = L_CR;
 753,   0 = L_DC;
 756,   1 = L_PS;
 756,   0 = L_PS;
 756,   0 = L_PS;
 756,   0 = L_IC;
 756,   0 = L_IC;
 756,   1 = L_CPU;
 756,   1 = L_CPU;
 756,   0 = L_CPU;
 756,   1 = L_BUS;
 756,   1 = L_BUS;
 756,   1 = L_BUS;
 756,   0 = L_OD;
 756,   1 = L_CR;
 756,   1 = L_CR;
 756,   0 = L_CR;
 756,   1 = L_DC;
 756,   0 = L_DC;
 757,   1 = L_PS;
 757,   0 = L_PS;
 757,   1 = L_PS;
 757,   0 = L_IC;
 757,   1 = L_IC;
 757,   1 = L_CPU;
 757,   0 = L_CPU;
 757,   1 = L_CPU;
 757,   1 = L_BUS;
 757,   1 = L_BUS;
 757,   1 = L_BUS;
 757,   0 = L_OD;
 757,   1 = L_CR;
 757,   0 = L_CR;
 757,   1 = L_CR;
 757,   1 = L_DC;
 757,   0 = L_DC;
 758,   1 = L_PS;
 758,   0 = L_PS;
 758,   1 = L_PS;
 758,   0 = L_IC;
 758,   1 = L_IC;
 758,   1 = L_CPU;
 758,   1 = L_CPU;
 758,   1 = L_CPU;
 758,   1 = L_BUS;
 758,   1 = L_BUS;
 758,   1 = L_BUS;
 758,   1 = L_OD;
 758,   1 = L_OD;
 758,   1 = L_CR;
 758,   1 = L_CR;
 758,   1 = L_DC;
 758,   0 = L_DC;
 759,   1 = L_PS;
 759,   0 = L_PS;
 759,   0 = L_PS;
 759,   0 = L_IC;
 759,   0 = L_IC;
 759,   1 = L_CPU;
 759,   1 = L_CPU;
 759,   0 = L_CPU;
 759,   1 = L_BUS;
 759,   1 = L_BUS;
 759,   1 = L_BUS;
 759,   1 = L_OD;
 759,   0 = L_OD;
 759,   1 = L_CR;
 759,   0 = L_CR;
 759,   1 = L_DC;
 759,   0 = L_DC;
 760,   1 = L_PS;
 760,   0 = L_PS;
 760,   1 = L_PS;
 760,   0 = L_IC;
 760,   1 = L_IC;
 760,   1 = L_CPU;
 760,   0 = L_CPU;
 760,   1 = L_CPU;
 760,   1 = L_BUS;
 760,   1 = L_BUS;
 760,   1 = L_BUS;
 760,   0 = L_OD;
 760,   1 = L_OD;
 760,   1 = L_CR;
 760,   0 = L_CR;
 760,   1 = L_DC;
 760,   0 = L_DC;
 761,   1 = L_PS;
 761,   0 = L_PS;
 761,   1 = L_PS;
 761,   0 = L_IC;
 761,   1 = L_IC;
 761,   1 = L_CPU;
 761,   1 = L_CPU;
 761,   1 = L_CPU;
 761,   1 = L_BUS;
 761,   1 = L_BUS;
 761,   1 = L_BUS;
 761,   1 = L_OD;
 761,   1 = L_OD;
 761,   1 = L_CR;
 761,   1 = L_CR;
 761,   1 = L_CR;
 761,   0 = L_DC;
 765,   1 = L_PS;
 765,   0 = L_PS;
 765,   0 = L_PS;
 765,   0 = L_IC;
 765,   0 = L_IC;
 765,   1 = L_CPU;
 765,   1 = L_CPU;
 765,   0 = L_CPU;
 765,   1 = L_BUS;
 765,   1 = L_BUS;
 765,   1 = L_BUS;
 765,   1 = L_OD;
 765,   0 = L_OD;
 765,   1 = L_CR;
 765,   0 = L_CR;
 765,   1 = L_DC;
 765,   0 = L_DC;
 766,   1 = L_PS;
 766,   0 = L_PS;
 766,   0 = L_PS;
 766,   0 = L_IC;
 766,   0 = L_IC;
 766,   1 = L_CPU;
 766,   1 = L_CPU;
 766,   0 = L_CPU;
 766,   1 = L_BUS;
 766,   1 = L_BUS;
 766,   1 = L_BUS;
 766,   1 = L_OD;
 766,   0 = L_OD;
 766,   1 = L_CR;
 766,   0 = L_CR;
 766,   1 = L_DC;
 766,   0 = L_DC;
 768,   1 = L_PS;
 768,   0 = L_PS;
 768,   0 = L_PS;
 768,   0 = L_IC;
 768,   0 = L_IC;
 768,   1 = L_CPU;
 768,   1 = L_CPU;
 768,   0 = L_CPU;
 768,   1 = L_BUS;
 768,   1 = L_BUS;
 768,   1 = L_BUS;
 768,   1 = L_OD;
 768,   0 = L_OD;
 768,   1 = L_CR;
 768,   1 = L_CR;
 768,   0 = L_CR;
 768,   0 = L_DC;
 771,   1 = L_PS;
 771,   0 = L_PS;
 771,   1 = L_PS;
 771,   0 = L_IC;
 771,   1 = L_IC;
 771,   1 = L_CPU;
 771,   0 = L_CPU;
 771,   1 = L_CPU;
 771,   1 = L_BUS;
 771,   1 = L_BUS;
 771,   1 = L_BUS;
 771,   1 = L_OD;
 771,   0 = L_OD;
 771,   0 = L_CR;
 771,   1 = L_CR;
 771,   1 = L_DC;
 771,   0 = L_DC;
 773,   1 = L_PS;
 773,   0 = L_PS;
 773,   1 = L_PS;
 773,   0 = L_IC;
 773,   1 = L_IC;
 773,   1 = L_CPU;
 773,   0 = L_CPU;
 773,   1 = L_CPU;
 773,   1 = L_BUS;
 773,   1 = L_BUS;
 773,   1 = L_BUS;
 773,   1 = L_OD;
 773,   0 = L_OD;
 773,   1 = L_CR;
 773,   0 = L_CR;
 773,   1 = L_DC;
 773,   0 = L_DC;
 774,   1 = L_PS;
 774,   0 = L_PS;
 774,   1 = L_PS;
 774,   0 = L_IC;
 774,   1 = L_IC;
 774,   1 = L_CPU;
 774,   0 = L_CPU;
 774,   1 = L_CPU;
 774,   1 = L_BUS;
 774,   1 = L_BUS;
 774,   1 = L_BUS;
 774,   1 = L_OD;
 774,   0 = L_OD;
 774,   1 = L_CR;
 774,   0 = L_CR;
 774,   1 = L_CR;
 774,   0 = L_DC;
 777,   1 = L_PS;
 777,   0 = L_PS;
 777,   0 = L_PS;
 777,   0 = L_IC;
 777,   0 = L_IC;
 777,   1 = L_CPU;
 777,   1 = L_CPU;
 777,   0 = L_CPU;
 777,   1 = L_BUS;
 777,   1 = L_BUS;
 777,   1 = L_BUS;
 777,   1 = L_OD;
 777,   1 = L_OD;
 777,   0 = L_OD;
 777,   0 = L_CR;
 777,   1 = L_DC;
 777,   0 = L_DC;
 778,   1 = L_PS;
 778,   0 = L_PS;
 778,   1 = L_PS;
 778,   0 = L_IC;
 778,   1 = L_IC;
 778,   1 = L_CPU;
 778,   0 = L_CPU;
 778,   1 = L_CPU;
 778,   1 = L_BUS;
 778,   1 = L_BUS;
 778,   1 = L_BUS;
 778,   1 = L_OD;
 778,   0 = L_OD;
 778,   1 = L_OD;
 778,   0 = L_CR;
 778,   1 = L_DC;
 778,   0 = L_DC;
 779,   1 = L_PS;
 779,   0 = L_PS;
 779,   1 = L_PS;
 779,   0 = L_IC;
 779,   1 = L_IC;
 779,   1 = L_CPU;
 779,   1 = L_CPU;
 779,   1 = L_CPU;
 779,   1 = L_BUS;
 779,   1 = L_BUS;
 779,   1 = L_BUS;
 779,   1 = L_OD;
 779,   1 = L_OD;
 779,   1 = L_OD;
 779,   1 = L_CR;
 779,   1 = L_CR;
 779,   0 = L_DC;
 783,   1 = L_PS;
 783,   0 = L_PS;
 783,   0 = L_PS;
 783,   0 = L_IC;
 783,   0 = L_IC;
 783,   1 = L_CPU;
 783,   1 = L_CPU;
 783,   0 = L_CPU;
 783,   1 = L_BUS;
 783,   1 = L_BUS;
 783,   1 = L_BUS;
 783,   1 = L_OD;
 783,   1 = L_OD;
 783,   0 = L_OD;
 783,   1 = L_CR;
 783,   0 = L_CR;
 783,   0 = L_DC;
 786,   1 = L_PS;
 786,   0 = L_PS;
 786,   1 = L_PS;
 786,   0 = L_IC;
 786,   1 = L_IC;
 786,   1 = L_CPU;
 786,   0 = L_CPU;
 786,   1 = L_CPU;
 786,   1 = L_BUS;
 786,   1 = L_BUS;
 786,   1 = L_BUS;
 786,   1 = L_OD;
 786,   0 = L_OD;
 786,   1 = L_OD;
 786,   1 = L_CR;
 786,   0 = L_CR;
 786,   0 = L_DC;
 792,   0 = L_PS;
 792,   1 = L_PS;
 792,   1 = L_PS;
 792,   0 = L_IC;
 792,   0 = L_CPU;
 792,   1 = L_CPU;
 792,   0 = L_BUS;
 792,   1 = L_BUS;
 792,   1 = L_BUS;
 792,   0 = L_OD;
 792,   1 = L_OD;
 792,   1 = L_OD;
 792,   0 = L_CR;
 792,   1 = L_CR;
 792,   1 = L_CR;
 792,   0 = L_DC;
 792,   1 = L_DC;
 793,   0 = L_PS;
 793,   1 = L_PS;
 793,   1 = L_PS;
 793,   0 = L_IC;
 793,   0 = L_CPU;
 793,   1 = L_CPU;
 793,   0 = L_BUS;
 793,   1 = L_BUS;
 793,   1 = L_BUS;
 793,   0 = L_OD;
 793,   1 = L_OD;
 793,   1 = L_OD;
 793,   0 = L_CR;
 793,   1 = L_CR;
 793,   1 = L_CR;
 793,   0 = L_DC;
 793,   1 = L_DC;
 795,   0 = L_PS;
 795,   1 = L_PS;
 795,   1 = L_PS;
 795,   0 = L_IC;
 795,   0 = L_CPU;
 795,   1 = L_CPU;
 795,   1 = L_CPU;
 795,   0 = L_BUS;
 795,   1 = L_BUS;
 795,   0 = L_OD;
 795,   1 = L_OD;
 795,   1 = L_OD;
 795,   0 = L_CR;
 795,   1 = L_CR;
 795,   1 = L_CR;
 795,   0 = L_DC;
 795,   1 = L_DC;
 796,   0 = L_PS;
 796,   1 = L_PS;
 796,   1 = L_PS;
 796,   0 = L_IC;
 796,   0 = L_CPU;
 796,   1 = L_CPU;
 796,   1 = L_CPU;
 796,   0 = L_BUS;
 796,   1 = L_BUS;
 796,   0 = L_OD;
 796,   1 = L_OD;
 796,   1 = L_OD;
 796,   0 = L_CR;
 796,   1 = L_CR;
 796,   1 = L_CR;
 796,   0 = L_DC;
 796,   1 = L_DC;
 798,   0 = L_PS;
 798,   1 = L_PS;
 798,   1 = L_PS;
 798,   0 = L_IC;
 798,   0 = L_CPU;
 798,   1 = L_CPU;
 798,   1 = L_CPU;
 798,   0 = L_BUS;
 798,   1 = L_BUS;
 798,   1 = L_BUS;
 798,   0 = L_OD;
 798,   1 = L_OD;
 798,   0 = L_CR;
 798,   1 = L_CR;
 798,   1 = L_CR;
 798,   0 = L_DC;
 798,   1 = L_DC;
 799,   0 = L_PS;
 799,   1 = L_PS;
 799,   1 = L_PS;
 799,   0 = L_IC;
 799,   0 = L_CPU;
 799,   1 = L_CPU;
 799,   1 = L_CPU;
 799,   0 = L_BUS;
 799,   1 = L_BUS;
 799,   1 = L_BUS;
 799,   0 = L_OD;
 799,   1 = L_OD;
 799,   0 = L_CR;
 799,   1 = L_CR;
 799,   1 = L_CR;
 799,   0 = L_DC;
 799,   1 = L_DC;
 801,   0 = L_PS;
 801,   1 = L_PS;
 801,   1 = L_PS;
 801,   0 = L_IC;
 801,   0 = L_CPU;
 801,   1 = L_CPU;
 801,   1 = L_CPU;
 801,   0 = L_BUS;
 801,   1 = L_BUS;
 801,   1 = L_BUS;
 801,   0 = L_OD;
 801,   1 = L_OD;
 801,   1 = L_OD;
 801,   0 = L_CR;
 801,   1 = L_CR;
 801,   0 = L_DC;
 801,   1 = L_DC;
 802,   0 = L_PS;
 802,   1 = L_PS;
 802,   1 = L_PS;
 802,   0 = L_IC;
 802,   0 = L_CPU;
 802,   1 = L_CPU;
 802,   1 = L_CPU;
 802,   0 = L_BUS;
 802,   1 = L_BUS;
 802,   1 = L_BUS;
 802,   0 = L_OD;
 802,   1 = L_OD;
 802,   1 = L_OD;
 802,   0 = L_CR;
 802,   1 = L_CR;
 802,   0 = L_DC;
 802,   1 = L_DC;
 804,   0 = L_PS;
 804,   1 = L_PS;
 804,   1 = L_PS;
 804,   0 = L_IC;
 804,   0 = L_CPU;
 804,   1 = L_CPU;
 804,   1 = L_CPU;
 804,   0 = L_BUS;
 804,   1 = L_BUS;
 804,   1 = L_BUS;
 804,   0 = L_OD;
 804,   1 = L_OD;
 804,   1 = L_OD;
 804,   0 = L_CR;
 804,   1 = L_CR;
 804,   1 = L_CR;
 804,   0 = L_DC;
 805,   0 = L_PS;
 805,   1 = L_PS;
 805,   0 = L_PS;
 805,   0 = L_IC;
 805,   0 = L_IC;
 805,   0 = L_CPU;
 805,   1 = L_BUS;
 805,   1 = L_BUS;
 805,   0 = L_BUS;
 805,   1 = L_OD;
 805,   1 = L_OD;
 805,   0 = L_OD;
 805,   1 = L_CR;
 805,   1 = L_CR;
 805,   0 = L_CR;
 805,   0 = L_DC;
 805,   1 = L_DC;
 807,   0 = L_PS;
 807,   1 = L_PS;
 807,   0 = L_PS;
 807,   0 = L_IC;
 807,   0 = L_IC;
 807,   1 = L_CPU;
 807,   0 = L_CPU;
 807,   1 = L_BUS;
 807,   0 = L_BUS;
 807,   1 = L_OD;
 807,   1 = L_OD;
 807,   0 = L_OD;
 807,   1 = L_CR;
 807,   1 = L_CR;
 807,   0 = L_CR;
 807,   0 = L_DC;
 807,   1 = L_DC;
 808,   0 = L_PS;
 808,   1 = L_PS;
 808,   0 = L_PS;
 808,   0 = L_IC;
 808,   0 = L_IC;
 808,   1 = L_CPU;
 808,   0 = L_CPU;
 808,   1 = L_BUS;
 808,   0 = L_BUS;
 808,   1 = L_OD;
 808,   1 = L_OD;
 808,   0 = L_OD;
 808,   1 = L_CR;
 808,   1 = L_CR;
 808,   0 = L_CR;
 808,   0 = L_DC;
 808,   1 = L_DC;
 810,   0 = L_PS;
 810,   1 = L_PS;
 810,   0 = L_PS;
 810,   0 = L_IC;
 810,   0 = L_IC;
 810,   1 = L_CPU;
 810,   0 = L_CPU;
 810,   1 = L_BUS;
 810,   1 = L_BUS;
 810,   0 = L_BUS;
 810,   1 = L_OD;
 810,   0 = L_OD;
 810,   1 = L_CR;
 810,   1 = L_CR;
 810,   0 = L_CR;
 810,   0 = L_DC;
 810,   1 = L_DC;
 811,   0 = L_PS;
 811,   1 = L_PS;
 811,   0 = L_PS;
 811,   0 = L_IC;
 811,   0 = L_IC;
 811,   1 = L_CPU;
 811,   0 = L_CPU;
 811,   1 = L_BUS;
 811,   1 = L_BUS;
 811,   0 = L_BUS;
 811,   1 = L_OD;
 811,   0 = L_OD;
 811,   1 = L_CR;
 811,   1 = L_CR;
 811,   0 = L_CR;
 811,   0 = L_DC;
 811,   1 = L_DC;
 813,   0 = L_PS;
 813,   1 = L_PS;
 813,   0 = L_PS;
 813,   0 = L_IC;
 813,   0 = L_IC;
 813,   1 = L_CPU;
 813,   0 = L_CPU;
 813,   1 = L_BUS;
 813,   1 = L_BUS;
 813,   0 = L_BUS;
 813,   1 = L_OD;
 813,   1 = L_OD;
 813,   0 = L_OD;
 813,   1 = L_CR;
 813,   0 = L_CR;
 813,   0 = L_DC;
 813,   1 = L_DC;
 814,   0 = L_PS;
 814,   1 = L_PS;
 814,   0 = L_PS;
 814,   0 = L_IC;
 814,   0 = L_IC;
 814,   1 = L_CPU;
 814,   0 = L_CPU;
 814,   1 = L_BUS;
 814,   1 = L_BUS;
 814,   0 = L_BUS;
 814,   1 = L_OD;
 814,   1 = L_OD;
 814,   0 = L_OD;
 814,   1 = L_CR;
 814,   0 = L_CR;
 814,   0 = L_DC;
 814,   1 = L_DC;
 817,   0 = L_PS;
 817,   1 = L_PS;
 817,   0 = L_PS;
 817,   0 = L_IC;
 817,   0 = L_IC;
 817,   1 = L_CPU;
 817,   0 = L_CPU;
 817,   1 = L_BUS;
 817,   1 = L_BUS;
 817,   0 = L_BUS;
 817,   1 = L_OD;
 817,   1 = L_OD;
 817,   0 = L_OD;
 817,   1 = L_CR;
 817,   1 = L_CR;
 817,   0 = L_CR;
 817,   0 = L_DC;
 818,   0 = L_PS;
 818,   1 = L_PS;
 818,   1 = L_PS;
 818,   0 = L_IC;
 818,   1 = L_IC;
 818,   0 = L_CPU;
 818,   0 = L_BUS;
 818,   1 = L_BUS;
 818,   1 = L_BUS;
 818,   0 = L_OD;
 818,   1 = L_OD;
 818,   1 = L_OD;
 818,   0 = L_CR;
 818,   1 = L_CR;
 818,   1 = L_CR;
 818,   0 = L_DC;
 818,   1 = L_DC;
 819,   0 = L_PS;
 819,   1 = L_PS;
 819,   0 = L_PS;
 819,   0 = L_IC;
 819,   0 = L_IC;
 819,   1 = L_CPU;
 819,   0 = L_CPU;
 819,   1 = L_BUS;
 819,   0 = L_BUS;
 819,   1 = L_OD;
 819,   1 = L_OD;
 819,   1 = L_OD;
 819,   1 = L_CR;
 819,   1 = L_CR;
 819,   1 = L_CR;
 819,   0 = L_DC;
 819,   1 = L_DC;
 820,   0 = L_PS;
 820,   1 = L_PS;
 820,   1 = L_PS;
 820,   0 = L_IC;
 820,   1 = L_IC;
 820,   1 = L_CPU;
 820,   1 = L_CPU;
 820,   1 = L_BUS;
 820,   1 = L_BUS;
 820,   1 = L_OD;
 820,   1 = L_OD;
 820,   1 = L_OD;
 820,   1 = L_CR;
 820,   1 = L_CR;
 820,   1 = L_CR;
 820,   0 = L_DC;
 820,   1 = L_DC;
 821,   0 = L_PS;
 821,   1 = L_PS;
 821,   1 = L_PS;
 821,   0 = L_IC;
 821,   1 = L_IC;
 821,   0 = L_CPU;
 821,   1 = L_CPU;
 821,   0 = L_BUS;
 821,   1 = L_BUS;
 821,   1 = L_OD;
 821,   1 = L_OD;
 821,   1 = L_OD;
 821,   1 = L_CR;
 821,   1 = L_CR;
 821,   1 = L_CR;
 821,   0 = L_DC;
 821,   1 = L_DC;
 822,   0 = L_PS;
 822,   1 = L_PS;
 822,   0 = L_PS;
 822,   0 = L_IC;
 822,   0 = L_IC;
 822,   1 = L_CPU;
 822,   0 = L_CPU;
 822,   1 = L_BUS;
 822,   1 = L_BUS;
 822,   1 = L_BUS;
 822,   1 = L_OD;
 822,   0 = L_OD;
 822,   1 = L_CR;
 822,   1 = L_CR;
 822,   0 = L_CR;
 822,   0 = L_DC;
 822,   1 = L_DC;
 823,   0 = L_PS;
 823,   1 = L_PS;
 823,   1 = L_PS;
 823,   0 = L_IC;
 823,   1 = L_IC;
 823,   1 = L_CPU;
 823,   1 = L_CPU;
 823,   1 = L_BUS;
 823,   1 = L_BUS;
 823,   1 = L_BUS;
 823,   1 = L_OD;
 823,   1 = L_OD;
 823,   1 = L_CR;
 823,   1 = L_CR;
 823,   1 = L_CR;
 823,   0 = L_DC;
 823,   1 = L_DC;
 824,   0 = L_PS;
 824,   1 = L_PS;
 824,   1 = L_PS;
 824,   0 = L_IC;
 824,   1 = L_IC;
 824,   0 = L_CPU;
 824,   1 = L_CPU;
 824,   1 = L_BUS;
 824,   1 = L_BUS;
 824,   1 = L_BUS;
 824,   0 = L_OD;
 824,   1 = L_OD;
 824,   0 = L_CR;
 824,   1 = L_CR;
 824,   1 = L_CR;
 824,   0 = L_DC;
 824,   1 = L_DC;
 825,   0 = L_PS;
 825,   1 = L_PS;
 825,   0 = L_PS;
 825,   0 = L_IC;
 825,   0 = L_IC;
 825,   1 = L_CPU;
 825,   0 = L_CPU;
 825,   1 = L_BUS;
 825,   1 = L_BUS;
 825,   1 = L_BUS;
 825,   1 = L_OD;
 825,   1 = L_OD;
 825,   0 = L_OD;
 825,   1 = L_CR;
 825,   0 = L_CR;
 825,   0 = L_DC;
 825,   1 = L_DC;
 826,   0 = L_PS;
 826,   1 = L_PS;
 826,   1 = L_PS;
 826,   0 = L_IC;
 826,   1 = L_IC;
 826,   1 = L_CPU;
 826,   1 = L_CPU;
 826,   1 = L_BUS;
 826,   1 = L_BUS;
 826,   1 = L_BUS;
 826,   1 = L_OD;
 826,   1 = L_OD;
 826,   1 = L_OD;
 826,   1 = L_CR;
 826,   1 = L_CR;
 826,   0 = L_DC;
 826,   1 = L_DC;
 827,   0 = L_PS;
 827,   1 = L_PS;
 827,   1 = L_PS;
 827,   0 = L_IC;
 827,   1 = L_IC;
 827,   0 = L_CPU;
 827,   1 = L_CPU;
 827,   1 = L_BUS;
 827,   1 = L_BUS;
 827,   1 = L_BUS;
 827,   0 = L_OD;
 827,   1 = L_OD;
 827,   1 = L_OD;
 827,   0 = L_CR;
 827,   1 = L_CR;
 827,   0 = L_DC;
 827,   1 = L_DC;
 829,   0 = L_PS;
 829,   1 = L_PS;
 829,   1 = L_PS;
 829,   0 = L_IC;
 829,   1 = L_IC;
 829,   1 = L_CPU;
 829,   1 = L_CPU;
 829,   1 = L_BUS;
 829,   1 = L_BUS;
 829,   1 = L_BUS;
 829,   1 = L_OD;
 829,   1 = L_OD;
 829,   1 = L_OD;
 829,   1 = L_CR;
 829,   1 = L_CR;
 829,   1 = L_CR;
 829,   0 = L_DC;
 831,   0 = L_PS;
 831,   1 = L_PS;
 831,   1 = L_PS;
 831,   0 = L_IC;
 831,   1 = L_IC;
 831,   0 = L_CPU;
 831,   1 = L_CPU;
 831,   0 = L_BUS;
 831,   1 = L_BUS;
 831,   0 = L_OD;
 831,   1 = L_OD;
 831,   1 = L_OD;
 831,   0 = L_CR;
 831,   1 = L_CR;
 831,   1 = L_CR;
 831,   0 = L_DC;
 831,   1 = L_DC;
 832,   0 = L_PS;
 832,   1 = L_PS;
 832,   1 = L_PS;
 832,   0 = L_IC;
 832,   1 = L_IC;
 832,   0 = L_CPU;
 832,   1 = L_CPU;
 832,   0 = L_BUS;
 832,   1 = L_BUS;
 832,   0 = L_OD;
 832,   1 = L_OD;
 832,   1 = L_OD;
 832,   0 = L_CR;
 832,   1 = L_CR;
 832,   1 = L_CR;
 832,   0 = L_DC;
 832,   1 = L_DC;
 834,   0 = L_PS;
 834,   1 = L_PS;
 834,   1 = L_PS;
 834,   0 = L_IC;
 834,   1 = L_IC;
 834,   0 = L_CPU;
 834,   1 = L_CPU;
 834,   0 = L_BUS;
 834,   1 = L_BUS;
 834,   1 = L_BUS;
 834,   0 = L_OD;
 834,   1 = L_OD;
 834,   0 = L_CR;
 834,   1 = L_CR;
 834,   1 = L_CR;
 834,   0 = L_DC;
 834,   1 = L_DC;
 835,   0 = L_PS;
 835,   1 = L_PS;
 835,   1 = L_PS;
 835,   0 = L_IC;
 835,   1 = L_IC;
 835,   0 = L_CPU;
 835,   1 = L_CPU;
 835,   0 = L_BUS;
 835,   1 = L_BUS;
 835,   1 = L_BUS;
 835,   0 = L_OD;
 835,   1 = L_OD;
 835,   0 = L_CR;
 835,   1 = L_CR;
 835,   1 = L_CR;
 835,   0 = L_DC;
 835,   1 = L_DC;
 837,   0 = L_PS;
 837,   1 = L_PS;
 837,   1 = L_PS;
 837,   0 = L_IC;
 837,   1 = L_IC;
 837,   0 = L_CPU;
 837,   1 = L_CPU;
 837,   0 = L_BUS;
 837,   1 = L_BUS;
 837,   1 = L_BUS;
 837,   0 = L_OD;
 837,   1 = L_OD;
 837,   1 = L_OD;
 837,   0 = L_CR;
 837,   1 = L_CR;
 837,   0 = L_DC;
 837,   1 = L_DC;
 838,   0 = L_PS;
 838,   1 = L_PS;
 838,   1 = L_PS;
 838,   0 = L_IC;
 838,   1 = L_IC;
 838,   0 = L_CPU;
 838,   1 = L_CPU;
 838,   0 = L_BUS;
 838,   1 = L_BUS;
 838,   1 = L_BUS;
 838,   0 = L_OD;
 838,   1 = L_OD;
 838,   1 = L_OD;
 838,   0 = L_CR;
 838,   1 = L_CR;
 838,   0 = L_DC;
 838,   1 = L_DC;
 840,   0 = L_PS;
 840,   1 = L_PS;
 840,   1 = L_PS;
 840,   0 = L_IC;
 840,   1 = L_IC;
 840,   0 = L_CPU;
 840,   1 = L_CPU;
 840,   0 = L_BUS;
 840,   1 = L_BUS;
 840,   1 = L_BUS;
 840,   0 = L_OD;
 840,   1 = L_OD;
 840,   1 = L_OD;
 840,   0 = L_CR;
 840,   1 = L_CR;
 840,   1 = L_CR;
 840,   0 = L_DC;
 841,   0 = L_PS;
 841,   1 = L_PS;
 841,   0 = L_PS;
 841,   0 = L_IC;
 841,   0 = L_IC;
 841,   1 = L_CPU;
 841,   1 = L_CPU;
 841,   0 = L_CPU;
 841,   0 = L_BUS;
 841,   1 = L_OD;
 841,   1 = L_OD;
 841,   1 = L_OD;
 841,   1 = L_CR;
 841,   1 = L_CR;
 841,   1 = L_CR;
 841,   0 = L_DC;
 841,   1 = L_DC;
 843,   0 = L_PS;
 843,   1 = L_PS;
 843,   0 = L_PS;
 843,   0 = L_IC;
 843,   0 = L_IC;
 843,   1 = L_CPU;
 843,   1 = L_CPU;
 843,   0 = L_CPU;
 843,   1 = L_BUS;
 843,   0 = L_BUS;
 843,   1 = L_OD;
 843,   0 = L_OD;
 843,   1 = L_CR;
 843,   1 = L_CR;
 843,   0 = L_CR;
 843,   0 = L_DC;
 843,   1 = L_DC;
 844,   0 = L_PS;
 844,   1 = L_PS;
 844,   0 = L_PS;
 844,   0 = L_IC;
 844,   0 = L_IC;
 844,   1 = L_CPU;
 844,   1 = L_CPU;
 844,   0 = L_CPU;
 844,   1 = L_BUS;
 844,   0 = L_BUS;
 844,   1 = L_OD;
 844,   1 = L_OD;
 844,   1 = L_CR;
 844,   1 = L_CR;
 844,   1 = L_CR;
 844,   0 = L_DC;
 844,   1 = L_DC;
 845,   0 = L_PS;
 845,   1 = L_PS;
 845,   0 = L_PS;
 845,   0 = L_IC;
 845,   0 = L_IC;
 845,   0 = L_CPU;
 845,   1 = L_CPU;
 845,   0 = L_CPU;
 845,   1 = L_BUS;
 845,   0 = L_BUS;
 845,   0 = L_OD;
 845,   1 = L_OD;
 845,   0 = L_CR;
 845,   1 = L_CR;
 845,   1 = L_CR;
 845,   0 = L_DC;
 845,   1 = L_DC;
 846,   0 = L_PS;
 846,   1 = L_PS;
 846,   0 = L_PS;
 846,   0 = L_IC;
 846,   0 = L_IC;
 846,   1 = L_CPU;
 846,   1 = L_CPU;
 846,   0 = L_CPU;
 846,   1 = L_BUS;
 846,   0 = L_BUS;
 846,   1 = L_OD;
 846,   1 = L_OD;
 846,   0 = L_OD;
 846,   1 = L_CR;
 846,   0 = L_CR;
 846,   0 = L_DC;
 846,   1 = L_DC;
 847,   0 = L_PS;
 847,   1 = L_PS;
 847,   0 = L_PS;
 847,   0 = L_IC;
 847,   0 = L_IC;
 847,   1 = L_CPU;
 847,   1 = L_CPU;
 847,   0 = L_CPU;
 847,   1 = L_BUS;
 847,   0 = L_BUS;
 847,   1 = L_OD;
 847,   1 = L_OD;
 847,   1 = L_OD;
 847,   1 = L_CR;
 847,   1 = L_CR;
 847,   0 = L_DC;
 847,   1 = L_DC;
 848,   0 = L_PS;
 848,   1 = L_PS;
 848,   0 = L_PS;
 848,   0 = L_IC;
 848,   0 = L_IC;
 848,   0 = L_CPU;
 848,   1 = L_CPU;
 848,   0 = L_CPU;
 848,   1 = L_BUS;
 848,   0 = L_BUS;
 848,   0 = L_OD;
 848,   1 = L_OD;
 848,   1 = L_OD;
 848,   0 = L_CR;
 848,   1 = L_CR;
 848,   0 = L_DC;
 848,   1 = L_DC;
 850,   0 = L_PS;
 850,   1 = L_PS;
 850,   0 = L_PS;
 850,   0 = L_IC;
 850,   0 = L_IC;
 850,   1 = L_CPU;
 850,   1 = L_CPU;
 850,   0 = L_CPU;
 850,   1 = L_BUS;
 850,   0 = L_BUS;
 850,   1 = L_OD;
 850,   1 = L_OD;
 850,   1 = L_OD;
 850,   1 = L_CR;
 850,   1 = L_CR;
 850,   1 = L_CR;
 850,   0 = L_DC;
 851,   0 = L_PS;
 851,   1 = L_PS;
 851,   1 = L_PS;
 851,   0 = L_IC;
 851,   1 = L_IC;
 851,   0 = L_CPU;
 851,   1 = L_CPU;
 851,   1 = L_CPU;
 851,   0 = L_BUS;
 851,   1 = L_OD;
 851,   1 = L_OD;
 851,   1 = L_OD;
 851,   1 = L_CR;
 851,   1 = L_CR;
 851,   1 = L_CR;
 851,   0 = L_DC;
 851,   1 = L_DC;
 852,   0 = L_PS;
 852,   1 = L_PS;
 852,   0 = L_PS;
 852,   0 = L_IC;
 852,   0 = L_IC;
 852,   1 = L_CPU;
 852,   1 = L_CPU;
 852,   0 = L_CPU;
 852,   1 = L_BUS;
 852,   1 = L_BUS;
 852,   1 = L_OD;
 852,   0 = L_OD;
 852,   1 = L_CR;
 852,   1 = L_CR;
 852,   0 = L_CR;
 852,   0 = L_DC;
 852,   1 = L_DC;
 853,   0 = L_PS;
 853,   1 = L_PS;
 853,   1 = L_PS;
 853,   0 = L_IC;
 853,   1 = L_IC;
 853,   1 = L_CPU;
 853,   1 = L_CPU;
 853,   1 = L_CPU;
 853,   1 = L_BUS;
 853,   1 = L_BUS;
 853,   1 = L_OD;
 853,   1 = L_OD;
 853,   1 = L_CR;
 853,   1 = L_CR;
 853,   1 = L_CR;
 853,   0 = L_DC;
 853,   1 = L_DC;
 854,   0 = L_PS;
 854,   1 = L_PS;
 854,   1 = L_PS;
 854,   0 = L_IC;
 854,   1 = L_IC;
 854,   0 = L_CPU;
 854,   1 = L_CPU;
 854,   1 = L_CPU;
 854,   1 = L_BUS;
 854,   1 = L_BUS;
 854,   0 = L_OD;
 854,   1 = L_OD;
 854,   0 = L_CR;
 854,   1 = L_CR;
 854,   1 = L_CR;
 854,   0 = L_DC;
 854,   1 = L_DC;
 855,   0 = L_PS;
 855,   1 = L_PS;
 855,   0 = L_PS;
 855,   0 = L_IC;
 855,   0 = L_IC;
 855,   1 = L_CPU;
 855,   1 = L_CPU;
 855,   0 = L_CPU;
 855,   1 = L_BUS;
 855,   1 = L_BUS;
 855,   1 = L_OD;
 855,   1 = L_OD;
 855,   0 = L_OD;
 855,   1 = L_CR;
 855,   0 = L_CR;
 855,   0 = L_DC;
 855,   1 = L_DC;
 856,   0 = L_PS;
 856,   1 = L_PS;
 856,   1 = L_PS;
 856,   0 = L_IC;
 856,   1 = L_IC;
 856,   1 = L_CPU;
 856,   1 = L_CPU;
 856,   1 = L_CPU;
 856,   1 = L_BUS;
 856,   1 = L_BUS;
 856,   1 = L_OD;
 856,   1 = L_OD;
 856,   1 = L_OD;
 856,   1 = L_CR;
 856,   1 = L_CR;
 856,   0 = L_DC;
 856,   1 = L_DC;
 857,   0 = L_PS;
 857,   1 = L_PS;
 857,   1 = L_PS;
 857,   0 = L_IC;
 857,   1 = L_IC;
 857,   0 = L_CPU;
 857,   1 = L_CPU;
 857,   1 = L_CPU;
 857,   1 = L_BUS;
 857,   1 = L_BUS;
 857,   0 = L_OD;
 857,   1 = L_OD;
 857,   1 = L_OD;
 857,   0 = L_CR;
 857,   1 = L_CR;
 857,   0 = L_DC;
 857,   1 = L_DC;
 859,   0 = L_PS;
 859,   1 = L_PS;
 859,   1 = L_PS;
 859,   0 = L_IC;
 859,   1 = L_IC;
 859,   1 = L_CPU;
 859,   1 = L_CPU;
 859,   1 = L_CPU;
 859,   1 = L_BUS;
 859,   1 = L_BUS;
 859,   1 = L_OD;
 859,   1 = L_OD;
 859,   1 = L_OD;
 859,   1 = L_CR;
 859,   1 = L_CR;
 859,   1 = L_CR;
 859,   0 = L_DC;
 860,   0 = L_PS;
 860,   1 = L_PS;
 860,   0 = L_PS;
 860,   0 = L_IC;
 860,   0 = L_IC;
 860,   0 = L_CPU;
 860,   1 = L_CPU;
 860,   0 = L_CPU;
 860,   0 = L_BUS;
 860,   1 = L_BUS;
 860,   1 = L_OD;
 860,   0 = L_OD;
 860,   1 = L_CR;
 860,   1 = L_CR;
 860,   0 = L_CR;
 860,   0 = L_DC;
 860,   1 = L_DC;
 861,   0 = L_PS;
 861,   1 = L_PS;
 861,   1 = L_PS;
 861,   0 = L_IC;
 861,   1 = L_IC;
 861,   0 = L_CPU;
 861,   1 = L_CPU;
 861,   1 = L_CPU;
 861,   0 = L_BUS;
 861,   1 = L_BUS;
 861,   1 = L_OD;
 861,   1 = L_OD;
 861,   1 = L_CR;
 861,   1 = L_CR;
 861,   1 = L_CR;
 861,   0 = L_DC;
 861,   1 = L_DC;
 862,   0 = L_PS;
 862,   1 = L_PS;
 862,   1 = L_PS;
 862,   0 = L_IC;
 862,   1 = L_IC;
 862,   0 = L_CPU;
 862,   1 = L_CPU;
 862,   1 = L_CPU;
 862,   0 = L_BUS;
 862,   1 = L_BUS;
 862,   0 = L_OD;
 862,   1 = L_OD;
 862,   0 = L_CR;
 862,   1 = L_CR;
 862,   1 = L_CR;
 862,   0 = L_DC;
 862,   1 = L_DC;
 863,   0 = L_PS;
 863,   1 = L_PS;
 863,   0 = L_PS;
 863,   0 = L_IC;
 863,   0 = L_IC;
 863,   0 = L_CPU;
 863,   1 = L_CPU;
 863,   0 = L_CPU;
 863,   0 = L_BUS;
 863,   1 = L_BUS;
 863,   1 = L_OD;
 863,   1 = L_OD;
 863,   0 = L_OD;
 863,   1 = L_CR;
 863,   0 = L_CR;
 863,   0 = L_DC;
 863,   1 = L_DC;
 864,   0 = L_PS;
 864,   1 = L_PS;
 864,   1 = L_PS;
 864,   0 = L_IC;
 864,   1 = L_IC;
 864,   0 = L_CPU;
 864,   1 = L_CPU;
 864,   1 = L_CPU;
 864,   0 = L_BUS;
 864,   1 = L_BUS;
 864,   1 = L_OD;
 864,   1 = L_OD;
 864,   1 = L_OD;
 864,   1 = L_CR;
 864,   1 = L_CR;
 864,   0 = L_DC;
 864,   1 = L_DC;
 865,   0 = L_PS;
 865,   1 = L_PS;
 865,   1 = L_PS;
 865,   0 = L_IC;
 865,   1 = L_IC;
 865,   0 = L_CPU;
 865,   1 = L_CPU;
 865,   1 = L_CPU;
 865,   0 = L_BUS;
 865,   1 = L_BUS;
 865,   0 = L_OD;
 865,   1 = L_OD;
 865,   1 = L_OD;
 865,   0 = L_CR;
 865,   1 = L_CR;
 865,   0 = L_DC;
 865,   1 = L_DC;
 867,   0 = L_PS;
 867,   1 = L_PS;
 867,   1 = L_PS;
 867,   0 = L_IC;
 867,   1 = L_IC;
 867,   0 = L_CPU;
 867,   1 = L_CPU;
 867,   1 = L_CPU;
 867,   0 = L_BUS;
 867,   1 = L_BUS;
 867,   1 = L_OD;
 867,   1 = L_OD;
 867,   1 = L_OD;
 867,   1 = L_CR;
 867,   1 = L_CR;
 867,   1 = L_CR;
 867,   0 = L_DC;
 868,   0 = L_PS;
 868,   1 = L_PS;
 868,   0 = L_PS;
 868,   0 = L_IC;
 868,   0 = L_IC;
 868,   1 = L_CPU;
 868,   1 = L_CPU;
 868,   0 = L_CPU;
 868,   1 = L_BUS;
 868,   1 = L_BUS;
 868,   1 = L_BUS;
 868,   0 = L_OD;
 868,   1 = L_CR;
 868,   1 = L_CR;
 868,   0 = L_CR;
 868,   0 = L_DC;
 868,   1 = L_DC;
 870,   0 = L_PS;
 870,   1 = L_PS;
 870,   0 = L_PS;
 870,   0 = L_IC;
 870,   0 = L_IC;
 870,   1 = L_CPU;
 870,   1 = L_CPU;
 870,   0 = L_CPU;
 870,   1 = L_BUS;
 870,   1 = L_BUS;
 870,   1 = L_BUS;
 870,   1 = L_OD;
 870,   0 = L_OD;
 870,   1 = L_CR;
 870,   0 = L_CR;
 870,   0 = L_DC;
 870,   1 = L_DC;
 871,   0 = L_PS;
 871,   1 = L_PS;
 871,   0 = L_PS;
 871,   0 = L_IC;
 871,   0 = L_IC;
 871,   1 = L_CPU;
 871,   1 = L_CPU;
 871,   0 = L_CPU;
 871,   1 = L_BUS;
 871,   1 = L_BUS;
 871,   1 = L_BUS;
 871,   1 = L_OD;
 871,   0 = L_OD;
 871,   1 = L_CR;
 871,   0 = L_CR;
 871,   0 = L_DC;
 871,   1 = L_DC;
 874,   0 = L_PS;
 874,   1 = L_PS;
 874,   0 = L_PS;
 874,   0 = L_IC;
 874,   0 = L_IC;
 874,   1 = L_CPU;
 874,   1 = L_CPU;
 874,   0 = L_CPU;
 874,   1 = L_BUS;
 874,   1 = L_BUS;
 874,   1 = L_BUS;
 874,   1 = L_OD;
 874,   0 = L_OD;
 874,   1 = L_CR;
 874,   1 = L_CR;
 874,   0 = L_CR;
 874,   0 = L_DC;
 875,   0 = L_PS;
 875,   1 = L_PS;
 875,   1 = L_PS;
 875,   0 = L_IC;
 875,   1 = L_IC;
 875,   0 = L_CPU;
 875,   1 = L_CPU;
 875,   1 = L_CPU;
 875,   1 = L_BUS;
 875,   1 = L_BUS;
 875,   1 = L_BUS;
 875,   0 = L_OD;
 875,   0 = L_CR;
 875,   1 = L_CR;
 875,   1 = L_CR;
 875,   0 = L_DC;
 875,   1 = L_DC;
 876,   0 = L_PS;
 876,   1 = L_PS;
 876,   0 = L_PS;
 876,   0 = L_IC;
 876,   0 = L_IC;
 876,   1 = L_CPU;
 876,   1 = L_CPU;
 876,   0 = L_CPU;
 876,   1 = L_BUS;
 876,   1 = L_BUS;
 876,   1 = L_BUS;
 876,   1 = L_OD;
 876,   0 = L_OD;
 876,   1 = L_CR;
 876,   0 = L_CR;
 876,   0 = L_DC;
 876,   1 = L_DC;
 877,   0 = L_PS;
 877,   1 = L_PS;
 877,   1 = L_PS;
 877,   0 = L_IC;
 877,   1 = L_IC;
 877,   1 = L_CPU;
 877,   1 = L_CPU;
 877,   1 = L_CPU;
 877,   1 = L_BUS;
 877,   1 = L_BUS;
 877,   1 = L_BUS;
 877,   1 = L_OD;
 877,   1 = L_OD;
 877,   1 = L_CR;
 877,   1 = L_CR;
 877,   0 = L_DC;
 877,   1 = L_DC;
 878,   0 = L_PS;
 878,   1 = L_PS;
 878,   1 = L_PS;
 878,   0 = L_IC;
 878,   1 = L_IC;
 878,   0 = L_CPU;
 878,   1 = L_CPU;
 878,   1 = L_CPU;
 878,   1 = L_BUS;
 878,   1 = L_BUS;
 878,   1 = L_BUS;
 878,   0 = L_OD;
 878,   1 = L_OD;
 878,   0 = L_CR;
 878,   1 = L_CR;
 878,   0 = L_DC;
 878,   1 = L_DC;
 880,   0 = L_PS;
 880,   1 = L_PS;
 880,   1 = L_PS;
 880,   0 = L_IC;
 880,   1 = L_IC;
 880,   1 = L_CPU;
 880,   1 = L_CPU;
 880,   1 = L_CPU;
 880,   1 = L_BUS;
 880,   1 = L_BUS;
 880,   1 = L_BUS;
 880,   1 = L_OD;
 880,   1 = L_OD;
 880,   1 = L_CR;
 880,   1 = L_CR;
 880,   1 = L_CR;
 880,   0 = L_DC;
 882,   0 = L_PS;
 882,   1 = L_PS;
 882,   1 = L_PS;
 882,   0 = L_IC;
 882,   1 = L_IC;
 882,   0 = L_CPU;
 882,   1 = L_CPU;
 882,   1 = L_CPU;
 882,   1 = L_BUS;
 882,   1 = L_BUS;
 882,   1 = L_BUS;
 882,   0 = L_OD;
 882,   1 = L_OD;
 882,   0 = L_CR;
 882,   1 = L_CR;
 882,   0 = L_DC;
 882,   1 = L_DC;
 883,   0 = L_PS;
 883,   1 = L_PS;
 883,   1 = L_PS;
 883,   0 = L_IC;
 883,   1 = L_IC;
 883,   0 = L_CPU;
 883,   1 = L_CPU;
 883,   1 = L_CPU;
 883,   1 = L_BUS;
 883,   1 = L_BUS;
 883,   1 = L_BUS;
 883,   0 = L_OD;
 883,   1 = L_OD;
 883,   0 = L_CR;
 883,   1 = L_CR;
 883,   0 = L_DC;
 883,   1 = L_DC;
 885,   0 = L_PS;
 885,   1 = L_PS;
 885,   1 = L_PS;
 885,   0 = L_IC;
 885,   1 = L_IC;
 885,   0 = L_CPU;
 885,   1 = L_CPU;
 885,   1 = L_CPU;
 885,   1 = L_BUS;
 885,   1 = L_BUS;
 885,   1 = L_BUS;
 885,   0 = L_OD;
 885,   1 = L_OD;
 885,   0 = L_CR;
 885,   1 = L_CR;
 885,   1 = L_CR;
 885,   0 = L_DC;
 886,   0 = L_PS;
 886,   1 = L_PS;
 886,   0 = L_PS;
 886,   0 = L_IC;
 886,   0 = L_IC;
 886,   1 = L_CPU;
 886,   1 = L_CPU;
 886,   0 = L_CPU;
 886,   1 = L_BUS;
 886,   1 = L_BUS;
 886,   1 = L_BUS;
 886,   1 = L_OD;
 886,   1 = L_OD;
 886,   0 = L_OD;
 886,   0 = L_CR;
 886,   0 = L_DC;
 886,   1 = L_DC;
 889,   0 = L_PS;
 889,   1 = L_PS;
 889,   0 = L_PS;
 889,   0 = L_IC;
 889,   0 = L_IC;
 889,   1 = L_CPU;
 889,   1 = L_CPU;
 889,   0 = L_CPU;
 889,   1 = L_BUS;
 889,   1 = L_BUS;
 889,   1 = L_BUS;
 889,   1 = L_OD;
 889,   1 = L_OD;
 889,   0 = L_OD;
 889,   1 = L_CR;
 889,   0 = L_CR;
 889,   0 = L_DC;
 890,   0 = L_PS;
 890,   1 = L_PS;
 890,   1 = L_PS;
 890,   0 = L_IC;
 890,   1 = L_IC;
 890,   0 = L_CPU;
 890,   1 = L_CPU;
 890,   1 = L_CPU;
 890,   1 = L_BUS;
 890,   1 = L_BUS;
 890,   1 = L_BUS;
 890,   0 = L_OD;
 890,   1 = L_OD;
 890,   1 = L_OD;
 890,   0 = L_CR;
 890,   0 = L_DC;
 890,   1 = L_DC;
 892,   0 = L_PS;
 892,   1 = L_PS;
 892,   1 = L_PS;
 892,   0 = L_IC;
 892,   1 = L_IC;
 892,   1 = L_CPU;
 892,   1 = L_CPU;
 892,   1 = L_CPU;
 892,   1 = L_BUS;
 892,   1 = L_BUS;
 892,   1 = L_BUS;
 892,   1 = L_OD;
 892,   1 = L_OD;
 892,   1 = L_OD;
 892,   1 = L_CR;
 892,   1 = L_CR;
 892,   0 = L_DC;
 894,   0 = L_PS;
 894,   1 = L_PS;
 894,   1 = L_PS;
 894,   0 = L_IC;
 894,   1 = L_IC;
 894,   0 = L_CPU;
 894,   1 = L_CPU;
 894,   1 = L_CPU;
 894,   1 = L_BUS;
 894,   1 = L_BUS;
 894,   1 = L_BUS;
 894,   0 = L_OD;
 894,   1 = L_OD;
 894,   1 = L_OD;
 894,   0 = L_CR;
 894,   1 = L_CR;
 894,   0 = L_DC;
 899,   1 = L_PS;
 899,   0 = L_PS;
 899,   1 = L_PS;
 899,   1 = L_IC;
 899,   0 = L_IC;
 899,   0 = L_CPU;
 899,   1 = L_BUS;
 899,   0 = L_BUS;
 899,   1 = L_BUS;
 899,   1 = L_OD;
 899,   0 = L_OD;
 899,   1 = L_OD;
 899,   1 = L_CR;
 899,   0 = L_CR;
 899,   1 = L_CR;
 899,   1 = L_DC;
 899,   1 = L_DC;
 900,   1 = L_PS;
 900,   0 = L_PS;
 900,   1 = L_PS;
 900,   1 = L_IC;
 900,   0 = L_IC;
 900,   0 = L_CPU;
 900,   1 = L_CPU;
 900,   0 = L_BUS;
 900,   1 = L_BUS;
 900,   1 = L_OD;
 900,   0 = L_OD;
 900,   1 = L_OD;
 900,   1 = L_CR;
 900,   0 = L_CR;
 900,   1 = L_CR;
 900,   1 = L_DC;
 900,   1 = L_DC;
 902,   1 = L_PS;
 902,   0 = L_PS;
 902,   1 = L_PS;
 902,   1 = L_IC;
 902,   0 = L_IC;
 902,   0 = L_CPU;
 902,   1 = L_CPU;
 902,   1 = L_BUS;
 902,   0 = L_BUS;
 902,   1 = L_OD;
 902,   0 = L_OD;
 902,   1 = L_OD;
 902,   1 = L_CR;
 902,   0 = L_CR;
 902,   1 = L_CR;
 902,   1 = L_DC;
 902,   1 = L_DC;
 903,   1 = L_PS;
 903,   0 = L_PS;
 903,   1 = L_PS;
 903,   1 = L_IC;
 903,   0 = L_IC;
 903,   0 = L_CPU;
 903,   1 = L_CPU;
 903,   1 = L_BUS;
 903,   0 = L_BUS;
 903,   1 = L_BUS;
 903,   0 = L_OD;
 903,   1 = L_OD;
 903,   1 = L_CR;
 903,   0 = L_CR;
 903,   1 = L_CR;
 903,   1 = L_DC;
 903,   1 = L_DC;
 905,   1 = L_PS;
 905,   0 = L_PS;
 905,   1 = L_PS;
 905,   1 = L_IC;
 905,   0 = L_IC;
 905,   0 = L_CPU;
 905,   1 = L_CPU;
 905,   1 = L_BUS;
 905,   0 = L_BUS;
 905,   1 = L_BUS;
 905,   1 = L_OD;
 905,   0 = L_OD;
 905,   1 = L_CR;
 905,   0 = L_CR;
 905,   1 = L_CR;
 905,   1 = L_DC;
 905,   1 = L_DC;
 906,   1 = L_PS;
 906,   0 = L_PS;
 906,   1 = L_PS;
 906,   1 = L_IC;
 906,   0 = L_IC;
 906,   0 = L_CPU;
 906,   1 = L_CPU;
 906,   1 = L_BUS;
 906,   0 = L_BUS;
 906,   1 = L_BUS;
 906,   1 = L_OD;
 906,   0 = L_OD;
 906,   1 = L_OD;
 906,   0 = L_CR;
 906,   1 = L_CR;
 906,   1 = L_DC;
 906,   1 = L_DC;
 908,   1 = L_PS;
 908,   0 = L_PS;
 908,   1 = L_PS;
 908,   1 = L_IC;
 908,   0 = L_IC;
 908,   0 = L_CPU;
 908,   1 = L_CPU;
 908,   1 = L_BUS;
 908,   0 = L_BUS;
 908,   1 = L_BUS;
 908,   1 = L_OD;
 908,   0 = L_OD;
 908,   1 = L_OD;
 908,   1 = L_CR;
 908,   0 = L_CR;
 908,   1 = L_DC;
 908,   1 = L_DC;
 909,   1 = L_PS;
 909,   0 = L_PS;
 909,   1 = L_PS;
 909,   1 = L_IC;
 909,   0 = L_IC;
 909,   0 = L_CPU;
 909,   1 = L_CPU;
 909,   1 = L_BUS;
 909,   0 = L_BUS;
 909,   1 = L_BUS;
 909,   1 = L_OD;
 909,   0 = L_OD;
 909,   1 = L_OD;
 909,   1 = L_CR;
 909,   0 = L_CR;
 909,   1 = L_CR;
 909,   0 = L_DC;
 910,   0 = L_PS;
 910,   0 = L_PS;
 910,   1 = L_PS;
 910,   0 = L_IC;
 910,   0 = L_IC;
 910,   0 = L_CPU;
 910,   1 = L_CPU;
 910,   1 = L_BUS;
 910,   0 = L_BUS;
 910,   1 = L_BUS;
 910,   1 = L_OD;
 910,   0 = L_OD;
 910,   1 = L_OD;
 910,   1 = L_CR;
 910,   0 = L_CR;
 910,   1 = L_CR;
 910,   0 = L_DC;
 911,   0 = L_PS;
 911,   1 = L_PS;
 911,   1 = L_PS;
 911,   0 = L_IC;
 911,   1 = L_IC;
 911,   0 = L_CPU;
 911,   0 = L_BUS;
 911,   1 = L_BUS;
 911,   1 = L_BUS;
 911,   0 = L_OD;
 911,   1 = L_OD;
 911,   1 = L_OD;
 911,   0 = L_CR;
 911,   1 = L_CR;
 911,   1 = L_CR;
 911,   1 = L_DC;
 911,   1 = L_DC;
 913,   0 = L_PS;
 913,   1 = L_PS;
 913,   1 = L_PS;
 913,   0 = L_IC;
 913,   1 = L_IC;
 913,   0 = L_CPU;
 913,   1 = L_CPU;
 913,   0 = L_BUS;
 913,   1 = L_BUS;
 913,   0 = L_OD;
 913,   1 = L_OD;
 913,   1 = L_OD;
 913,   0 = L_CR;
 913,   1 = L_CR;
 913,   1 = L_CR;
 913,   1 = L_DC;
 913,   1 = L_DC;
 914,   0 = L_PS;
 914,   1 = L_PS;
 914,   1 = L_PS;
 914,   0 = L_IC;
 914,   1 = L_IC;
 914,   0 = L_CPU;
 914,   1 = L_CPU;
 914,   0 = L_BUS;
 914,   1 = L_BUS;
 914,   0 = L_OD;
 914,   1 = L_OD;
 914,   1 = L_OD;
 914,   0 = L_CR;
 914,   1 = L_CR;
 914,   1 = L_CR;
 914,   1 = L_DC;
 914,   1 = L_DC;
 916,   0 = L_PS;
 916,   1 = L_PS;
 916,   1 = L_PS;
 916,   0 = L_IC;
 916,   1 = L_IC;
 916,   0 = L_CPU;
 916,   1 = L_CPU;
 916,   0 = L_BUS;
 916,   1 = L_BUS;
 916,   1 = L_BUS;
 916,   0 = L_OD;
 916,   1 = L_OD;
 916,   0 = L_CR;
 916,   1 = L_CR;
 916,   1 = L_CR;
 916,   1 = L_DC;
 916,   1 = L_DC;
 917,   0 = L_PS;
 917,   1 = L_PS;
 917,   1 = L_PS;
 917,   0 = L_IC;
 917,   1 = L_IC;
 917,   0 = L_CPU;
 917,   1 = L_CPU;
 917,   0 = L_BUS;
 917,   1 = L_BUS;
 917,   1 = L_BUS;
 917,   0 = L_OD;
 917,   1 = L_OD;
 917,   0 = L_CR;
 917,   1 = L_CR;
 917,   1 = L_CR;
 917,   1 = L_DC;
 917,   1 = L_DC;
 919,   0 = L_PS;
 919,   1 = L_PS;
 919,   1 = L_PS;
 919,   0 = L_IC;
 919,   1 = L_IC;
 919,   0 = L_CPU;
 919,   1 = L_CPU;
 919,   0 = L_BUS;
 919,   1 = L_BUS;
 919,   1 = L_BUS;
 919,   0 = L_OD;
 919,   1 = L_OD;
 919,   1 = L_OD;
 919,   0 = L_CR;
 919,   1 = L_CR;
 919,   1 = L_DC;
 919,   1 = L_DC;
 920,   0 = L_PS;
 920,   1 = L_PS;
 920,   1 = L_PS;
 920,   0 = L_IC;
 920,   1 = L_IC;
 920,   0 = L_CPU;
 920,   1 = L_CPU;
 920,   0 = L_BUS;
 920,   1 = L_BUS;
 920,   1 = L_BUS;
 920,   0 = L_OD;
 920,   1 = L_OD;
 920,   1 = L_OD;
 920,   0 = L_CR;
 920,   1 = L_CR;
 920,   1 = L_DC;
 920,   1 = L_DC;
 921,   0 = L_PS;
 921,   0 = L_PS;
 921,   1 = L_PS;
 921,   0 = L_IC;
 921,   0 = L_IC;
 921,   0 = L_CPU;
 921,   1 = L_CPU;
 921,   0 = L_BUS;
 921,   1 = L_BUS;
 921,   1 = L_BUS;
 921,   0 = L_OD;
 921,   1 = L_OD;
 921,   1 = L_OD;
 921,   0 = L_CR;
 921,   1 = L_CR;
 921,   1 = L_CR;
 921,   0 = L_DC;
 922,   0 = L_PS;
 922,   1 = L_PS;
 922,   1 = L_PS;
 922,   0 = L_IC;
 922,   1 = L_IC;
 922,   0 = L_CPU;
 922,   1 = L_CPU;
 922,   0 = L_BUS;
 922,   1 = L_BUS;
 922,   1 = L_BUS;
 922,   0 = L_OD;
 922,   1 = L_OD;
 922,   1 = L_OD;
 922,   0 = L_CR;
 922,   1 = L_CR;
 922,   1 = L_CR;
 922,   0 = L_DC;
 923,   1 = L_PS;
 923,   0 = L_PS;
 923,   1 = L_PS;
 923,   1 = L_IC;
 923,   0 = L_IC;
 923,   1 = L_CPU;
 923,   0 = L_CPU;
 923,   0 = L_BUS;
 923,   1 = L_BUS;
 923,   1 = L_OD;
 923,   1 = L_OD;
 923,   1 = L_OD;
 923,   1 = L_CR;
 923,   1 = L_CR;
 923,   1 = L_CR;
 923,   1 = L_DC;
 923,   1 = L_DC;
 924,   0 = L_PS;
 924,   1 = L_PS;
 924,   1 = L_PS;
 924,   0 = L_IC;
 924,   1 = L_IC;
 924,   0 = L_CPU;
 924,   1 = L_CPU;
 924,   0 = L_BUS;
 924,   1 = L_BUS;
 924,   1 = L_OD;
 924,   1 = L_OD;
 924,   1 = L_OD;
 924,   1 = L_CR;
 924,   1 = L_CR;
 924,   1 = L_CR;
 924,   1 = L_DC;
 924,   1 = L_DC;
 925,   1 = L_PS;
 925,   1 = L_PS;
 925,   1 = L_PS;
 925,   1 = L_IC;
 925,   1 = L_IC;
 925,   1 = L_CPU;
 925,   1 = L_CPU;
 925,   1 = L_BUS;
 925,   1 = L_BUS;
 925,   1 = L_OD;
 925,   1 = L_OD;
 925,   1 = L_OD;
 925,   1 = L_CR;
 925,   1 = L_CR;
 925,   1 = L_CR;
 925,   1 = L_DC;
 925,   1 = L_DC;
 926,   1 = L_PS;
 926,   0 = L_PS;
 926,   1 = L_PS;
 926,   1 = L_IC;
 926,   0 = L_IC;
 926,   1 = L_CPU;
 926,   0 = L_CPU;
 926,   1 = L_BUS;
 926,   1 = L_BUS;
 926,   1 = L_BUS;
 926,   0 = L_OD;
 926,   1 = L_OD;
 926,   1 = L_CR;
 926,   0 = L_CR;
 926,   1 = L_CR;
 926,   1 = L_DC;
 926,   1 = L_DC;
 927,   0 = L_PS;
 927,   1 = L_PS;
 927,   1 = L_PS;
 927,   0 = L_IC;
 927,   1 = L_IC;
 927,   0 = L_CPU;
 927,   1 = L_CPU;
 927,   1 = L_BUS;
 927,   1 = L_BUS;
 927,   1 = L_BUS;
 927,   0 = L_OD;
 927,   1 = L_OD;
 927,   0 = L_CR;
 927,   1 = L_CR;
 927,   1 = L_CR;
 927,   1 = L_DC;
 927,   1 = L_DC;
 928,   1 = L_PS;
 928,   1 = L_PS;
 928,   1 = L_PS;
 928,   1 = L_IC;
 928,   1 = L_IC;
 928,   1 = L_CPU;
 928,   1 = L_CPU;
 928,   1 = L_BUS;
 928,   1 = L_BUS;
 928,   1 = L_BUS;
 928,   1 = L_OD;
 928,   1 = L_OD;
 928,   1 = L_CR;
 928,   1 = L_CR;
 928,   1 = L_CR;
 928,   1 = L_DC;
 928,   1 = L_DC;
 929,   1 = L_PS;
 929,   0 = L_PS;
 929,   1 = L_PS;
 929,   1 = L_IC;
 929,   0 = L_IC;
 929,   1 = L_CPU;
 929,   0 = L_CPU;
 929,   1 = L_BUS;
 929,   1 = L_BUS;
 929,   1 = L_BUS;
 929,   1 = L_OD;
 929,   0 = L_OD;
 929,   1 = L_OD;
 929,   0 = L_CR;
 929,   1 = L_CR;
 929,   1 = L_DC;
 929,   1 = L_DC;
 930,   0 = L_PS;
 930,   1 = L_PS;
 930,   1 = L_PS;
 930,   0 = L_IC;
 930,   1 = L_IC;
 930,   0 = L_CPU;
 930,   1 = L_CPU;
 930,   1 = L_BUS;
 930,   1 = L_BUS;
 930,   1 = L_BUS;
 930,   0 = L_OD;
 930,   1 = L_OD;
 930,   1 = L_OD;
 930,   0 = L_CR;
 930,   1 = L_CR;
 930,   1 = L_DC;
 930,   1 = L_DC;
 931,   1 = L_PS;
 931,   1 = L_PS;
 931,   1 = L_PS;
 931,   1 = L_IC;
 931,   1 = L_IC;
 931,   1 = L_CPU;
 931,   1 = L_CPU;
 931,   1 = L_BUS;
 931,   1 = L_BUS;
 931,   1 = L_BUS;
 931,   1 = L_OD;
 931,   1 = L_OD;
 931,   1 = L_OD;
 931,   1 = L_CR;
 931,   1 = L_CR;
 931,   1 = L_DC;
 931,   1 = L_DC;
 932,   1 = L_PS;
 932,   0 = L_PS;
 932,   1 = L_PS;
 932,   1 = L_IC;
 932,   0 = L_IC;
 932,   1 = L_CPU;
 932,   1 = L_CPU;
 932,   1 = L_BUS;
 932,   1 = L_BUS;
 932,   1 = L_BUS;
 932,   1 = L_OD;
 932,   1 = L_OD;
 932,   1 = L_OD;
 932,   1 = L_CR;
 932,   1 = L_CR;
 932,   1 = L_CR;
 932,   0 = L_DC;
 933,   0 = L_PS;
 933,   1 = L_PS;
 933,   1 = L_PS;
 933,   0 = L_IC;
 933,   1 = L_IC;
 933,   1 = L_CPU;
 933,   1 = L_CPU;
 933,   1 = L_BUS;
 933,   1 = L_BUS;
 933,   1 = L_BUS;
 933,   1 = L_OD;
 933,   1 = L_OD;
 933,   1 = L_OD;
 933,   1 = L_CR;
 933,   1 = L_CR;
 933,   1 = L_CR;
 933,   0 = L_DC;
 935,   1 = L_PS;
 935,   0 = L_PS;
 935,   1 = L_PS;
 935,   1 = L_IC;
 935,   0 = L_IC;
 935,   1 = L_CPU;
 935,   0 = L_CPU;
 935,   1 = L_CPU;
 935,   0 = L_BUS;
 935,   1 = L_OD;
 935,   1 = L_OD;
 935,   1 = L_OD;
 935,   1 = L_CR;
 935,   1 = L_CR;
 935,   1 = L_CR;
 935,   1 = L_DC;
 935,   1 = L_DC;
 936,   1 = L_PS;
 936,   0 = L_PS;
 936,   1 = L_PS;
 936,   1 = L_IC;
 936,   0 = L_IC;
 936,   1 = L_CPU;
 936,   0 = L_CPU;
 936,   1 = L_CPU;
 936,   0 = L_BUS;
 936,   1 = L_BUS;
 936,   0 = L_OD;
 936,   1 = L_OD;
 936,   1 = L_CR;
 936,   0 = L_CR;
 936,   1 = L_CR;
 936,   1 = L_DC;
 936,   1 = L_DC;
 937,   0 = L_PS;
 937,   0 = L_PS;
 937,   1 = L_PS;
 937,   0 = L_IC;
 937,   0 = L_IC;
 937,   0 = L_CPU;
 937,   0 = L_CPU;
 937,   1 = L_CPU;
 937,   0 = L_BUS;
 937,   1 = L_BUS;
 937,   0 = L_OD;
 937,   1 = L_OD;
 937,   0 = L_CR;
 937,   1 = L_CR;
 937,   1 = L_CR;
 937,   1 = L_DC;
 937,   1 = L_DC;
 938,   1 = L_PS;
 938,   0 = L_PS;
 938,   1 = L_PS;
 938,   1 = L_IC;
 938,   0 = L_IC;
 938,   1 = L_CPU;
 938,   0 = L_CPU;
 938,   1 = L_CPU;
 938,   0 = L_BUS;
 938,   1 = L_BUS;
 938,   1 = L_OD;
 938,   1 = L_OD;
 938,   1 = L_CR;
 938,   1 = L_CR;
 938,   1 = L_CR;
 938,   1 = L_DC;
 938,   1 = L_DC;
 939,   1 = L_PS;
 939,   0 = L_PS;
 939,   1 = L_PS;
 939,   1 = L_IC;
 939,   0 = L_IC;
 939,   1 = L_CPU;
 939,   0 = L_CPU;
 939,   1 = L_CPU;
 939,   0 = L_BUS;
 939,   1 = L_BUS;
 939,   1 = L_OD;
 939,   0 = L_OD;
 939,   1 = L_OD;
 939,   0 = L_CR;
 939,   1 = L_CR;
 939,   1 = L_DC;
 939,   1 = L_DC;
 940,   0 = L_PS;
 940,   0 = L_PS;
 940,   1 = L_PS;
 940,   0 = L_IC;
 940,   0 = L_IC;
 940,   0 = L_CPU;
 940,   0 = L_CPU;
 940,   1 = L_CPU;
 940,   0 = L_BUS;
 940,   1 = L_BUS;
 940,   0 = L_OD;
 940,   1 = L_OD;
 940,   1 = L_OD;
 940,   0 = L_CR;
 940,   1 = L_CR;
 940,   1 = L_DC;
 940,   1 = L_DC;
 941,   1 = L_PS;
 941,   0 = L_PS;
 941,   1 = L_PS;
 941,   1 = L_IC;
 941,   0 = L_IC;
 941,   1 = L_CPU;
 941,   0 = L_CPU;
 941,   1 = L_CPU;
 941,   0 = L_BUS;
 941,   1 = L_BUS;
 941,   1 = L_OD;
 941,   1 = L_OD;
 941,   1 = L_OD;
 941,   1 = L_CR;
 941,   1 = L_CR;
 941,   1 = L_DC;
 941,   1 = L_DC;
 942,   1 = L_PS;
 942,   0 = L_PS;
 942,   1 = L_PS;
 942,   1 = L_IC;
 942,   0 = L_IC;
 942,   1 = L_CPU;
 942,   0 = L_CPU;
 942,   1 = L_CPU;
 942,   0 = L_BUS;
 942,   1 = L_BUS;
 942,   1 = L_OD;
 942,   1 = L_OD;
 942,   1 = L_OD;
 942,   1 = L_CR;
 942,   1 = L_CR;
 942,   1 = L_CR;
 942,   0 = L_DC;
 943,   0 = L_PS;
 943,   0 = L_PS;
 943,   1 = L_PS;
 943,   0 = L_IC;
 943,   0 = L_IC;
 943,   1 = L_CPU;
 943,   0 = L_CPU;
 943,   1 = L_CPU;
 943,   0 = L_BUS;
 943,   1 = L_BUS;
 943,   1 = L_OD;
 943,   1 = L_OD;
 943,   1 = L_OD;
 943,   1 = L_CR;
 943,   1 = L_CR;
 943,   1 = L_CR;
 943,   0 = L_DC;
 944,   0 = L_PS;
 944,   1 = L_PS;
 944,   1 = L_PS;
 944,   0 = L_IC;
 944,   1 = L_IC;
 944,   0 = L_CPU;
 944,   1 = L_CPU;
 944,   1 = L_CPU;
 944,   0 = L_BUS;
 944,   1 = L_OD;
 944,   1 = L_OD;
 944,   1 = L_OD;
 944,   1 = L_CR;
 944,   1 = L_CR;
 944,   1 = L_CR;
 944,   1 = L_DC;
 944,   1 = L_DC;
 945,   0 = L_PS;
 945,   0 = L_PS;
 945,   1 = L_PS;
 945,   0 = L_IC;
 945,   0 = L_IC;
 945,   0 = L_CPU;
 945,   0 = L_CPU;
 945,   1 = L_CPU;
 945,   0 = L_BUS;
 945,   1 = L_BUS;
 945,   0 = L_OD;
 945,   1 = L_OD;
 945,   1 = L_CR;
 945,   0 = L_CR;
 945,   1 = L_CR;
 945,   1 = L_DC;
 945,   1 = L_DC;
 946,   0 = L_PS;
 946,   1 = L_PS;
 946,   1 = L_PS;
 946,   0 = L_IC;
 946,   1 = L_IC;
 946,   0 = L_CPU;
 946,   1 = L_CPU;
 946,   1 = L_CPU;
 946,   0 = L_BUS;
 946,   1 = L_BUS;
 946,   0 = L_OD;
 946,   1 = L_OD;
 946,   0 = L_CR;
 946,   1 = L_CR;
 946,   1 = L_CR;
 946,   1 = L_DC;
 946,   1 = L_DC;
 947,   0 = L_PS;
 947,   1 = L_PS;
 947,   1 = L_PS;
 947,   0 = L_IC;
 947,   1 = L_IC;
 947,   0 = L_CPU;
 947,   1 = L_CPU;
 947,   1 = L_CPU;
 947,   0 = L_BUS;
 947,   1 = L_BUS;
 947,   1 = L_OD;
 947,   1 = L_OD;
 947,   1 = L_CR;
 947,   1 = L_CR;
 947,   1 = L_CR;
 947,   1 = L_DC;
 947,   1 = L_DC;
 948,   0 = L_PS;
 948,   0 = L_PS;
 948,   1 = L_PS;
 948,   0 = L_IC;
 948,   0 = L_IC;
 948,   0 = L_CPU;
 948,   0 = L_CPU;
 948,   1 = L_CPU;
 948,   0 = L_BUS;
 948,   1 = L_BUS;
 948,   1 = L_OD;
 948,   0 = L_OD;
 948,   1 = L_OD;
 948,   0 = L_CR;
 948,   1 = L_CR;
 948,   1 = L_DC;
 948,   1 = L_DC;
 949,   0 = L_PS;
 949,   1 = L_PS;
 949,   1 = L_PS;
 949,   0 = L_IC;
 949,   1 = L_IC;
 949,   0 = L_CPU;
 949,   1 = L_CPU;
 949,   1 = L_CPU;
 949,   0 = L_BUS;
 949,   1 = L_BUS;
 949,   0 = L_OD;
 949,   1 = L_OD;
 949,   1 = L_OD;
 949,   0 = L_CR;
 949,   1 = L_CR;
 949,   1 = L_DC;
 949,   1 = L_DC;
 950,   0 = L_PS;
 950,   1 = L_PS;
 950,   1 = L_PS;
 950,   0 = L_IC;
 950,   1 = L_IC;
 950,   0 = L_CPU;
 950,   1 = L_CPU;
 950,   1 = L_CPU;
 950,   0 = L_BUS;
 950,   1 = L_BUS;
 950,   1 = L_OD;
 950,   1 = L_OD;
 950,   1 = L_OD;
 950,   1 = L_CR;
 950,   1 = L_CR;
 950,   1 = L_DC;
 950,   1 = L_DC;
 951,   0 = L_PS;
 951,   0 = L_PS;
 951,   1 = L_PS;
 951,   0 = L_IC;
 951,   0 = L_IC;
 951,   0 = L_CPU;
 951,   1 = L_CPU;
 951,   1 = L_CPU;
 951,   0 = L_BUS;
 951,   1 = L_BUS;
 951,   1 = L_OD;
 951,   1 = L_OD;
 951,   1 = L_OD;
 951,   1 = L_CR;
 951,   1 = L_CR;
 951,   1 = L_CR;
 951,   0 = L_DC;
 952,   0 = L_PS;
 952,   1 = L_PS;
 952,   1 = L_PS;
 952,   0 = L_IC;
 952,   1 = L_IC;
 952,   0 = L_CPU;
 952,   1 = L_CPU;
 952,   1 = L_CPU;
 952,   0 = L_BUS;
 952,   1 = L_BUS;
 952,   1 = L_OD;
 952,   1 = L_OD;
 952,   1 = L_OD;
 952,   1 = L_CR;
 952,   1 = L_CR;
 952,   1 = L_CR;
 952,   0 = L_DC;
 953,   1 = L_PS;
 953,   0 = L_PS;
 953,   1 = L_PS;
 953,   1 = L_IC;
 953,   0 = L_IC;
 953,   1 = L_CPU;
 953,   0 = L_CPU;
 953,   1 = L_CPU;
 953,   1 = L_BUS;
 953,   1 = L_BUS;
 953,   0 = L_OD;
 953,   1 = L_OD;
 953,   1 = L_CR;
 953,   0 = L_CR;
 953,   1 = L_CR;
 953,   1 = L_DC;
 953,   1 = L_DC;
 954,   0 = L_PS;
 954,   1 = L_PS;
 954,   1 = L_PS;
 954,   0 = L_IC;
 954,   1 = L_IC;
 954,   0 = L_CPU;
 954,   1 = L_CPU;
 954,   1 = L_CPU;
 954,   1 = L_BUS;
 954,   1 = L_BUS;
 954,   0 = L_OD;
 954,   1 = L_OD;
 954,   0 = L_CR;
 954,   1 = L_CR;
 954,   1 = L_CR;
 954,   1 = L_DC;
 954,   1 = L_DC;
 955,   1 = L_PS;
 955,   1 = L_PS;
 955,   1 = L_PS;
 955,   1 = L_IC;
 955,   1 = L_IC;
 955,   1 = L_CPU;
 955,   1 = L_CPU;
 955,   1 = L_CPU;
 955,   1 = L_BUS;
 955,   1 = L_BUS;
 955,   1 = L_OD;
 955,   1 = L_OD;
 955,   1 = L_CR;
 955,   1 = L_CR;
 955,   1 = L_CR;
 955,   1 = L_DC;
 955,   1 = L_DC;
 956,   1 = L_PS;
 956,   0 = L_PS;
 956,   1 = L_PS;
 956,   1 = L_IC;
 956,   0 = L_IC;
 956,   1 = L_CPU;
 956,   0 = L_CPU;
 956,   1 = L_CPU;
 956,   1 = L_BUS;
 956,   1 = L_BUS;
 956,   1 = L_OD;
 956,   0 = L_OD;
 956,   1 = L_OD;
 956,   0 = L_CR;
 956,   1 = L_CR;
 956,   1 = L_DC;
 956,   1 = L_DC;
 957,   0 = L_PS;
 957,   1 = L_PS;
 957,   1 = L_PS;
 957,   0 = L_IC;
 957,   1 = L_IC;
 957,   0 = L_CPU;
 957,   1 = L_CPU;
 957,   1 = L_CPU;
 957,   1 = L_BUS;
 957,   1 = L_BUS;
 957,   0 = L_OD;
 957,   1 = L_OD;
 957,   1 = L_OD;
 957,   0 = L_CR;
 957,   1 = L_CR;
 957,   1 = L_DC;
 957,   1 = L_DC;
 958,   1 = L_PS;
 958,   1 = L_PS;
 958,   1 = L_PS;
 958,   1 = L_IC;
 958,   1 = L_IC;
 958,   1 = L_CPU;
 958,   1 = L_CPU;
 958,   1 = L_CPU;
 958,   1 = L_BUS;
 958,   1 = L_BUS;
 958,   1 = L_OD;
 958,   1 = L_OD;
 958,   1 = L_OD;
 958,   1 = L_CR;
 958,   1 = L_CR;
 958,   1 = L_DC;
 958,   1 = L_DC;
 959,   1 = L_PS;
 959,   0 = L_PS;
 959,   1 = L_PS;
 959,   1 = L_IC;
 959,   0 = L_IC;
 959,   1 = L_CPU;
 959,   1 = L_CPU;
 959,   1 = L_CPU;
 959,   1 = L_BUS;
 959,   1 = L_BUS;
 959,   1 = L_OD;
 959,   1 = L_OD;
 959,   1 = L_OD;
 959,   1 = L_CR;
 959,   1 = L_CR;
 959,   1 = L_CR;
 959,   0 = L_DC;
 960,   0 = L_PS;
 960,   1 = L_PS;
 960,   1 = L_PS;
 960,   0 = L_IC;
 960,   1 = L_IC;
 960,   1 = L_CPU;
 960,   1 = L_CPU;
 960,   1 = L_CPU;
 960,   1 = L_BUS;
 960,   1 = L_BUS;
 960,   1 = L_OD;
 960,   1 = L_OD;
 960,   1 = L_OD;
 960,   1 = L_CR;
 960,   1 = L_CR;
 960,   1 = L_CR;
 960,   0 = L_DC;
 962,   1 = L_PS;
 962,   0 = L_PS;
 962,   1 = L_PS;
 962,   1 = L_IC;
 962,   0 = L_IC;
 962,   1 = L_CPU;
 962,   0 = L_CPU;
 962,   1 = L_CPU;
 962,   1 = L_BUS;
 962,   1 = L_BUS;
 962,   1 = L_BUS;
 962,   0 = L_OD;
 962,   1 = L_CR;
 962,   0 = L_CR;
 962,   1 = L_CR;
 962,   1 = L_DC;
 962,   1 = L_DC;
 963,   1 = L_PS;
 963,   0 = L_PS;
 963,   1 = L_PS;
 963,   1 = L_IC;
 963,   0 = L_IC;
 963,   1 = L_CPU;
 963,   0 = L_CPU;
 963,   1 = L_CPU;
 963,   1 = L_BUS;
 963,   1 = L_BUS;
 963,   1 = L_BUS;
 963,   0 = L_OD;
 963,   1 = L_OD;
 963,   0 = L_CR;
 963,   1 = L_CR;
 963,   1 = L_DC;
 963,   1 = L_DC;
 965,   1 = L_PS;
 965,   0 = L_PS;
 965,   1 = L_PS;
 965,   1 = L_IC;
 965,   0 = L_IC;
 965,   1 = L_CPU;
 965,   0 = L_CPU;
 965,   1 = L_CPU;
 965,   1 = L_BUS;
 965,   1 = L_BUS;
 965,   1 = L_BUS;
 965,   0 = L_OD;
 965,   1 = L_OD;
 965,   1 = L_CR;
 965,   0 = L_CR;
 965,   1 = L_DC;
 965,   1 = L_DC;
 966,   1 = L_PS;
 966,   0 = L_PS;
 966,   1 = L_PS;
 966,   1 = L_IC;
 966,   0 = L_IC;
 966,   1 = L_CPU;
 966,   0 = L_CPU;
 966,   1 = L_CPU;
 966,   1 = L_BUS;
 966,   1 = L_BUS;
 966,   1 = L_BUS;
 966,   0 = L_OD;
 966,   1 = L_OD;
 966,   1 = L_CR;
 966,   0 = L_CR;
 966,   1 = L_CR;
 966,   0 = L_DC;
 967,   0 = L_PS;
 967,   0 = L_PS;
 967,   1 = L_PS;
 967,   0 = L_IC;
 967,   0 = L_IC;
 967,   1 = L_CPU;
 967,   0 = L_CPU;
 967,   1 = L_CPU;
 967,   1 = L_BUS;
 967,   1 = L_BUS;
 967,   1 = L_BUS;
 967,   0 = L_OD;
 967,   1 = L_OD;
 967,   1 = L_CR;
 967,   0 = L_CR;
 967,   1 = L_CR;
 967,   0 = L_DC;
 968,   0 = L_PS;
 968,   1 = L_PS;
 968,   1 = L_PS;
 968,   0 = L_IC;
 968,   1 = L_IC;
 968,   0 = L_CPU;
 968,   1 = L_CPU;
 968,   1 = L_CPU;
 968,   1 = L_BUS;
 968,   1 = L_BUS;
 968,   1 = L_BUS;
 968,   0 = L_OD;
 968,   0 = L_CR;
 968,   1 = L_CR;
 968,   1 = L_CR;
 968,   1 = L_DC;
 968,   1 = L_DC;
 970,   0 = L_PS;
 970,   1 = L_PS;
 970,   1 = L_PS;
 970,   0 = L_IC;
 970,   1 = L_IC;
 970,   0 = L_CPU;
 970,   1 = L_CPU;
 970,   1 = L_CPU;
 970,   1 = L_BUS;
 970,   1 = L_BUS;
 970,   1 = L_BUS;
 970,   0 = L_OD;
 970,   1 = L_OD;
 970,   0 = L_CR;
 970,   1 = L_CR;
 970,   1 = L_DC;
 970,   1 = L_DC;
 971,   0 = L_PS;
 971,   1 = L_PS;
 971,   1 = L_PS;
 971,   0 = L_IC;
 971,   1 = L_IC;
 971,   0 = L_CPU;
 971,   1 = L_CPU;
 971,   1 = L_CPU;
 971,   1 = L_BUS;
 971,   1 = L_BUS;
 971,   1 = L_BUS;
 971,   0 = L_OD;
 971,   1 = L_OD;
 971,   0 = L_CR;
 971,   1 = L_CR;
 971,   1 = L_DC;
 971,   1 = L_DC;
 972,   0 = L_PS;
 972,   0 = L_PS;
 972,   1 = L_PS;
 972,   0 = L_IC;
 972,   0 = L_IC;
 972,   0 = L_CPU;
 972,   1 = L_CPU;
 972,   1 = L_CPU;
 972,   1 = L_BUS;
 972,   1 = L_BUS;
 972,   1 = L_BUS;
 972,   0 = L_OD;
 972,   1 = L_OD;
 972,   0 = L_CR;
 972,   1 = L_CR;
 972,   1 = L_CR;
 972,   0 = L_DC;
 973,   0 = L_PS;
 973,   1 = L_PS;
 973,   1 = L_PS;
 973,   0 = L_IC;
 973,   1 = L_IC;
 973,   0 = L_CPU;
 973,   1 = L_CPU;
 973,   1 = L_CPU;
 973,   1 = L_BUS;
 973,   1 = L_BUS;
 973,   1 = L_BUS;
 973,   0 = L_OD;
 973,   1 = L_OD;
 973,   0 = L_CR;
 973,   1 = L_CR;
 973,   1 = L_CR;
 973,   0 = L_DC;
 974,   1 = L_PS;
 974,   0 = L_PS;
 974,   1 = L_PS;
 974,   1 = L_IC;
 974,   0 = L_IC;
 974,   1 = L_CPU;
 974,   0 = L_CPU;
 974,   1 = L_CPU;
 974,   1 = L_BUS;
 974,   1 = L_BUS;
 974,   1 = L_BUS;
 974,   1 = L_OD;
 974,   0 = L_OD;
 974,   0 = L_CR;
 974,   1 = L_CR;
 974,   1 = L_DC;
 974,   1 = L_DC;
 975,   0 = L_PS;
 975,   1 = L_PS;
 975,   1 = L_PS;
 975,   0 = L_IC;
 975,   1 = L_IC;
 975,   0 = L_CPU;
 975,   1 = L_CPU;
 975,   1 = L_CPU;
 975,   1 = L_BUS;
 975,   1 = L_BUS;
 975,   1 = L_BUS;
 975,   0 = L_OD;
 975,   1 = L_OD;
 975,   0 = L_CR;
 975,   1 = L_CR;
 975,   1 = L_DC;
 975,   1 = L_DC;
 976,   1 = L_PS;
 976,   1 = L_PS;
 976,   1 = L_PS;
 976,   1 = L_IC;
 976,   1 = L_IC;
 976,   1 = L_CPU;
 976,   1 = L_CPU;
 976,   1 = L_CPU;
 976,   1 = L_BUS;
 976,   1 = L_BUS;
 976,   1 = L_BUS;
 976,   1 = L_OD;
 976,   1 = L_OD;
 976,   1 = L_CR;
 976,   1 = L_CR;
 976,   1 = L_DC;
 976,   1 = L_DC;
 977,   1 = L_PS;
 977,   0 = L_PS;
 977,   1 = L_PS;
 977,   1 = L_IC;
 977,   0 = L_IC;
 977,   1 = L_CPU;
 977,   1 = L_CPU;
 977,   1 = L_CPU;
 977,   1 = L_BUS;
 977,   1 = L_BUS;
 977,   1 = L_BUS;
 977,   1 = L_OD;
 977,   1 = L_OD;
 977,   1 = L_CR;
 977,   1 = L_CR;
 977,   1 = L_CR;
 977,   0 = L_DC;
 978,   0 = L_PS;
 978,   1 = L_PS;
 978,   1 = L_PS;
 978,   0 = L_IC;
 978,   1 = L_IC;
 978,   1 = L_CPU;
 978,   1 = L_CPU;
 978,   1 = L_CPU;
 978,   1 = L_BUS;
 978,   1 = L_BUS;
 978,   1 = L_BUS;
 978,   1 = L_OD;
 978,   1 = L_OD;
 978,   1 = L_CR;
 978,   1 = L_CR;
 978,   1 = L_CR;
 978,   0 = L_DC;
 980,   1 = L_PS;
 980,   0 = L_PS;
 980,   1 = L_PS;
 980,   1 = L_IC;
 980,   0 = L_IC;
 980,   1 = L_CPU;
 980,   0 = L_CPU;
 980,   1 = L_CPU;
 980,   1 = L_BUS;
 980,   1 = L_BUS;
 980,   1 = L_BUS;
 980,   1 = L_OD;
 980,   0 = L_OD;
 980,   1 = L_OD;
 980,   0 = L_CR;
 980,   1 = L_DC;
 980,   1 = L_DC;
 981,   1 = L_PS;
 981,   0 = L_PS;
 981,   1 = L_PS;
 981,   1 = L_IC;
 981,   0 = L_IC;
 981,   1 = L_CPU;
 981,   0 = L_CPU;
 981,   1 = L_CPU;
 981,   1 = L_BUS;
 981,   1 = L_BUS;
 981,   1 = L_BUS;
 981,   1 = L_OD;
 981,   0 = L_OD;
 981,   1 = L_OD;
 981,   0 = L_CR;
 981,   1 = L_CR;
 981,   0 = L_DC;
 982,   0 = L_PS;
 982,   0 = L_PS;
 982,   1 = L_PS;
 982,   0 = L_IC;
 982,   0 = L_IC;
 982,   1 = L_CPU;
 982,   0 = L_CPU;
 982,   1 = L_CPU;
 982,   1 = L_BUS;
 982,   1 = L_BUS;
 982,   1 = L_BUS;
 982,   1 = L_OD;
 982,   0 = L_OD;
 982,   1 = L_OD;
 982,   0 = L_CR;
 982,   1 = L_CR;
 982,   0 = L_DC;
 983,   0 = L_PS;
 983,   1 = L_PS;
 983,   1 = L_PS;
 983,   0 = L_IC;
 983,   1 = L_IC;
 983,   0 = L_CPU;
 983,   1 = L_CPU;
 983,   1 = L_CPU;
 983,   1 = L_BUS;
 983,   1 = L_BUS;
 983,   1 = L_BUS;
 983,   0 = L_OD;
 983,   1 = L_OD;
 983,   1 = L_OD;
 983,   0 = L_CR;
 983,   1 = L_DC;
 983,   1 = L_DC;
 984,   0 = L_PS;
 984,   0 = L_PS;
 984,   1 = L_PS;
 984,   0 = L_IC;
 984,   0 = L_IC;
 984,   0 = L_CPU;
 984,   1 = L_CPU;
 984,   1 = L_CPU;
 984,   1 = L_BUS;
 984,   1 = L_BUS;
 984,   1 = L_BUS;
 984,   0 = L_OD;
 984,   1 = L_OD;
 984,   1 = L_OD;
 984,   0 = L_CR;
 984,   1 = L_CR;
 984,   0 = L_DC;
 985,   0 = L_PS;
 985,   1 = L_PS;
 985,   1 = L_PS;
 985,   0 = L_IC;
 985,   1 = L_IC;
 985,   0 = L_CPU;
 985,   1 = L_CPU;
 985,   1 = L_CPU;
 985,   1 = L_BUS;
 985,   1 = L_BUS;
 985,   1 = L_BUS;
 985,   0 = L_OD;
 985,   1 = L_OD;
 985,   1 = L_OD;
 985,   0 = L_CR;
 985,   1 = L_CR;
 985,   0 = L_DC;
 986,   1 = L_PS;
 986,   0 = L_PS;
 986,   1 = L_PS;
 986,   1 = L_IC;
 986,   0 = L_IC;
 986,   1 = L_CPU;
 986,   1 = L_CPU;
 986,   1 = L_CPU;
 986,   1 = L_BUS;
 986,   1 = L_BUS;
 986,   1 = L_BUS;
 986,   1 = L_OD;
 986,   1 = L_OD;
 986,   1 = L_OD;
 986,   1 = L_CR;
 986,   1 = L_CR;
 986,   0 = L_DC;
 987,   0 = L_PS;
 987,   1 = L_PS;
 987,   1 = L_PS;
 987,   0 = L_IC;
 987,   1 = L_IC;
 987,   1 = L_CPU;
 987,   1 = L_CPU;
 987,   1 = L_CPU;
 987,   1 = L_BUS;
 987,   1 = L_BUS;
 987,   1 = L_BUS;
 987,   1 = L_OD;
 987,   1 = L_OD;
 987,   1 = L_OD;
 987,   1 = L_CR;
 987,   1 = L_CR;
 987,   0 = L_DC;
 990,   1 = L_PS;
 990,   1 = L_PS;
 990,   0 = L_PS;
 990,   1 = L_IC;
 990,   1 = L_IC;
 990,   0 = L_IC;
 990,   0 = L_CPU;
 990,   1 = L_BUS;
 990,   0 = L_BUS;
 990,   1 = L_OD;
 990,   1 = L_OD;
 990,   0 = L_OD;
 990,   1 = L_CR;
 990,   1 = L_CR;
 990,   0 = L_CR;
 990,   1 = L_DC;
 990,   1 = L_DC;
 991,   1 = L_PS;
 991,   1 = L_PS;
 991,   0 = L_PS;
 991,   1 = L_IC;
 991,   1 = L_IC;
 991,   0 = L_IC;
 991,   0 = L_CPU;
 991,   1 = L_BUS;
 991,   0 = L_BUS;
 991,   1 = L_OD;
 991,   1 = L_OD;
 991,   0 = L_OD;
 991,   1 = L_CR;
 991,   1 = L_CR;
 991,   0 = L_CR;
 991,   1 = L_DC;
 991,   1 = L_DC;
 993,   1 = L_PS;
 993,   1 = L_PS;
 993,   0 = L_PS;
 993,   1 = L_IC;
 993,   1 = L_IC;
 993,   0 = L_IC;
 993,   0 = L_CPU;
 993,   1 = L_BUS;
 993,   1 = L_BUS;
 993,   0 = L_BUS;
 993,   1 = L_OD;
 993,   0 = L_OD;
 993,   1 = L_CR;
 993,   1 = L_CR;
 993,   0 = L_CR;
 993,   1 = L_DC;
 993,   1 = L_DC;
 994,   1 = L_PS;
 994,   1 = L_PS;
 994,   0 = L_PS;
 994,   1 = L_IC;
 994,   1 = L_IC;
 994,   0 = L_IC;
 994,   0 = L_CPU;
 994,   1 = L_BUS;
 994,   1 = L_BUS;
 994,   0 = L_BUS;
 994,   1 = L_OD;
 994,   0 = L_OD;
 994,   1 = L_CR;
 994,   1 = L_CR;
 994,   0 = L_CR;
 994,   1 = L_DC;
 994,   1 = L_DC;
 996,   1 = L_PS;
 996,   1 = L_PS;
 996,   0 = L_PS;
 996,   1 = L_IC;
 996,   1 = L_IC;
 996,   0 = L_IC;
 996,   0 = L_CPU;
 996,   1 = L_BUS;
 996,   1 = L_BUS;
 996,   0 = L_BUS;
 996,   1 = L_OD;
 996,   1 = L_OD;
 996,   0 = L_OD;
 996,   1 = L_CR;
 996,   0 = L_CR;
 996,   1 = L_DC;
 996,   1 = L_DC;
 997,   1 = L_PS;
 997,   1 = L_PS;
 997,   0 = L_PS;
 997,   1 = L_IC;
 997,   1 = L_IC;
 997,   0 = L_IC;
 997,   0 = L_CPU;
 997,   1 = L_BUS;
 997,   1 = L_BUS;
 997,   0 = L_BUS;
 997,   1 = L_OD;
 997,   1 = L_OD;
 997,   0 = L_OD;
 997,   1 = L_CR;
 997,   0 = L_CR;
 997,   1 = L_DC;
 997,   1 = L_DC;
 999,   1 = L_PS;
 999,   0 = L_PS;
 999,   0 = L_PS;
 999,   1 = L_IC;
 999,   0 = L_IC;
 999,   0 = L_IC;
 999,   0 = L_CPU;
 999,   1 = L_BUS;
 999,   1 = L_BUS;
 999,   0 = L_BUS;
 999,   1 = L_OD;
 999,   1 = L_OD;
 999,   0 = L_OD;
 999,   1 = L_CR;
 999,   1 = L_CR;
 999,   0 = L_CR;
 999,   0 = L_DC;
1000,   0 = L_PS;
1000,   1 = L_PS;
1000,   0 = L_PS;
1000,   0 = L_IC;
1000,   1 = L_IC;
1000,   0 = L_IC;
1000,   0 = L_CPU;
1000,   1 = L_BUS;
1000,   1 = L_BUS;
1000,   0 = L_BUS;
1000,   1 = L_OD;
1000,   1 = L_OD;
1000,   0 = L_OD;
1000,   1 = L_CR;
1000,   1 = L_CR;
1000,   0 = L_CR;
1000,   0 = L_DC;
1001,   1 = L_PS;
1001,   0 = L_PS;
1001,   1 = L_PS;
1001,   1 = L_IC;
1001,   0 = L_IC;
1001,   1 = L_IC;
1001,   0 = L_CPU;
1001,   0 = L_BUS;
1001,   1 = L_BUS;
1001,   1 = L_OD;
1001,   0 = L_OD;
1001,   1 = L_OD;
1001,   1 = L_CR;
1001,   0 = L_CR;
1001,   1 = L_CR;
1001,   1 = L_DC;
1001,   1 = L_DC;
1003,   1 = L_PS;
1003,   0 = L_PS;
1003,   1 = L_PS;
1003,   1 = L_IC;
1003,   0 = L_IC;
1003,   1 = L_IC;
1003,   0 = L_CPU;
1003,   1 = L_BUS;
1003,   0 = L_BUS;
1003,   1 = L_OD;
1003,   0 = L_OD;
1003,   1 = L_OD;
1003,   1 = L_CR;
1003,   0 = L_CR;
1003,   1 = L_CR;
1003,   1 = L_DC;
1003,   1 = L_DC;
1004,   1 = L_PS;
1004,   0 = L_PS;
1004,   1 = L_PS;
1004,   1 = L_IC;
1004,   0 = L_IC;
1004,   1 = L_IC;
1004,   0 = L_CPU;
1004,   1 = L_BUS;
1004,   0 = L_BUS;
1004,   1 = L_BUS;
1004,   0 = L_OD;
1004,   1 = L_OD;
1004,   1 = L_CR;
1004,   0 = L_CR;
1004,   1 = L_CR;
1004,   1 = L_DC;
1004,   1 = L_DC;
1006,   1 = L_PS;
1006,   0 = L_PS;
1006,   1 = L_PS;
1006,   1 = L_IC;
1006,   0 = L_IC;
1006,   1 = L_IC;
1006,   0 = L_CPU;
1006,   1 = L_BUS;
1006,   0 = L_BUS;
1006,   1 = L_BUS;
1006,   1 = L_OD;
1006,   0 = L_OD;
1006,   1 = L_CR;
1006,   0 = L_CR;
1006,   1 = L_CR;
1006,   1 = L_DC;
1006,   1 = L_DC;
1007,   1 = L_PS;
1007,   0 = L_PS;
1007,   1 = L_PS;
1007,   1 = L_IC;
1007,   0 = L_IC;
1007,   1 = L_IC;
1007,   0 = L_CPU;
1007,   1 = L_BUS;
1007,   0 = L_BUS;
1007,   1 = L_BUS;
1007,   1 = L_OD;
1007,   0 = L_OD;
1007,   1 = L_OD;
1007,   0 = L_CR;
1007,   1 = L_CR;
1007,   1 = L_DC;
1007,   1 = L_DC;
1009,   1 = L_PS;
1009,   0 = L_PS;
1009,   1 = L_PS;
1009,   1 = L_IC;
1009,   0 = L_IC;
1009,   1 = L_IC;
1009,   0 = L_CPU;
1009,   1 = L_BUS;
1009,   0 = L_BUS;
1009,   1 = L_BUS;
1009,   1 = L_OD;
1009,   0 = L_OD;
1009,   1 = L_OD;
1009,   1 = L_CR;
1009,   0 = L_CR;
1009,   1 = L_DC;
1009,   1 = L_DC;
1010,   1 = L_PS;
1010,   0 = L_PS;
1010,   1 = L_PS;
1010,   1 = L_IC;
1010,   0 = L_IC;
1010,   1 = L_IC;
1010,   0 = L_CPU;
1010,   1 = L_BUS;
1010,   0 = L_BUS;
1010,   1 = L_BUS;
1010,   1 = L_OD;
1010,   0 = L_OD;
1010,   1 = L_OD;
1010,   1 = L_CR;
1010,   0 = L_CR;
1010,   1 = L_CR;
1010,   0 = L_DC;
1011,   0 = L_PS;
1011,   0 = L_PS;
1011,   1 = L_PS;
1011,   0 = L_IC;
1011,   0 = L_IC;
1011,   1 = L_IC;
1011,   0 = L_CPU;
1011,   1 = L_BUS;
1011,   0 = L_BUS;
1011,   1 = L_BUS;
1011,   1 = L_OD;
1011,   0 = L_OD;
1011,   1 = L_OD;
1011,   1 = L_CR;
1011,   0 = L_CR;
1011,   1 = L_CR;
1011,   0 = L_DC;
1012,   1 = L_PS;
1012,   1 = L_PS;
1012,   0 = L_PS;
1012,   1 = L_IC;
1012,   1 = L_IC;
1012,   0 = L_IC;
1012,   1 = L_CPU;
1012,   0 = L_CPU;
1012,   0 = L_BUS;
1012,   1 = L_OD;
1012,   1 = L_OD;
1012,   1 = L_OD;
1012,   1 = L_CR;
1012,   1 = L_CR;
1012,   1 = L_CR;
1012,   1 = L_DC;
1012,   1 = L_DC;
1013,   1 = L_PS;
1013,   0 = L_PS;
1013,   1 = L_PS;
1013,   1 = L_IC;
1013,   0 = L_IC;
1013,   1 = L_IC;
1013,   0 = L_CPU;
1013,   1 = L_CPU;
1013,   0 = L_BUS;
1013,   1 = L_OD;
1013,   1 = L_OD;
1013,   1 = L_OD;
1013,   1 = L_CR;
1013,   1 = L_CR;
1013,   1 = L_CR;
1013,   1 = L_DC;
1013,   1 = L_DC;
1014,   1 = L_PS;
1014,   1 = L_PS;
1014,   1 = L_PS;
1014,   1 = L_IC;
1014,   1 = L_IC;
1014,   1 = L_IC;
1014,   1 = L_CPU;
1014,   1 = L_CPU;
1014,   1 = L_BUS;
1014,   1 = L_BUS;
1014,   1 = L_OD;
1014,   1 = L_OD;
1014,   1 = L_CR;
1014,   1 = L_CR;
1014,   1 = L_CR;
1014,   1 = L_DC;
1014,   1 = L_DC;
1015,   1 = L_PS;
1015,   1 = L_PS;
1015,   0 = L_PS;
1015,   1 = L_IC;
1015,   1 = L_IC;
1015,   0 = L_IC;
1015,   1 = L_CPU;
1015,   0 = L_CPU;
1015,   1 = L_BUS;
1015,   1 = L_BUS;
1015,   1 = L_OD;
1015,   0 = L_OD;
1015,   1 = L_CR;
1015,   1 = L_CR;
1015,   0 = L_CR;
1015,   1 = L_DC;
1015,   1 = L_DC;
1016,   1 = L_PS;
1016,   0 = L_PS;
1016,   1 = L_PS;
1016,   1 = L_IC;
1016,   0 = L_IC;
1016,   1 = L_IC;
1016,   0 = L_CPU;
1016,   1 = L_CPU;
1016,   1 = L_BUS;
1016,   1 = L_BUS;
1016,   1 = L_OD;
1016,   0 = L_OD;
1016,   1 = L_CR;
1016,   0 = L_CR;
1016,   1 = L_CR;
1016,   1 = L_DC;
1016,   1 = L_DC;
1017,   1 = L_PS;
1017,   1 = L_PS;
1017,   1 = L_PS;
1017,   1 = L_IC;
1017,   1 = L_IC;
1017,   1 = L_IC;
1017,   1 = L_CPU;
1017,   1 = L_CPU;
1017,   1 = L_BUS;
1017,   1 = L_BUS;
1017,   1 = L_OD;
1017,   1 = L_OD;
1017,   1 = L_OD;
1017,   1 = L_CR;
1017,   1 = L_CR;
1017,   1 = L_DC;
1017,   1 = L_DC;
1018,   1 = L_PS;
1018,   1 = L_PS;
1018,   0 = L_PS;
1018,   1 = L_IC;
1018,   1 = L_IC;
1018,   0 = L_IC;
1018,   1 = L_CPU;
1018,   0 = L_CPU;
1018,   1 = L_BUS;
1018,   1 = L_BUS;
1018,   1 = L_OD;
1018,   1 = L_OD;
1018,   0 = L_OD;
1018,   1 = L_CR;
1018,   0 = L_CR;
1018,   1 = L_DC;
1018,   1 = L_DC;
1019,   1 = L_PS;
1019,   0 = L_PS;
1019,   1 = L_PS;
1019,   1 = L_IC;
1019,   0 = L_IC;
1019,   1 = L_IC;
1019,   0 = L_CPU;
1019,   1 = L_CPU;
1019,   1 = L_BUS;
1019,   1 = L_BUS;
1019,   1 = L_OD;
1019,   0 = L_OD;
1019,   1 = L_OD;
1019,   1 = L_CR;
1019,   0 = L_CR;
1019,   1 = L_DC;
1019,   1 = L_DC;
1020,   1 = L_PS;
1020,   0 = L_PS;
1020,   1 = L_PS;
1020,   1 = L_IC;
1020,   0 = L_IC;
1020,   1 = L_IC;
1020,   1 = L_CPU;
1020,   1 = L_CPU;
1020,   1 = L_BUS;
1020,   1 = L_BUS;
1020,   1 = L_OD;
1020,   1 = L_OD;
1020,   1 = L_OD;
1020,   1 = L_CR;
1020,   1 = L_CR;
1020,   1 = L_CR;
1020,   0 = L_DC;
1021,   0 = L_PS;
1021,   1 = L_PS;
1021,   1 = L_PS;
1021,   0 = L_IC;
1021,   1 = L_IC;
1021,   1 = L_IC;
1021,   1 = L_CPU;
1021,   1 = L_CPU;
1021,   1 = L_BUS;
1021,   1 = L_BUS;
1021,   1 = L_OD;
1021,   1 = L_OD;
1021,   1 = L_OD;
1021,   1 = L_CR;
1021,   1 = L_CR;
1021,   1 = L_CR;
1021,   0 = L_DC;
1023,   1 = L_PS;
1023,   1 = L_PS;
1023,   0 = L_PS;
1023,   1 = L_IC;
1023,   1 = L_IC;
1023,   0 = L_IC;
1023,   1 = L_CPU;
1023,   0 = L_CPU;
1023,   1 = L_BUS;
1023,   0 = L_BUS;
1023,   1 = L_OD;
1023,   1 = L_OD;
1023,   1 = L_CR;
1023,   1 = L_CR;
1023,   1 = L_CR;
1023,   1 = L_DC;
1023,   1 = L_DC;
1024,   1 = L_PS;
1024,   1 = L_PS;
1024,   0 = L_PS;
1024,   1 = L_IC;
1024,   1 = L_IC;
1024,   0 = L_IC;
1024,   1 = L_CPU;
1024,   0 = L_CPU;
1024,   1 = L_BUS;
1024,   0 = L_BUS;
1024,   1 = L_OD;
1024,   0 = L_OD;
1024,   1 = L_CR;
1024,   1 = L_CR;
1024,   0 = L_CR;
1024,   1 = L_DC;
1024,   1 = L_DC;
1025,   1 = L_PS;
1025,   0 = L_PS;
1025,   0 = L_PS;
1025,   1 = L_IC;
1025,   0 = L_IC;
1025,   0 = L_IC;
1025,   0 = L_CPU;
1025,   0 = L_CPU;
1025,   1 = L_BUS;
1025,   0 = L_BUS;
1025,   1 = L_OD;
1025,   0 = L_OD;
1025,   1 = L_CR;
1025,   0 = L_CR;
1025,   1 = L_CR;
1025,   1 = L_DC;
1025,   1 = L_DC;
1026,   1 = L_PS;
1026,   1 = L_PS;
1026,   0 = L_PS;
1026,   1 = L_IC;
1026,   1 = L_IC;
1026,   0 = L_IC;
1026,   1 = L_CPU;
1026,   0 = L_CPU;
1026,   1 = L_BUS;
1026,   0 = L_BUS;
1026,   1 = L_OD;
1026,   1 = L_OD;
1026,   1 = L_OD;
1026,   1 = L_CR;
1026,   1 = L_CR;
1026,   1 = L_DC;
1026,   1 = L_DC;
1027,   1 = L_PS;
1027,   1 = L_PS;
1027,   0 = L_PS;
1027,   1 = L_IC;
1027,   1 = L_IC;
1027,   0 = L_IC;
1027,   1 = L_CPU;
1027,   0 = L_CPU;
1027,   1 = L_BUS;
1027,   0 = L_BUS;
1027,   1 = L_OD;
1027,   1 = L_OD;
1027,   0 = L_OD;
1027,   1 = L_CR;
1027,   0 = L_CR;
1027,   1 = L_DC;
1027,   1 = L_DC;
1028,   1 = L_PS;
1028,   0 = L_PS;
1028,   0 = L_PS;
1028,   1 = L_IC;
1028,   0 = L_IC;
1028,   0 = L_IC;
1028,   0 = L_CPU;
1028,   0 = L_CPU;
1028,   1 = L_BUS;
1028,   0 = L_BUS;
1028,   1 = L_OD;
1028,   0 = L_OD;
1028,   1 = L_OD;
1028,   1 = L_CR;
1028,   0 = L_CR;
1028,   1 = L_DC;
1028,   1 = L_DC;
1029,   1 = L_PS;
1029,   0 = L_PS;
1029,   0 = L_PS;
1029,   1 = L_IC;
1029,   0 = L_IC;
1029,   0 = L_IC;
1029,   1 = L_CPU;
1029,   0 = L_CPU;
1029,   1 = L_BUS;
1029,   0 = L_BUS;
1029,   1 = L_OD;
1029,   1 = L_OD;
1029,   1 = L_OD;
1029,   1 = L_CR;
1029,   1 = L_CR;
1029,   1 = L_CR;
1029,   0 = L_DC;
1030,   0 = L_PS;
1030,   1 = L_PS;
1030,   0 = L_PS;
1030,   0 = L_IC;
1030,   1 = L_IC;
1030,   0 = L_IC;
1030,   1 = L_CPU;
1030,   0 = L_CPU;
1030,   1 = L_BUS;
1030,   0 = L_BUS;
1030,   1 = L_OD;
1030,   1 = L_OD;
1030,   1 = L_OD;
1030,   1 = L_CR;
1030,   1 = L_CR;
1030,   1 = L_CR;
1030,   0 = L_DC;
1031,   1 = L_PS;
1031,   0 = L_PS;
1031,   1 = L_PS;
1031,   1 = L_IC;
1031,   0 = L_IC;
1031,   1 = L_IC;
1031,   0 = L_CPU;
1031,   1 = L_CPU;
1031,   1 = L_BUS;
1031,   0 = L_BUS;
1031,   1 = L_OD;
1031,   1 = L_OD;
1031,   1 = L_CR;
1031,   1 = L_CR;
1031,   1 = L_CR;
1031,   1 = L_DC;
1031,   1 = L_DC;
1032,   1 = L_PS;
1032,   0 = L_PS;
1032,   0 = L_PS;
1032,   1 = L_IC;
1032,   0 = L_IC;
1032,   0 = L_IC;
1032,   0 = L_CPU;
1032,   0 = L_CPU;
1032,   1 = L_BUS;
1032,   0 = L_BUS;
1032,   1 = L_OD;
1032,   0 = L_OD;
1032,   1 = L_CR;
1032,   1 = L_CR;
1032,   0 = L_CR;
1032,   1 = L_DC;
1032,   1 = L_DC;
1033,   1 = L_PS;
1033,   0 = L_PS;
1033,   1 = L_PS;
1033,   1 = L_IC;
1033,   0 = L_IC;
1033,   1 = L_IC;
1033,   0 = L_CPU;
1033,   1 = L_CPU;
1033,   1 = L_BUS;
1033,   0 = L_BUS;
1033,   1 = L_OD;
1033,   0 = L_OD;
1033,   1 = L_CR;
1033,   0 = L_CR;
1033,   1 = L_CR;
1033,   1 = L_DC;
1033,   1 = L_DC;
1034,   1 = L_PS;
1034,   0 = L_PS;
1034,   1 = L_PS;
1034,   1 = L_IC;
1034,   0 = L_IC;
1034,   1 = L_IC;
1034,   0 = L_CPU;
1034,   1 = L_CPU;
1034,   1 = L_BUS;
1034,   0 = L_BUS;
1034,   1 = L_OD;
1034,   1 = L_OD;
1034,   1 = L_OD;
1034,   1 = L_CR;
1034,   1 = L_CR;
1034,   1 = L_DC;
1034,   1 = L_DC;
1035,   1 = L_PS;
1035,   0 = L_PS;
1035,   0 = L_PS;
1035,   1 = L_IC;
1035,   0 = L_IC;
1035,   0 = L_IC;
1035,   0 = L_CPU;
1035,   0 = L_CPU;
1035,   1 = L_BUS;
1035,   0 = L_BUS;
1035,   1 = L_OD;
1035,   1 = L_OD;
1035,   0 = L_OD;
1035,   1 = L_CR;
1035,   0 = L_CR;
1035,   1 = L_DC;
1035,   1 = L_DC;
1036,   1 = L_PS;
1036,   0 = L_PS;
1036,   1 = L_PS;
1036,   1 = L_IC;
1036,   0 = L_IC;
1036,   1 = L_IC;
1036,   0 = L_CPU;
1036,   1 = L_CPU;
1036,   1 = L_BUS;
1036,   0 = L_BUS;
1036,   1 = L_OD;
1036,   0 = L_OD;
1036,   1 = L_OD;
1036,   1 = L_CR;
1036,   0 = L_CR;
1036,   1 = L_DC;
1036,   1 = L_DC;
1037,   1 = L_PS;
1037,   0 = L_PS;
1037,   1 = L_PS;
1037,   1 = L_IC;
1037,   0 = L_IC;
1037,   1 = L_IC;
1037,   0 = L_CPU;
1037,   1 = L_CPU;
1037,   1 = L_BUS;
1037,   0 = L_BUS;
1037,   1 = L_OD;
1037,   1 = L_OD;
1037,   1 = L_OD;
1037,   1 = L_CR;
1037,   1 = L_CR;
1037,   1 = L_CR;
1037,   0 = L_DC;
1038,   0 = L_PS;
1038,   0 = L_PS;
1038,   1 = L_PS;
1038,   0 = L_IC;
1038,   0 = L_IC;
1038,   1 = L_IC;
1038,   0 = L_CPU;
1038,   1 = L_CPU;
1038,   1 = L_BUS;
1038,   0 = L_BUS;
1038,   1 = L_OD;
1038,   1 = L_OD;
1038,   1 = L_OD;
1038,   1 = L_CR;
1038,   1 = L_CR;
1038,   1 = L_CR;
1038,   0 = L_DC;
1039,   1 = L_PS;
1039,   1 = L_PS;
1039,   0 = L_PS;
1039,   1 = L_IC;
1039,   1 = L_IC;
1039,   0 = L_IC;
1039,   1 = L_CPU;
1039,   0 = L_CPU;
1039,   1 = L_BUS;
1039,   1 = L_BUS;
1039,   1 = L_BUS;
1039,   0 = L_OD;
1039,   1 = L_CR;
1039,   1 = L_CR;
1039,   0 = L_CR;
1039,   1 = L_DC;
1039,   1 = L_DC;
1040,   1 = L_PS;
1040,   0 = L_PS;
1040,   1 = L_PS;
1040,   1 = L_IC;
1040,   0 = L_IC;
1040,   1 = L_IC;
1040,   0 = L_CPU;
1040,   1 = L_CPU;
1040,   1 = L_BUS;
1040,   1 = L_BUS;
1040,   1 = L_BUS;
1040,   0 = L_OD;
1040,   1 = L_CR;
1040,   0 = L_CR;
1040,   1 = L_CR;
1040,   1 = L_DC;
1040,   1 = L_DC;
1041,   1 = L_PS;
1041,   1 = L_PS;
1041,   1 = L_PS;
1041,   1 = L_IC;
1041,   1 = L_IC;
1041,   1 = L_IC;
1041,   1 = L_CPU;
1041,   1 = L_CPU;
1041,   1 = L_BUS;
1041,   1 = L_BUS;
1041,   1 = L_BUS;
1041,   1 = L_OD;
1041,   1 = L_OD;
1041,   1 = L_CR;
1041,   1 = L_CR;
1041,   1 = L_DC;
1041,   1 = L_DC;
1042,   1 = L_PS;
1042,   1 = L_PS;
1042,   0 = L_PS;
1042,   1 = L_IC;
1042,   1 = L_IC;
1042,   0 = L_IC;
1042,   1 = L_CPU;
1042,   0 = L_CPU;
1042,   1 = L_BUS;
1042,   1 = L_BUS;
1042,   1 = L_BUS;
1042,   1 = L_OD;
1042,   0 = L_OD;
1042,   1 = L_CR;
1042,   0 = L_CR;
1042,   1 = L_DC;
1042,   1 = L_DC;
1043,   1 = L_PS;
1043,   0 = L_PS;
1043,   1 = L_PS;
1043,   1 = L_IC;
1043,   0 = L_IC;
1043,   1 = L_IC;
1043,   0 = L_CPU;
1043,   1 = L_CPU;
1043,   1 = L_BUS;
1043,   1 = L_BUS;
1043,   1 = L_BUS;
1043,   0 = L_OD;
1043,   1 = L_OD;
1043,   1 = L_CR;
1043,   0 = L_CR;
1043,   1 = L_DC;
1043,   1 = L_DC;
1044,   1 = L_PS;
1044,   0 = L_PS;
1044,   1 = L_PS;
1044,   1 = L_IC;
1044,   0 = L_IC;
1044,   1 = L_IC;
1044,   1 = L_CPU;
1044,   1 = L_CPU;
1044,   1 = L_BUS;
1044,   1 = L_BUS;
1044,   1 = L_BUS;
1044,   1 = L_OD;
1044,   1 = L_OD;
1044,   1 = L_CR;
1044,   1 = L_CR;
1044,   1 = L_CR;
1044,   0 = L_DC;
1045,   0 = L_PS;
1045,   1 = L_PS;
1045,   1 = L_PS;
1045,   0 = L_IC;
1045,   1 = L_IC;
1045,   1 = L_IC;
1045,   1 = L_CPU;
1045,   1 = L_CPU;
1045,   1 = L_BUS;
1045,   1 = L_BUS;
1045,   1 = L_BUS;
1045,   1 = L_OD;
1045,   1 = L_OD;
1045,   1 = L_CR;
1045,   1 = L_CR;
1045,   1 = L_CR;
1045,   0 = L_DC;
1047,   1 = L_PS;
1047,   1 = L_PS;
1047,   0 = L_PS;
1047,   1 = L_IC;
1047,   1 = L_IC;
1047,   0 = L_IC;
1047,   1 = L_CPU;
1047,   0 = L_CPU;
1047,   1 = L_BUS;
1047,   1 = L_BUS;
1047,   1 = L_BUS;
1047,   1 = L_OD;
1047,   0 = L_OD;
1047,   1 = L_CR;
1047,   0 = L_CR;
1047,   1 = L_DC;
1047,   1 = L_DC;
1048,   1 = L_PS;
1048,   1 = L_PS;
1048,   0 = L_PS;
1048,   1 = L_IC;
1048,   1 = L_IC;
1048,   0 = L_IC;
1048,   1 = L_CPU;
1048,   0 = L_CPU;
1048,   1 = L_BUS;
1048,   1 = L_BUS;
1048,   1 = L_BUS;
1048,   1 = L_OD;
1048,   0 = L_OD;
1048,   1 = L_CR;
1048,   0 = L_CR;
1048,   1 = L_DC;
1048,   1 = L_DC;
1050,   1 = L_PS;
1050,   0 = L_PS;
1050,   0 = L_PS;
1050,   1 = L_IC;
1050,   0 = L_IC;
1050,   0 = L_IC;
1050,   1 = L_CPU;
1050,   0 = L_CPU;
1050,   1 = L_BUS;
1050,   1 = L_BUS;
1050,   1 = L_BUS;
1050,   1 = L_OD;
1050,   0 = L_OD;
1050,   1 = L_CR;
1050,   1 = L_CR;
1050,   0 = L_CR;
1050,   0 = L_DC;
1051,   0 = L_PS;
1051,   1 = L_PS;
1051,   0 = L_PS;
1051,   0 = L_IC;
1051,   1 = L_IC;
1051,   0 = L_IC;
1051,   1 = L_CPU;
1051,   0 = L_CPU;
1051,   1 = L_BUS;
1051,   1 = L_BUS;
1051,   1 = L_BUS;
1051,   1 = L_OD;
1051,   0 = L_OD;
1051,   1 = L_CR;
1051,   1 = L_CR;
1051,   0 = L_CR;
1051,   0 = L_DC;
1052,   1 = L_PS;
1052,   0 = L_PS;
1052,   1 = L_PS;
1052,   1 = L_IC;
1052,   0 = L_IC;
1052,   1 = L_IC;
1052,   0 = L_CPU;
1052,   1 = L_CPU;
1052,   1 = L_BUS;
1052,   1 = L_BUS;
1052,   1 = L_BUS;
1052,   1 = L_OD;
1052,   0 = L_OD;
1052,   0 = L_CR;
1052,   1 = L_CR;
1052,   1 = L_DC;
1052,   1 = L_DC;
1054,   1 = L_PS;
1054,   0 = L_PS;
1054,   1 = L_PS;
1054,   1 = L_IC;
1054,   0 = L_IC;
1054,   1 = L_IC;
1054,   0 = L_CPU;
1054,   1 = L_CPU;
1054,   1 = L_BUS;
1054,   1 = L_BUS;
1054,   1 = L_BUS;
1054,   1 = L_OD;
1054,   0 = L_OD;
1054,   1 = L_CR;
1054,   0 = L_CR;
1054,   1 = L_DC;
1054,   1 = L_DC;
1055,   1 = L_PS;
1055,   0 = L_PS;
1055,   1 = L_PS;
1055,   1 = L_IC;
1055,   0 = L_IC;
1055,   1 = L_IC;
1055,   0 = L_CPU;
1055,   1 = L_CPU;
1055,   1 = L_BUS;
1055,   1 = L_BUS;
1055,   1 = L_BUS;
1055,   1 = L_OD;
1055,   0 = L_OD;
1055,   1 = L_CR;
1055,   0 = L_CR;
1055,   1 = L_CR;
1055,   0 = L_DC;
1056,   0 = L_PS;
1056,   0 = L_PS;
1056,   1 = L_PS;
1056,   0 = L_IC;
1056,   0 = L_IC;
1056,   1 = L_IC;
1056,   0 = L_CPU;
1056,   1 = L_CPU;
1056,   1 = L_BUS;
1056,   1 = L_BUS;
1056,   1 = L_BUS;
1056,   1 = L_OD;
1056,   0 = L_OD;
1056,   1 = L_CR;
1056,   0 = L_CR;
1056,   1 = L_CR;
1056,   0 = L_DC;
1057,   1 = L_PS;
1057,   1 = L_PS;
1057,   0 = L_PS;
1057,   1 = L_IC;
1057,   1 = L_IC;
1057,   0 = L_IC;
1057,   1 = L_CPU;
1057,   0 = L_CPU;
1057,   1 = L_BUS;
1057,   1 = L_BUS;
1057,   1 = L_BUS;
1057,   1 = L_OD;
1057,   1 = L_OD;
1057,   0 = L_OD;
1057,   0 = L_CR;
1057,   1 = L_DC;
1057,   1 = L_DC;
1058,   1 = L_PS;
1058,   0 = L_PS;
1058,   1 = L_PS;
1058,   1 = L_IC;
1058,   0 = L_IC;
1058,   1 = L_IC;
1058,   0 = L_CPU;
1058,   1 = L_CPU;
1058,   1 = L_BUS;
1058,   1 = L_BUS;
1058,   1 = L_BUS;
1058,   1 = L_OD;
1058,   0 = L_OD;
1058,   1 = L_OD;
1058,   0 = L_CR;
1058,   1 = L_DC;
1058,   1 = L_DC;
1059,   1 = L_PS;
1059,   0 = L_PS;
1059,   1 = L_PS;
1059,   1 = L_IC;
1059,   0 = L_IC;
1059,   1 = L_IC;
1059,   1 = L_CPU;
1059,   1 = L_CPU;
1059,   1 = L_BUS;
1059,   1 = L_BUS;
1059,   1 = L_BUS;
1059,   1 = L_OD;
1059,   1 = L_OD;
1059,   1 = L_OD;
1059,   1 = L_CR;
1059,   1 = L_CR;
1059,   0 = L_DC;
1060,   0 = L_PS;
1060,   1 = L_PS;
1060,   1 = L_PS;
1060,   0 = L_IC;
1060,   1 = L_IC;
1060,   1 = L_IC;
1060,   1 = L_CPU;
1060,   1 = L_CPU;
1060,   1 = L_BUS;
1060,   1 = L_BUS;
1060,   1 = L_BUS;
1060,   1 = L_OD;
1060,   1 = L_OD;
1060,   1 = L_OD;
1060,   1 = L_CR;
1060,   1 = L_CR;
1060,   0 = L_DC;
1062,   1 = L_PS;
1062,   0 = L_PS;
1062,   0 = L_PS;
1062,   1 = L_IC;
1062,   0 = L_IC;
1062,   0 = L_IC;
1062,   1 = L_CPU;
1062,   0 = L_CPU;
1062,   1 = L_BUS;
1062,   1 = L_BUS;
1062,   1 = L_BUS;
1062,   1 = L_OD;
1062,   1 = L_OD;
1062,   0 = L_OD;
1062,   1 = L_CR;
1062,   0 = L_CR;
1062,   0 = L_DC;
1063,   0 = L_PS;
1063,   1 = L_PS;
1063,   0 = L_PS;
1063,   0 = L_IC;
1063,   1 = L_IC;
1063,   0 = L_IC;
1063,   1 = L_CPU;
1063,   0 = L_CPU;
1063,   1 = L_BUS;
1063,   1 = L_BUS;
1063,   1 = L_BUS;
1063,   1 = L_OD;
1063,   1 = L_OD;
1063,   0 = L_OD;
1063,   1 = L_CR;
1063,   0 = L_CR;
1063,   0 = L_DC;
1064,   1 = L_PS;
1064,   0 = L_PS;
1064,   1 = L_PS;
1064,   1 = L_IC;
1064,   0 = L_IC;
1064,   1 = L_IC;
1064,   0 = L_CPU;
1064,   1 = L_CPU;
1064,   1 = L_BUS;
1064,   1 = L_BUS;
1064,   1 = L_BUS;
1064,   1 = L_OD;
1064,   0 = L_OD;
1064,   1 = L_OD;
1064,   1 = L_CR;
1064,   0 = L_CR;
1064,   0 = L_DC;
1065,   0 = L_PS;
1065,   0 = L_PS;
1065,   1 = L_PS;
1065,   0 = L_IC;
1065,   0 = L_IC;
1065,   1 = L_IC;
1065,   0 = L_CPU;
1065,   1 = L_CPU;
1065,   1 = L_BUS;
1065,   1 = L_BUS;
1065,   1 = L_BUS;
1065,   1 = L_OD;
1065,   0 = L_OD;
1065,   1 = L_OD;
1065,   1 = L_CR;
1065,   0 = L_CR;
1065,   0 = L_DC;
1068,   0 = L_PS;
1068,   1 = L_PS;
1068,   1 = L_PS;
1068,   0 = L_IC;
1068,   1 = L_IC;
1068,   1 = L_IC;
1068,   0 = L_CPU;
1068,   0 = L_BUS;
1068,   1 = L_BUS;
1068,   0 = L_OD;
1068,   1 = L_OD;
1068,   1 = L_OD;
1068,   0 = L_CR;
1068,   1 = L_CR;
1068,   1 = L_CR;
1068,   1 = L_DC;
1068,   1 = L_DC;
1069,   0 = L_PS;
1069,   1 = L_PS;
1069,   1 = L_PS;
1069,   0 = L_IC;
1069,   1 = L_IC;
1069,   1 = L_IC;
1069,   0 = L_CPU;
1069,   0 = L_BUS;
1069,   1 = L_BUS;
1069,   0 = L_OD;
1069,   1 = L_OD;
1069,   1 = L_OD;
1069,   0 = L_CR;
1069,   1 = L_CR;
1069,   1 = L_CR;
1069,   1 = L_DC;
1069,   1 = L_DC;
1071,   0 = L_PS;
1071,   1 = L_PS;
1071,   1 = L_PS;
1071,   0 = L_IC;
1071,   1 = L_IC;
1071,   1 = L_IC;
1071,   0 = L_CPU;
1071,   0 = L_BUS;
1071,   1 = L_BUS;
1071,   1 = L_BUS;
1071,   0 = L_OD;
1071,   1 = L_OD;
1071,   0 = L_CR;
1071,   1 = L_CR;
1071,   1 = L_CR;
1071,   1 = L_DC;
1071,   1 = L_DC;
1072,   0 = L_PS;
1072,   1 = L_PS;
1072,   1 = L_PS;
1072,   0 = L_IC;
1072,   1 = L_IC;
1072,   1 = L_IC;
1072,   0 = L_CPU;
1072,   0 = L_BUS;
1072,   1 = L_BUS;
1072,   1 = L_BUS;
1072,   0 = L_OD;
1072,   1 = L_OD;
1072,   0 = L_CR;
1072,   1 = L_CR;
1072,   1 = L_CR;
1072,   1 = L_DC;
1072,   1 = L_DC;
1074,   0 = L_PS;
1074,   1 = L_PS;
1074,   1 = L_PS;
1074,   0 = L_IC;
1074,   1 = L_IC;
1074,   1 = L_IC;
1074,   0 = L_CPU;
1074,   0 = L_BUS;
1074,   1 = L_BUS;
1074,   1 = L_BUS;
1074,   0 = L_OD;
1074,   1 = L_OD;
1074,   1 = L_OD;
1074,   0 = L_CR;
1074,   1 = L_CR;
1074,   1 = L_DC;
1074,   1 = L_DC;
1075,   0 = L_PS;
1075,   1 = L_PS;
1075,   1 = L_PS;
1075,   0 = L_IC;
1075,   1 = L_IC;
1075,   1 = L_IC;
1075,   0 = L_CPU;
1075,   0 = L_BUS;
1075,   1 = L_BUS;
1075,   1 = L_BUS;
1075,   0 = L_OD;
1075,   1 = L_OD;
1075,   1 = L_OD;
1075,   0 = L_CR;
1075,   1 = L_CR;
1075,   1 = L_DC;
1075,   1 = L_DC;
1076,   0 = L_PS;
1076,   0 = L_PS;
1076,   1 = L_PS;
1076,   0 = L_IC;
1076,   0 = L_IC;
1076,   1 = L_IC;
1076,   0 = L_CPU;
1076,   0 = L_BUS;
1076,   1 = L_BUS;
1076,   1 = L_BUS;
1076,   0 = L_OD;
1076,   1 = L_OD;
1076,   1 = L_OD;
1076,   0 = L_CR;
1076,   1 = L_CR;
1076,   1 = L_CR;
1076,   0 = L_DC;
1077,   0 = L_PS;
1077,   1 = L_PS;
1077,   1 = L_PS;
1077,   0 = L_IC;
1077,   1 = L_IC;
1077,   1 = L_IC;
1077,   0 = L_CPU;
1077,   0 = L_BUS;
1077,   1 = L_BUS;
1077,   1 = L_BUS;
1077,   0 = L_OD;
1077,   1 = L_OD;
1077,   1 = L_OD;
1077,   0 = L_CR;
1077,   1 = L_CR;
1077,   1 = L_CR;
1077,   0 = L_DC;
1078,   1 = L_PS;
1078,   1 = L_PS;
1078,   0 = L_PS;
1078,   1 = L_IC;
1078,   1 = L_IC;
1078,   0 = L_IC;
1078,   1 = L_CPU;
1078,   0 = L_CPU;
1078,   0 = L_BUS;
1078,   1 = L_OD;
1078,   1 = L_OD;
1078,   1 = L_OD;
1078,   1 = L_CR;
1078,   1 = L_CR;
1078,   1 = L_CR;
1078,   1 = L_DC;
1078,   1 = L_DC;
1080,   1 = L_PS;
1080,   1 = L_PS;
1080,   0 = L_PS;
1080,   1 = L_IC;
1080,   1 = L_IC;
1080,   0 = L_IC;
1080,   1 = L_CPU;
1080,   0 = L_CPU;
1080,   1 = L_BUS;
1080,   0 = L_BUS;
1080,   1 = L_OD;
1080,   0 = L_OD;
1080,   1 = L_CR;
1080,   1 = L_CR;
1080,   0 = L_CR;
1080,   1 = L_DC;
1080,   1 = L_DC;
1081,   1 = L_PS;
1081,   1 = L_PS;
1081,   0 = L_PS;
1081,   1 = L_IC;
1081,   1 = L_IC;
1081,   0 = L_IC;
1081,   1 = L_CPU;
1081,   0 = L_CPU;
1081,   1 = L_BUS;
1081,   0 = L_BUS;
1081,   1 = L_OD;
1081,   1 = L_OD;
1081,   1 = L_CR;
1081,   1 = L_CR;
1081,   1 = L_CR;
1081,   1 = L_DC;
1081,   1 = L_DC;
1082,   0 = L_PS;
1082,   1 = L_PS;
1082,   0 = L_PS;
1082,   0 = L_IC;
1082,   1 = L_IC;
1082,   0 = L_IC;
1082,   0 = L_CPU;
1082,   0 = L_CPU;
1082,   1 = L_BUS;
1082,   0 = L_BUS;
1082,   0 = L_OD;
1082,   1 = L_OD;
1082,   0 = L_CR;
1082,   1 = L_CR;
1082,   1 = L_CR;
1082,   1 = L_DC;
1082,   1 = L_DC;
1083,   1 = L_PS;
1083,   1 = L_PS;
1083,   0 = L_PS;
1083,   1 = L_IC;
1083,   1 = L_IC;
1083,   0 = L_IC;
1083,   1 = L_CPU;
1083,   0 = L_CPU;
1083,   1 = L_BUS;
1083,   0 = L_BUS;
1083,   1 = L_OD;
1083,   1 = L_OD;
1083,   0 = L_OD;
1083,   1 = L_CR;
1083,   0 = L_CR;
1083,   1 = L_DC;
1083,   1 = L_DC;
1084,   1 = L_PS;
1084,   1 = L_PS;
1084,   0 = L_PS;
1084,   1 = L_IC;
1084,   1 = L_IC;
1084,   0 = L_IC;
1084,   1 = L_CPU;
1084,   0 = L_CPU;
1084,   1 = L_BUS;
1084,   0 = L_BUS;
1084,   1 = L_OD;
1084,   1 = L_OD;
1084,   1 = L_OD;
1084,   1 = L_CR;
1084,   1 = L_CR;
1084,   1 = L_DC;
1084,   1 = L_DC;
1085,   0 = L_PS;
1085,   1 = L_PS;
1085,   0 = L_PS;
1085,   0 = L_IC;
1085,   1 = L_IC;
1085,   0 = L_IC;
1085,   0 = L_CPU;
1085,   0 = L_CPU;
1085,   1 = L_BUS;
1085,   0 = L_BUS;
1085,   0 = L_OD;
1085,   1 = L_OD;
1085,   1 = L_OD;
1085,   0 = L_CR;
1085,   1 = L_CR;
1085,   1 = L_DC;
1085,   1 = L_DC;
1086,   1 = L_PS;
1086,   0 = L_PS;
1086,   0 = L_PS;
1086,   1 = L_IC;
1086,   0 = L_IC;
1086,   0 = L_IC;
1086,   1 = L_CPU;
1086,   0 = L_CPU;
1086,   1 = L_BUS;
1086,   0 = L_BUS;
1086,   1 = L_OD;
1086,   1 = L_OD;
1086,   1 = L_OD;
1086,   1 = L_CR;
1086,   1 = L_CR;
1086,   1 = L_CR;
1086,   0 = L_DC;
1087,   0 = L_PS;
1087,   1 = L_PS;
1087,   0 = L_PS;
1087,   0 = L_IC;
1087,   1 = L_IC;
1087,   0 = L_IC;
1087,   1 = L_CPU;
1087,   0 = L_CPU;
1087,   1 = L_BUS;
1087,   0 = L_BUS;
1087,   1 = L_OD;
1087,   1 = L_OD;
1087,   1 = L_OD;
1087,   1 = L_CR;
1087,   1 = L_CR;
1087,   1 = L_CR;
1087,   0 = L_DC;
1088,   0 = L_PS;
1088,   1 = L_PS;
1088,   1 = L_PS;
1088,   0 = L_IC;
1088,   1 = L_IC;
1088,   1 = L_IC;
1088,   0 = L_CPU;
1088,   1 = L_CPU;
1088,   0 = L_BUS;
1088,   1 = L_OD;
1088,   1 = L_OD;
1088,   1 = L_OD;
1088,   1 = L_CR;
1088,   1 = L_CR;
1088,   1 = L_CR;
1088,   1 = L_DC;
1088,   1 = L_DC;
1089,   1 = L_PS;
1089,   1 = L_PS;
1089,   0 = L_PS;
1089,   1 = L_IC;
1089,   1 = L_IC;
1089,   0 = L_IC;
1089,   1 = L_CPU;
1089,   0 = L_CPU;
1089,   1 = L_BUS;
1089,   1 = L_BUS;
1089,   1 = L_OD;
1089,   0 = L_OD;
1089,   1 = L_CR;
1089,   1 = L_CR;
1089,   0 = L_CR;
1089,   1 = L_DC;
1089,   1 = L_DC;
1090,   1 = L_PS;
1090,   1 = L_PS;
1090,   1 = L_PS;
1090,   1 = L_IC;
1090,   1 = L_IC;
1090,   1 = L_IC;
1090,   1 = L_CPU;
1090,   1 = L_CPU;
1090,   1 = L_BUS;
1090,   1 = L_BUS;
1090,   1 = L_OD;
1090,   1 = L_OD;
1090,   1 = L_CR;
1090,   1 = L_CR;
1090,   1 = L_CR;
1090,   1 = L_DC;
1090,   1 = L_DC;
1091,   0 = L_PS;
1091,   1 = L_PS;
1091,   1 = L_PS;
1091,   0 = L_IC;
1091,   1 = L_IC;
1091,   1 = L_IC;
1091,   0 = L_CPU;
1091,   1 = L_CPU;
1091,   1 = L_BUS;
1091,   1 = L_BUS;
1091,   0 = L_OD;
1091,   1 = L_OD;
1091,   0 = L_CR;
1091,   1 = L_CR;
1091,   1 = L_CR;
1091,   1 = L_DC;
1091,   1 = L_DC;
1092,   1 = L_PS;
1092,   1 = L_PS;
1092,   0 = L_PS;
1092,   1 = L_IC;
1092,   1 = L_IC;
1092,   0 = L_IC;
1092,   1 = L_CPU;
1092,   0 = L_CPU;
1092,   1 = L_BUS;
1092,   1 = L_BUS;
1092,   1 = L_OD;
1092,   1 = L_OD;
1092,   0 = L_OD;
1092,   1 = L_CR;
1092,   0 = L_CR;
1092,   1 = L_DC;
1092,   1 = L_DC;
1093,   1 = L_PS;
1093,   1 = L_PS;
1093,   1 = L_PS;
1093,   1 = L_IC;
1093,   1 = L_IC;
1093,   1 = L_IC;
1093,   1 = L_CPU;
1093,   1 = L_CPU;
1093,   1 = L_BUS;
1093,   1 = L_BUS;
1093,   1 = L_OD;
1093,   1 = L_OD;
1093,   1 = L_OD;
1093,   1 = L_CR;
1093,   1 = L_CR;
1093,   1 = L_DC;
1093,   1 = L_DC;
1094,   0 = L_PS;
1094,   1 = L_PS;
1094,   1 = L_PS;
1094,   0 = L_IC;
1094,   1 = L_IC;
1094,   1 = L_IC;
1094,   0 = L_CPU;
1094,   1 = L_CPU;
1094,   1 = L_BUS;
1094,   1 = L_BUS;
1094,   0 = L_OD;
1094,   1 = L_OD;
1094,   1 = L_OD;
1094,   0 = L_CR;
1094,   1 = L_CR;
1094,   1 = L_DC;
1094,   1 = L_DC;
1095,   1 = L_PS;
1095,   0 = L_PS;
1095,   1 = L_PS;
1095,   1 = L_IC;
1095,   0 = L_IC;
1095,   1 = L_IC;
1095,   1 = L_CPU;
1095,   1 = L_CPU;
1095,   1 = L_BUS;
1095,   1 = L_BUS;
1095,   1 = L_OD;
1095,   1 = L_OD;
1095,   1 = L_OD;
1095,   1 = L_CR;
1095,   1 = L_CR;
1095,   1 = L_CR;
1095,   0 = L_DC;
1096,   0 = L_PS;
1096,   1 = L_PS;
1096,   1 = L_PS;
1096,   0 = L_IC;
1096,   1 = L_IC;
1096,   1 = L_IC;
1096,   1 = L_CPU;
1096,   1 = L_CPU;
1096,   1 = L_BUS;
1096,   1 = L_BUS;
1096,   1 = L_OD;
1096,   1 = L_OD;
1096,   1 = L_OD;
1096,   1 = L_CR;
1096,   1 = L_CR;
1096,   1 = L_CR;
1096,   0 = L_DC;
1097,   0 = L_PS;
1097,   1 = L_PS;
1097,   0 = L_PS;
1097,   0 = L_IC;
1097,   1 = L_IC;
1097,   0 = L_IC;
1097,   0 = L_CPU;
1097,   0 = L_CPU;
1097,   0 = L_BUS;
1097,   1 = L_BUS;
1097,   1 = L_OD;
1097,   0 = L_OD;
1097,   1 = L_CR;
1097,   1 = L_CR;
1097,   0 = L_CR;
1097,   1 = L_DC;
1097,   1 = L_DC;
1098,   0 = L_PS;
1098,   1 = L_PS;
1098,   1 = L_PS;
1098,   0 = L_IC;
1098,   1 = L_IC;
1098,   1 = L_IC;
1098,   0 = L_CPU;
1098,   1 = L_CPU;
1098,   0 = L_BUS;
1098,   1 = L_BUS;
1098,   1 = L_OD;
1098,   1 = L_OD;
1098,   1 = L_CR;
1098,   1 = L_CR;
1098,   1 = L_CR;
1098,   1 = L_DC;
1098,   1 = L_DC;
1099,   0 = L_PS;
1099,   1 = L_PS;
1099,   1 = L_PS;
1099,   0 = L_IC;
1099,   1 = L_IC;
1099,   1 = L_IC;
1099,   0 = L_CPU;
1099,   1 = L_CPU;
1099,   0 = L_BUS;
1099,   1 = L_BUS;
1099,   0 = L_OD;
1099,   1 = L_OD;
1099,   0 = L_CR;
1099,   1 = L_CR;
1099,   1 = L_CR;
1099,   1 = L_DC;
1099,   1 = L_DC;
1100,   0 = L_PS;
1100,   1 = L_PS;
1100,   0 = L_PS;
1100,   0 = L_IC;
1100,   1 = L_IC;
1100,   0 = L_IC;
1100,   0 = L_CPU;
1100,   0 = L_CPU;
1100,   0 = L_BUS;
1100,   1 = L_BUS;
1100,   1 = L_OD;
1100,   1 = L_OD;
1100,   0 = L_OD;
1100,   1 = L_CR;
1100,   0 = L_CR;
1100,   1 = L_DC;
1100,   1 = L_DC;
1101,   0 = L_PS;
1101,   1 = L_PS;
1101,   1 = L_PS;
1101,   0 = L_IC;
1101,   1 = L_IC;
1101,   1 = L_IC;
1101,   0 = L_CPU;
1101,   1 = L_CPU;
1101,   0 = L_BUS;
1101,   1 = L_BUS;
1101,   1 = L_OD;
1101,   1 = L_OD;
1101,   1 = L_OD;
1101,   1 = L_CR;
