ARM GAS  /tmp/ccPKSZW0.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Mjerenje_Vrijednosti,"ax",%progbits
  18              		.align	1
  19              		.global	Mjerenje_Vrijednosti
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	Mjerenje_Vrijednosti:
  27              	.LFB240:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "adc.h"
  23:Core/Src/main.c **** #include "i2c.h"
  24:Core/Src/main.c **** #include "tim.h"
  25:Core/Src/main.c **** #include "usart.h"
  26:Core/Src/main.c **** #include "gpio.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  30:Core/Src/main.c **** #include <stdio.h>
ARM GAS  /tmp/ccPKSZW0.s 			page 2


  31:Core/Src/main.c **** #include <string.h>
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** #include "hcsr04.h"
  34:Core/Src/main.c **** #include "wifi.h"
  35:Core/Src/main.c **** #include "bme280.h"
  36:Core/Src/main.c **** #include "sh.h"
  37:Core/Src/main.c **** /* USER CODE END Includes */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PTD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  45:Core/Src/main.c **** /* USER CODE BEGIN PD */
  46:Core/Src/main.c **** /* USER CODE END PD */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  49:Core/Src/main.c **** /* USER CODE BEGIN PM */
  50:Core/Src/main.c **** /* USER CODE END PM */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE BEGIN PV */
  55:Core/Src/main.c **** SH senzor_tlo;
  56:Core/Src/main.c **** uint8_t errNum = 0;
  57:Core/Src/main.c **** BME280 senzor_zrak;
  58:Core/Src/main.c **** /* USER CODE END PV */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  61:Core/Src/main.c **** void SystemClock_Config(void);
  62:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  67:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE END 0 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /**
  72:Core/Src/main.c ****   * @brief  The application entry point.
  73:Core/Src/main.c ****   * @retval int
  74:Core/Src/main.c ****   */
  75:Core/Src/main.c **** int main(void)
  76:Core/Src/main.c **** {
  77:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END 1 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  84:Core/Src/main.c ****   HAL_Init();
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  87:Core/Src/main.c **** 
ARM GAS  /tmp/ccPKSZW0.s 			page 3


  88:Core/Src/main.c ****   /* USER CODE END Init */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Configure the system clock */
  91:Core/Src/main.c ****   SystemClock_Config();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END SysInit */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Initialize all configured peripherals */
  98:Core/Src/main.c ****   MX_GPIO_Init();
  99:Core/Src/main.c ****   MX_USART1_UART_Init();
 100:Core/Src/main.c ****   MX_I2C3_Init();
 101:Core/Src/main.c ****   MX_ADC3_Init();
 102:Core/Src/main.c ****   MX_TIM2_Init();
 103:Core/Src/main.c ****   MX_TIM1_Init();
 104:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 105:Core/Src/main.c ****   HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 106:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   uint8_t errors =  BME280_Initialise(&senzor_zrak, &hi2c3);
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****     if(errors != 0)
 111:Core/Src/main.c ****     {
 112:Core/Src/main.c ****   	  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_SET);
 113:Core/Src/main.c ****   	  while(1);
 114:Core/Src/main.c ****     }
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****     int8_t err = WIFI_Init("dlink-F7E6", "bdqjy77979");
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****     if(err != 0)
 119:Core/Src/main.c ****     {
 120:Core/Src/main.c ****   	  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_SET);
 121:Core/Src/main.c ****   	  while(1);
 122:Core/Src/main.c ****     }
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****     errors = BME280_PerformMeasurements(&senzor_zrak);
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****     if(errors != 0)
 127:Core/Src/main.c ****     {
 128:Core/Src/main.c ****   	  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_SET);
 129:Core/Src/main.c ****   	  while(1);
 130:Core/Src/main.c ****     }
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****     SH_init(&senzor_tlo, &hadc3);
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****     /* USER CODE END 2 */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****     /* Infinite loop */
 137:Core/Src/main.c ****     /* USER CODE BEGIN WHILE */
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****     // wait for 2 minutes, perform measurements, send them to server, water the plant
 140:Core/Src/main.c ****     while (1)
 141:Core/Src/main.c ****     {
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   	  timer2_wait_millisec(TIME_2_MIN);
 144:Core/Src/main.c **** 
ARM GAS  /tmp/ccPKSZW0.s 			page 4


 145:Core/Src/main.c ****   	  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_SET);
 146:Core/Src/main.c ****   	  HAL_Delay(500);
 147:Core/Src/main.c ****   	  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_RESET);
 148:Core/Src/main.c ****   	  err = BME280_ReadData(&senzor_zrak);
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   	 if(err != HAL_OK)
 151:Core/Src/main.c ****   	  {
 152:Core/Src/main.c ****   		  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_SET);
 153:Core/Src/main.c ****   		  while(1);
 154:Core/Src/main.c ****   	  }
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   	  errors = SH_ReadData(&senzor_tlo);
 157:Core/Src/main.c ****   	  if(errors != 0)
 158:Core/Src/main.c ****   	  {
 159:Core/Src/main.c ****   		  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_SET);
 160:Core/Src/main.c ****   		  while(1);
 161:Core/Src/main.c ****   	  }
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   	  //HCSR04_Read();
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   	  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_SET);
 166:Core/Src/main.c ****   	  HAL_Delay(5000);
 167:Core/Src/main.c ****   	  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_RESET);
 168:Core/Src/main.c **** 	  HAL_Delay(500);
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   	  int8_t val = WIFI_SendRequestWithParams("ekantica.herokuapp.com", "/data",(double) senzor_zrak
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   	  // ne treba zaliti
 173:Core/Src/main.c ****   	  if(val == 0)
 174:Core/Src/main.c ****   	  {
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   	  }
 177:Core/Src/main.c ****   	  else if(val == 1)
 178:Core/Src/main.c ****   	  {
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   	  }
 182:Core/Src/main.c ****   	  else
 183:Core/Src/main.c ****   	  {
 184:Core/Src/main.c ****   		//error
 185:Core/Src/main.c ****   	  	  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_SET);
 186:Core/Src/main.c ****   	  	  HAL_Delay(500);
 187:Core/Src/main.c ****   	  	  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_RESET);
 188:Core/Src/main.c ****   	  	  HAL_Delay(1000);
 189:Core/Src/main.c ****   	  }
 190:Core/Src/main.c ****     }
 191:Core/Src/main.c **** }
 192:Core/Src/main.c **** 
 193:Core/Src/main.c **** /**
 194:Core/Src/main.c ****   * @brief System Clock Configuration
 195:Core/Src/main.c ****   * @retval None
 196:Core/Src/main.c ****   */
 197:Core/Src/main.c **** void SystemClock_Config(void)
 198:Core/Src/main.c **** {
 199:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 200:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 201:Core/Src/main.c **** 
ARM GAS  /tmp/ccPKSZW0.s 			page 5


 202:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 203:Core/Src/main.c ****   */
 204:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 205:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 206:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 207:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 208:Core/Src/main.c ****   */
 209:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 210:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 213:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 72;
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 217:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 218:Core/Src/main.c ****   {
 219:Core/Src/main.c ****     Error_Handler();
 220:Core/Src/main.c ****   }
 221:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 222:Core/Src/main.c ****   */
 223:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 224:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 225:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 226:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 227:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 228:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 231:Core/Src/main.c ****   {
 232:Core/Src/main.c ****     Error_Handler();
 233:Core/Src/main.c ****   }
 234:Core/Src/main.c **** }
 235:Core/Src/main.c **** 
 236:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 237:Core/Src/main.c **** 
 238:Core/Src/main.c **** void Mjerenje_Vrijednosti(){
  29              		.loc 1 238 28 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 239:Core/Src/main.c **** 
 240:Core/Src/main.c **** }
  34              		.loc 1 240 1 view .LVU1
  35 0000 7047     		bx	lr
  36              		.cfi_endproc
  37              	.LFE240:
  39              		.section	.text.Zalij_Ako_Je_Suho,"ax",%progbits
  40              		.align	1
  41              		.global	Zalij_Ako_Je_Suho
  42              		.syntax unified
  43              		.thumb
  44              		.thumb_func
  45              		.fpu fpv4-sp-d16
  47              	Zalij_Ako_Je_Suho:
  48              	.LFB241:
ARM GAS  /tmp/ccPKSZW0.s 			page 6


 241:Core/Src/main.c **** 
 242:Core/Src/main.c **** void Zalij_Ako_Je_Suho(){
  49              		.loc 1 242 25 view -0
  50              		.cfi_startproc
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 0, uses_anonymous_args = 0
  53              		@ link register save eliminated.
 243:Core/Src/main.c **** 
 244:Core/Src/main.c **** }
  54              		.loc 1 244 1 view .LVU3
  55 0000 7047     		bx	lr
  56              		.cfi_endproc
  57              	.LFE241:
  59              		.section	.text.Error_Handler,"ax",%progbits
  60              		.align	1
  61              		.global	Error_Handler
  62              		.syntax unified
  63              		.thumb
  64              		.thumb_func
  65              		.fpu fpv4-sp-d16
  67              	Error_Handler:
  68              	.LFB242:
 245:Core/Src/main.c **** 
 246:Core/Src/main.c **** /* USER CODE END 4 */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c **** /**
 249:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 250:Core/Src/main.c ****   * @retval None
 251:Core/Src/main.c ****   */
 252:Core/Src/main.c **** void Error_Handler(void)
 253:Core/Src/main.c **** {
  69              		.loc 1 253 1 view -0
  70              		.cfi_startproc
  71              		@ Volatile: function does not return.
  72              		@ args = 0, pretend = 0, frame = 0
  73              		@ frame_needed = 0, uses_anonymous_args = 0
  74              		@ link register save eliminated.
 254:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 255:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 256:Core/Src/main.c ****   __disable_irq();
  75              		.loc 1 256 3 view .LVU5
  76              	.LBB4:
  77              	.LBI4:
  78              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
ARM GAS  /tmp/ccPKSZW0.s 			page 7


  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
ARM GAS  /tmp/ccPKSZW0.s 			page 8


  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  /tmp/ccPKSZW0.s 			page 9


 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  79              		.loc 2 140 27 view .LVU6
  80              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  81              		.loc 2 142 3 view .LVU7
  82              		.syntax unified
  83              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  84 0000 72B6     		cpsid i
  85              	@ 0 "" 2
  86              		.thumb
  87              		.syntax unified
  88              	.L4:
  89              	.LBE5:
  90              	.LBE4:
 257:Core/Src/main.c ****   while (1)
  91              		.loc 1 257 3 discriminator 1 view .LVU8
 258:Core/Src/main.c ****   {
 259:Core/Src/main.c ****   }
  92              		.loc 1 259 3 discriminator 1 view .LVU9
 257:Core/Src/main.c ****   while (1)
  93              		.loc 1 257 9 discriminator 1 view .LVU10
  94 0002 FEE7     		b	.L4
  95              		.cfi_endproc
  96              	.LFE242:
  98              		.section	.text.SystemClock_Config,"ax",%progbits
  99              		.align	1
 100              		.global	SystemClock_Config
 101              		.syntax unified
 102              		.thumb
 103              		.thumb_func
 104              		.fpu fpv4-sp-d16
 106              	SystemClock_Config:
 107              	.LFB239:
 198:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 108              		.loc 1 198 1 view -0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 80
 111              		@ frame_needed = 0, uses_anonymous_args = 0
 112 0000 00B5     		push	{lr}
 113              	.LCFI0:
 114              		.cfi_def_cfa_offset 4
 115              		.cfi_offset 14, -4
 116 0002 95B0     		sub	sp, sp, #84
 117              	.LCFI1:
ARM GAS  /tmp/ccPKSZW0.s 			page 10


 118              		.cfi_def_cfa_offset 88
 199:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 119              		.loc 1 199 3 view .LVU12
 199:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 120              		.loc 1 199 22 is_stmt 0 view .LVU13
 121 0004 3022     		movs	r2, #48
 122 0006 0021     		movs	r1, #0
 123 0008 08A8     		add	r0, sp, #32
 124 000a FFF7FEFF 		bl	memset
 125              	.LVL0:
 200:Core/Src/main.c **** 
 126              		.loc 1 200 3 is_stmt 1 view .LVU14
 200:Core/Src/main.c **** 
 127              		.loc 1 200 22 is_stmt 0 view .LVU15
 128 000e 0023     		movs	r3, #0
 129 0010 0393     		str	r3, [sp, #12]
 130 0012 0493     		str	r3, [sp, #16]
 131 0014 0593     		str	r3, [sp, #20]
 132 0016 0693     		str	r3, [sp, #24]
 133 0018 0793     		str	r3, [sp, #28]
 204:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 134              		.loc 1 204 3 is_stmt 1 view .LVU16
 135              	.LBB6:
 204:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 136              		.loc 1 204 3 view .LVU17
 137 001a 0193     		str	r3, [sp, #4]
 204:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 138              		.loc 1 204 3 view .LVU18
 139 001c 1F4A     		ldr	r2, .L11
 140 001e 116C     		ldr	r1, [r2, #64]
 141 0020 41F08051 		orr	r1, r1, #268435456
 142 0024 1164     		str	r1, [r2, #64]
 204:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 143              		.loc 1 204 3 view .LVU19
 144 0026 126C     		ldr	r2, [r2, #64]
 145 0028 02F08052 		and	r2, r2, #268435456
 146 002c 0192     		str	r2, [sp, #4]
 204:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 147              		.loc 1 204 3 view .LVU20
 148 002e 019A     		ldr	r2, [sp, #4]
 149              	.LBE6:
 204:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 150              		.loc 1 204 3 view .LVU21
 205:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 151              		.loc 1 205 3 view .LVU22
 152              	.LBB7:
 205:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 153              		.loc 1 205 3 view .LVU23
 154 0030 0293     		str	r3, [sp, #8]
 205:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 155              		.loc 1 205 3 view .LVU24
 156 0032 1B4A     		ldr	r2, .L11+4
 157 0034 1368     		ldr	r3, [r2]
 158 0036 23F44043 		bic	r3, r3, #49152
 159 003a 43F48043 		orr	r3, r3, #16384
 160 003e 1360     		str	r3, [r2]
 205:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
ARM GAS  /tmp/ccPKSZW0.s 			page 11


 161              		.loc 1 205 3 view .LVU25
 162 0040 1368     		ldr	r3, [r2]
 163 0042 03F44043 		and	r3, r3, #49152
 164 0046 0293     		str	r3, [sp, #8]
 205:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 165              		.loc 1 205 3 view .LVU26
 166 0048 029B     		ldr	r3, [sp, #8]
 167              	.LBE7:
 205:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 168              		.loc 1 205 3 view .LVU27
 209:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 169              		.loc 1 209 3 view .LVU28
 209:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 170              		.loc 1 209 36 is_stmt 0 view .LVU29
 171 004a 0123     		movs	r3, #1
 172 004c 0893     		str	r3, [sp, #32]
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 173              		.loc 1 210 3 is_stmt 1 view .LVU30
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 174              		.loc 1 210 30 is_stmt 0 view .LVU31
 175 004e 4FF48033 		mov	r3, #65536
 176 0052 0993     		str	r3, [sp, #36]
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 177              		.loc 1 211 3 is_stmt 1 view .LVU32
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 178              		.loc 1 211 34 is_stmt 0 view .LVU33
 179 0054 0222     		movs	r2, #2
 180 0056 0E92     		str	r2, [sp, #56]
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 181              		.loc 1 212 3 is_stmt 1 view .LVU34
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 182              		.loc 1 212 35 is_stmt 0 view .LVU35
 183 0058 4FF48003 		mov	r3, #4194304
 184 005c 0F93     		str	r3, [sp, #60]
 213:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 72;
 185              		.loc 1 213 3 is_stmt 1 view .LVU36
 213:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 72;
 186              		.loc 1 213 30 is_stmt 0 view .LVU37
 187 005e 0423     		movs	r3, #4
 188 0060 1093     		str	r3, [sp, #64]
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 189              		.loc 1 214 3 is_stmt 1 view .LVU38
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 190              		.loc 1 214 30 is_stmt 0 view .LVU39
 191 0062 4821     		movs	r1, #72
 192 0064 1191     		str	r1, [sp, #68]
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 193              		.loc 1 215 3 is_stmt 1 view .LVU40
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 194              		.loc 1 215 30 is_stmt 0 view .LVU41
 195 0066 1292     		str	r2, [sp, #72]
 216:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 196              		.loc 1 216 3 is_stmt 1 view .LVU42
 216:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 197              		.loc 1 216 30 is_stmt 0 view .LVU43
 198 0068 1393     		str	r3, [sp, #76]
 217:Core/Src/main.c ****   {
ARM GAS  /tmp/ccPKSZW0.s 			page 12


 199              		.loc 1 217 3 is_stmt 1 view .LVU44
 217:Core/Src/main.c ****   {
 200              		.loc 1 217 7 is_stmt 0 view .LVU45
 201 006a 08A8     		add	r0, sp, #32
 202 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 203              	.LVL1:
 217:Core/Src/main.c ****   {
 204              		.loc 1 217 6 view .LVU46
 205 0070 80B9     		cbnz	r0, .L9
 223:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 206              		.loc 1 223 3 is_stmt 1 view .LVU47
 223:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 207              		.loc 1 223 31 is_stmt 0 view .LVU48
 208 0072 0F23     		movs	r3, #15
 209 0074 0393     		str	r3, [sp, #12]
 225:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 210              		.loc 1 225 3 is_stmt 1 view .LVU49
 225:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 211              		.loc 1 225 34 is_stmt 0 view .LVU50
 212 0076 0221     		movs	r1, #2
 213 0078 0491     		str	r1, [sp, #16]
 226:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 214              		.loc 1 226 3 is_stmt 1 view .LVU51
 226:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 215              		.loc 1 226 35 is_stmt 0 view .LVU52
 216 007a 0023     		movs	r3, #0
 217 007c 0593     		str	r3, [sp, #20]
 227:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 218              		.loc 1 227 3 is_stmt 1 view .LVU53
 227:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 219              		.loc 1 227 36 is_stmt 0 view .LVU54
 220 007e 4FF48052 		mov	r2, #4096
 221 0082 0692     		str	r2, [sp, #24]
 228:Core/Src/main.c **** 
 222              		.loc 1 228 3 is_stmt 1 view .LVU55
 228:Core/Src/main.c **** 
 223              		.loc 1 228 36 is_stmt 0 view .LVU56
 224 0084 0793     		str	r3, [sp, #28]
 230:Core/Src/main.c ****   {
 225              		.loc 1 230 3 is_stmt 1 view .LVU57
 230:Core/Src/main.c ****   {
 226              		.loc 1 230 7 is_stmt 0 view .LVU58
 227 0086 03A8     		add	r0, sp, #12
 228 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 229              	.LVL2:
 230:Core/Src/main.c ****   {
 230              		.loc 1 230 6 view .LVU59
 231 008c 20B9     		cbnz	r0, .L10
 234:Core/Src/main.c **** 
 232              		.loc 1 234 1 view .LVU60
 233 008e 15B0     		add	sp, sp, #84
 234              	.LCFI2:
 235              		.cfi_remember_state
 236              		.cfi_def_cfa_offset 4
 237              		@ sp needed
 238 0090 5DF804FB 		ldr	pc, [sp], #4
 239              	.L9:
ARM GAS  /tmp/ccPKSZW0.s 			page 13


 240              	.LCFI3:
 241              		.cfi_restore_state
 219:Core/Src/main.c ****   }
 242              		.loc 1 219 5 is_stmt 1 view .LVU61
 243 0094 FFF7FEFF 		bl	Error_Handler
 244              	.LVL3:
 245              	.L10:
 232:Core/Src/main.c ****   }
 246              		.loc 1 232 5 view .LVU62
 247 0098 FFF7FEFF 		bl	Error_Handler
 248              	.LVL4:
 249              	.L12:
 250              		.align	2
 251              	.L11:
 252 009c 00380240 		.word	1073887232
 253 00a0 00700040 		.word	1073770496
 254              		.cfi_endproc
 255              	.LFE239:
 257              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 258              		.align	2
 259              	.LC0:
 260 0000 6264716A 		.ascii	"bdqjy77979\000"
 260      79373739 
 260      373900
 261 000b 00       		.align	2
 262              	.LC1:
 263 000c 646C696E 		.ascii	"dlink-F7E6\000"
 263      6B2D4637 
 263      453600
 264 0017 00       		.align	2
 265              	.LC2:
 266 0018 2F646174 		.ascii	"/data\000"
 266      6100
 267 001e 0000     		.align	2
 268              	.LC3:
 269 0020 656B616E 		.ascii	"ekantica.herokuapp.com\000"
 269      74696361 
 269      2E686572 
 269      6F6B7561 
 269      70702E63 
 270              		.section	.text.main,"ax",%progbits
 271              		.align	1
 272              		.global	main
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 276              		.fpu fpv4-sp-d16
 278              	main:
 279              	.LFB238:
  76:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 280              		.loc 1 76 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284 0000 10B5     		push	{r4, lr}
 285              	.LCFI4:
 286              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccPKSZW0.s 			page 14


 287              		.cfi_offset 4, -8
 288              		.cfi_offset 14, -4
  84:Core/Src/main.c **** 
 289              		.loc 1 84 3 view .LVU64
 290 0002 FFF7FEFF 		bl	HAL_Init
 291              	.LVL5:
  91:Core/Src/main.c **** 
 292              		.loc 1 91 3 view .LVU65
 293 0006 FFF7FEFF 		bl	SystemClock_Config
 294              	.LVL6:
  98:Core/Src/main.c ****   MX_USART1_UART_Init();
 295              		.loc 1 98 3 view .LVU66
 296 000a FFF7FEFF 		bl	MX_GPIO_Init
 297              	.LVL7:
  99:Core/Src/main.c ****   MX_I2C3_Init();
 298              		.loc 1 99 3 view .LVU67
 299 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 300              	.LVL8:
 100:Core/Src/main.c ****   MX_ADC3_Init();
 301              		.loc 1 100 3 view .LVU68
 302 0012 FFF7FEFF 		bl	MX_I2C3_Init
 303              	.LVL9:
 101:Core/Src/main.c ****   MX_TIM2_Init();
 304              		.loc 1 101 3 view .LVU69
 305 0016 FFF7FEFF 		bl	MX_ADC3_Init
 306              	.LVL10:
 102:Core/Src/main.c ****   MX_TIM1_Init();
 307              		.loc 1 102 3 view .LVU70
 308 001a FFF7FEFF 		bl	MX_TIM2_Init
 309              	.LVL11:
 103:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 310              		.loc 1 103 3 view .LVU71
 311 001e FFF7FEFF 		bl	MX_TIM1_Init
 312              	.LVL12:
 105:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 313              		.loc 1 105 3 view .LVU72
 314 0022 0021     		movs	r1, #0
 315 0024 4C48     		ldr	r0, .L29+8
 316 0026 FFF7FEFF 		bl	HAL_TIM_IC_Start_IT
 317              	.LVL13:
 106:Core/Src/main.c **** 
 318              		.loc 1 106 3 view .LVU73
 319 002a 4C48     		ldr	r0, .L29+12
 320 002c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 321              	.LVL14:
 108:Core/Src/main.c **** 
 322              		.loc 1 108 3 view .LVU74
 108:Core/Src/main.c **** 
 323              		.loc 1 108 21 is_stmt 0 view .LVU75
 324 0030 4B49     		ldr	r1, .L29+16
 325 0032 4C48     		ldr	r0, .L29+20
 326 0034 FFF7FEFF 		bl	BME280_Initialise
 327              	.LVL15:
 110:Core/Src/main.c ****     {
 328              		.loc 1 110 5 is_stmt 1 view .LVU76
 110:Core/Src/main.c ****     {
 329              		.loc 1 110 7 is_stmt 0 view .LVU77
ARM GAS  /tmp/ccPKSZW0.s 			page 15


 330 0038 30B1     		cbz	r0, .L14
 112:Core/Src/main.c ****   	  while(1);
 331              		.loc 1 112 6 is_stmt 1 view .LVU78
 332 003a 0122     		movs	r2, #1
 333 003c 4FF40051 		mov	r1, #8192
 334 0040 4948     		ldr	r0, .L29+24
 335              	.LVL16:
 112:Core/Src/main.c ****   	  while(1);
 336              		.loc 1 112 6 is_stmt 0 view .LVU79
 337 0042 FFF7FEFF 		bl	HAL_GPIO_WritePin
 338              	.LVL17:
 339              	.L15:
 113:Core/Src/main.c ****     }
 340              		.loc 1 113 6 is_stmt 1 discriminator 1 view .LVU80
 113:Core/Src/main.c ****     }
 341              		.loc 1 113 14 discriminator 1 view .LVU81
 113:Core/Src/main.c ****     }
 342              		.loc 1 113 11 discriminator 1 view .LVU82
 343 0046 FEE7     		b	.L15
 344              	.LVL18:
 345              	.L14:
 116:Core/Src/main.c **** 
 346              		.loc 1 116 5 view .LVU83
 116:Core/Src/main.c **** 
 347              		.loc 1 116 18 is_stmt 0 view .LVU84
 348 0048 4849     		ldr	r1, .L29+28
 349 004a 4948     		ldr	r0, .L29+32
 350              	.LVL19:
 116:Core/Src/main.c **** 
 351              		.loc 1 116 18 view .LVU85
 352 004c FFF7FEFF 		bl	WIFI_Init
 353              	.LVL20:
 118:Core/Src/main.c ****     {
 354              		.loc 1 118 5 is_stmt 1 view .LVU86
 118:Core/Src/main.c ****     {
 355              		.loc 1 118 7 is_stmt 0 view .LVU87
 356 0050 30B1     		cbz	r0, .L16
 120:Core/Src/main.c ****   	  while(1);
 357              		.loc 1 120 6 is_stmt 1 view .LVU88
 358 0052 0122     		movs	r2, #1
 359 0054 4FF40051 		mov	r1, #8192
 360 0058 4348     		ldr	r0, .L29+24
 361              	.LVL21:
 120:Core/Src/main.c ****   	  while(1);
 362              		.loc 1 120 6 is_stmt 0 view .LVU89
 363 005a FFF7FEFF 		bl	HAL_GPIO_WritePin
 364              	.LVL22:
 365              	.L17:
 121:Core/Src/main.c ****     }
 366              		.loc 1 121 6 is_stmt 1 discriminator 2 view .LVU90
 121:Core/Src/main.c ****     }
 367              		.loc 1 121 14 discriminator 2 view .LVU91
 121:Core/Src/main.c ****     }
 368              		.loc 1 121 11 discriminator 2 view .LVU92
 369 005e FEE7     		b	.L17
 370              	.LVL23:
 371              	.L16:
ARM GAS  /tmp/ccPKSZW0.s 			page 16


 124:Core/Src/main.c **** 
 372              		.loc 1 124 5 view .LVU93
 124:Core/Src/main.c **** 
 373              		.loc 1 124 14 is_stmt 0 view .LVU94
 374 0060 4048     		ldr	r0, .L29+20
 375              	.LVL24:
 124:Core/Src/main.c **** 
 376              		.loc 1 124 14 view .LVU95
 377 0062 FFF7FEFF 		bl	BME280_PerformMeasurements
 378              	.LVL25:
 126:Core/Src/main.c ****     {
 379              		.loc 1 126 5 is_stmt 1 view .LVU96
 126:Core/Src/main.c ****     {
 380              		.loc 1 126 7 is_stmt 0 view .LVU97
 381 0066 30B1     		cbz	r0, .L18
 128:Core/Src/main.c ****   	  while(1);
 382              		.loc 1 128 6 is_stmt 1 view .LVU98
 383 0068 0122     		movs	r2, #1
 384 006a 4FF40051 		mov	r1, #8192
 385 006e 3E48     		ldr	r0, .L29+24
 386              	.LVL26:
 128:Core/Src/main.c ****   	  while(1);
 387              		.loc 1 128 6 is_stmt 0 view .LVU99
 388 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 389              	.LVL27:
 390              	.L19:
 129:Core/Src/main.c ****     }
 391              		.loc 1 129 6 is_stmt 1 discriminator 3 view .LVU100
 129:Core/Src/main.c ****     }
 392              		.loc 1 129 14 discriminator 3 view .LVU101
 129:Core/Src/main.c ****     }
 393              		.loc 1 129 11 discriminator 3 view .LVU102
 394 0074 FEE7     		b	.L19
 395              	.LVL28:
 396              	.L18:
 132:Core/Src/main.c **** 
 397              		.loc 1 132 5 view .LVU103
 398 0076 3F49     		ldr	r1, .L29+36
 399 0078 3F48     		ldr	r0, .L29+40
 400              	.LVL29:
 132:Core/Src/main.c **** 
 401              		.loc 1 132 5 is_stmt 0 view .LVU104
 402 007a FFF7FEFF 		bl	SH_init
 403              	.LVL30:
 404              	.L20:
 140:Core/Src/main.c ****     {
 405              		.loc 1 140 5 is_stmt 1 view .LVU105
 406              	.LBB8:
 143:Core/Src/main.c **** 
 407              		.loc 1 143 6 view .LVU106
 408 007e 3F48     		ldr	r0, .L29+44
 409 0080 FFF7FEFF 		bl	timer2_wait_millisec
 410              	.LVL31:
 145:Core/Src/main.c ****   	  HAL_Delay(500);
 411              		.loc 1 145 6 view .LVU107
 412 0084 384C     		ldr	r4, .L29+24
 413 0086 0122     		movs	r2, #1
ARM GAS  /tmp/ccPKSZW0.s 			page 17


 414 0088 4FF40051 		mov	r1, #8192
 415 008c 2046     		mov	r0, r4
 416 008e FFF7FEFF 		bl	HAL_GPIO_WritePin
 417              	.LVL32:
 146:Core/Src/main.c ****   	  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_RESET);
 418              		.loc 1 146 6 view .LVU108
 419 0092 4FF4FA70 		mov	r0, #500
 420 0096 FFF7FEFF 		bl	HAL_Delay
 421              	.LVL33:
 147:Core/Src/main.c ****   	  err = BME280_ReadData(&senzor_zrak);
 422              		.loc 1 147 6 view .LVU109
 423 009a 0022     		movs	r2, #0
 424 009c 4FF40051 		mov	r1, #8192
 425 00a0 2046     		mov	r0, r4
 426 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 427              	.LVL34:
 148:Core/Src/main.c **** 
 428              		.loc 1 148 6 view .LVU110
 148:Core/Src/main.c **** 
 429              		.loc 1 148 12 is_stmt 0 view .LVU111
 430 00a6 2F48     		ldr	r0, .L29+20
 431 00a8 FFF7FEFF 		bl	BME280_ReadData
 432              	.LVL35:
 150:Core/Src/main.c ****   	  {
 433              		.loc 1 150 5 is_stmt 1 view .LVU112
 150:Core/Src/main.c ****   	  {
 434              		.loc 1 150 7 is_stmt 0 view .LVU113
 435 00ac 0028     		cmp	r0, #0
 436 00ae 40D1     		bne	.L27
 156:Core/Src/main.c ****   	  if(errors != 0)
 437              		.loc 1 156 6 is_stmt 1 view .LVU114
 156:Core/Src/main.c ****   	  if(errors != 0)
 438              		.loc 1 156 15 is_stmt 0 view .LVU115
 439 00b0 3148     		ldr	r0, .L29+40
 440              	.LVL36:
 156:Core/Src/main.c ****   	  if(errors != 0)
 441              		.loc 1 156 15 view .LVU116
 442 00b2 FFF7FEFF 		bl	SH_ReadData
 443              	.LVL37:
 157:Core/Src/main.c ****   	  {
 444              		.loc 1 157 6 is_stmt 1 view .LVU117
 157:Core/Src/main.c ****   	  {
 445              		.loc 1 157 8 is_stmt 0 view .LVU118
 446 00b6 0028     		cmp	r0, #0
 447 00b8 42D1     		bne	.L28
 165:Core/Src/main.c ****   	  HAL_Delay(5000);
 448              		.loc 1 165 6 is_stmt 1 view .LVU119
 449 00ba 2B4C     		ldr	r4, .L29+24
 450 00bc 0122     		movs	r2, #1
 451 00be 4FF40051 		mov	r1, #8192
 452 00c2 2046     		mov	r0, r4
 453              	.LVL38:
 165:Core/Src/main.c ****   	  HAL_Delay(5000);
 454              		.loc 1 165 6 is_stmt 0 view .LVU120
 455 00c4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 456              	.LVL39:
 166:Core/Src/main.c ****   	  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_RESET);
ARM GAS  /tmp/ccPKSZW0.s 			page 18


 457              		.loc 1 166 6 is_stmt 1 view .LVU121
 458 00c8 41F28830 		movw	r0, #5000
 459 00cc FFF7FEFF 		bl	HAL_Delay
 460              	.LVL40:
 167:Core/Src/main.c **** 	  HAL_Delay(500);
 461              		.loc 1 167 6 view .LVU122
 462 00d0 0022     		movs	r2, #0
 463 00d2 4FF40051 		mov	r1, #8192
 464 00d6 2046     		mov	r0, r4
 465 00d8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 466              	.LVL41:
 168:Core/Src/main.c **** 
 467              		.loc 1 168 4 view .LVU123
 468 00dc 4FF4FA70 		mov	r0, #500
 469 00e0 FFF7FEFF 		bl	HAL_Delay
 470              	.LVL42:
 170:Core/Src/main.c **** 
 471              		.loc 1 170 6 view .LVU124
 170:Core/Src/main.c **** 
 472              		.loc 1 170 19 is_stmt 0 view .LVU125
 473 00e4 1F4B     		ldr	r3, .L29+20
 474 00e6 9FED1A3B 		vldr.64	d3, .L29
 475 00ea 234A     		ldr	r2, .L29+40
 476 00ec 92ED022B 		vldr.64	d2, [r2, #8]
 477 00f0 93ED121B 		vldr.64	d1, [r3, #72]
 478 00f4 93ED0E0B 		vldr.64	d0, [r3, #56]
 479 00f8 2149     		ldr	r1, .L29+48
 480 00fa 2248     		ldr	r0, .L29+52
 481 00fc FFF7FEFF 		bl	WIFI_SendRequestWithParams
 482              	.LVL43:
 173:Core/Src/main.c ****   	  {
 483              		.loc 1 173 6 is_stmt 1 view .LVU126
 173:Core/Src/main.c ****   	  {
 484              		.loc 1 173 8 is_stmt 0 view .LVU127
 485 0100 0028     		cmp	r0, #0
 486 0102 BCD0     		beq	.L20
 177:Core/Src/main.c ****   	  {
 487              		.loc 1 177 11 is_stmt 1 view .LVU128
 177:Core/Src/main.c ****   	  {
 488              		.loc 1 177 13 is_stmt 0 view .LVU129
 489 0104 0128     		cmp	r0, #1
 490 0106 BAD0     		beq	.L20
 185:Core/Src/main.c ****   	  	  HAL_Delay(500);
 491              		.loc 1 185 9 is_stmt 1 view .LVU130
 492 0108 0122     		movs	r2, #1
 493 010a 4FF40051 		mov	r1, #8192
 494 010e 2046     		mov	r0, r4
 495              	.LVL44:
 185:Core/Src/main.c ****   	  	  HAL_Delay(500);
 496              		.loc 1 185 9 is_stmt 0 view .LVU131
 497 0110 FFF7FEFF 		bl	HAL_GPIO_WritePin
 498              	.LVL45:
 186:Core/Src/main.c ****   	  	  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_13,GPIO_PIN_RESET);
 499              		.loc 1 186 9 is_stmt 1 view .LVU132
 500 0114 4FF4FA70 		mov	r0, #500
 501 0118 FFF7FEFF 		bl	HAL_Delay
 502              	.LVL46:
ARM GAS  /tmp/ccPKSZW0.s 			page 19


 187:Core/Src/main.c ****   	  	  HAL_Delay(1000);
 503              		.loc 1 187 9 view .LVU133
 504 011c 0022     		movs	r2, #0
 505 011e 4FF40051 		mov	r1, #8192
 506 0122 2046     		mov	r0, r4
 507 0124 FFF7FEFF 		bl	HAL_GPIO_WritePin
 508              	.LVL47:
 188:Core/Src/main.c ****   	  }
 509              		.loc 1 188 9 view .LVU134
 510 0128 4FF47A70 		mov	r0, #1000
 511 012c FFF7FEFF 		bl	HAL_Delay
 512              	.LVL48:
 513 0130 A5E7     		b	.L20
 514              	.LVL49:
 515              	.L27:
 152:Core/Src/main.c ****   		  while(1);
 516              		.loc 1 152 7 view .LVU135
 517 0132 0122     		movs	r2, #1
 518 0134 4FF40051 		mov	r1, #8192
 519 0138 2046     		mov	r0, r4
 520              	.LVL50:
 152:Core/Src/main.c ****   		  while(1);
 521              		.loc 1 152 7 is_stmt 0 view .LVU136
 522 013a FFF7FEFF 		bl	HAL_GPIO_WritePin
 523              	.LVL51:
 524              	.L22:
 153:Core/Src/main.c ****   	  }
 525              		.loc 1 153 7 is_stmt 1 discriminator 4 view .LVU137
 153:Core/Src/main.c ****   	  }
 526              		.loc 1 153 15 discriminator 4 view .LVU138
 153:Core/Src/main.c ****   	  }
 527              		.loc 1 153 12 discriminator 4 view .LVU139
 528 013e FEE7     		b	.L22
 529              	.LVL52:
 530              	.L28:
 159:Core/Src/main.c ****   		  while(1);
 531              		.loc 1 159 7 view .LVU140
 532 0140 0122     		movs	r2, #1
 533 0142 4FF40051 		mov	r1, #8192
 534 0146 0848     		ldr	r0, .L29+24
 535              	.LVL53:
 159:Core/Src/main.c ****   		  while(1);
 536              		.loc 1 159 7 is_stmt 0 view .LVU141
 537 0148 FFF7FEFF 		bl	HAL_GPIO_WritePin
 538              	.LVL54:
 539              	.L24:
 160:Core/Src/main.c ****   	  }
 540              		.loc 1 160 7 is_stmt 1 discriminator 5 view .LVU142
 160:Core/Src/main.c ****   	  }
 541              		.loc 1 160 15 discriminator 5 view .LVU143
 160:Core/Src/main.c ****   	  }
 542              		.loc 1 160 12 discriminator 5 view .LVU144
 543 014c FEE7     		b	.L24
 544              	.L30:
 545 014e 00BF     		.align	3
 546              	.L29:
 547 0150 00000000 		.word	0
ARM GAS  /tmp/ccPKSZW0.s 			page 20


 548 0154 00002840 		.word	1076363264
 549 0158 00000000 		.word	htim1
 550 015c 00000000 		.word	htim2
 551 0160 00000000 		.word	hi2c3
 552 0164 00000000 		.word	senzor_zrak
 553 0168 00180240 		.word	1073879040
 554 016c 00000000 		.word	.LC0
 555 0170 0C000000 		.word	.LC1
 556 0174 00000000 		.word	hadc3
 557 0178 00000000 		.word	senzor_tlo
 558 017c C0D40100 		.word	120000
 559 0180 18000000 		.word	.LC2
 560 0184 20000000 		.word	.LC3
 561              	.LBE8:
 562              		.cfi_endproc
 563              	.LFE238:
 565              		.comm	senzor_zrak,80,8
 566              		.global	errNum
 567              		.comm	senzor_tlo,16,8
 568              		.section	.bss.errNum,"aw",%nobits
 571              	errNum:
 572 0000 00       		.space	1
 573              		.text
 574              	.Letext0:
 575              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 576              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 577              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 578              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 579              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 580              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 581              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 582              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 583              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 584              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 585              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 586              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 587              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 588              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 589              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 590              		.file 18 "Core/Inc/adc.h"
 591              		.file 19 "Core/Inc/i2c.h"
 592              		.file 20 "Core/Inc/tim.h"
 593              		.file 21 "Core/Inc/usart.h"
 594              		.file 22 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 595              		.file 23 "/usr/include/newlib/sys/_types.h"
 596              		.file 24 "/usr/include/newlib/sys/reent.h"
 597              		.file 25 "/usr/include/newlib/sys/lock.h"
 598              		.file 26 "Core/Inc/hcsr04.h"
 599              		.file 27 "Core/Inc/bme280.h"
 600              		.file 28 "Core/Inc/sh.h"
 601              		.file 29 "Core/Inc/wifi.h"
 602              		.file 30 "Core/Inc/gpio.h"
 603              		.file 31 "<built-in>"
ARM GAS  /tmp/ccPKSZW0.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccPKSZW0.s:18     .text.Mjerenje_Vrijednosti:0000000000000000 $t
     /tmp/ccPKSZW0.s:26     .text.Mjerenje_Vrijednosti:0000000000000000 Mjerenje_Vrijednosti
     /tmp/ccPKSZW0.s:40     .text.Zalij_Ako_Je_Suho:0000000000000000 $t
     /tmp/ccPKSZW0.s:47     .text.Zalij_Ako_Je_Suho:0000000000000000 Zalij_Ako_Je_Suho
     /tmp/ccPKSZW0.s:60     .text.Error_Handler:0000000000000000 $t
     /tmp/ccPKSZW0.s:67     .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccPKSZW0.s:99     .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccPKSZW0.s:106    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccPKSZW0.s:252    .text.SystemClock_Config:000000000000009c $d
     /tmp/ccPKSZW0.s:258    .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccPKSZW0.s:271    .text.main:0000000000000000 $t
     /tmp/ccPKSZW0.s:278    .text.main:0000000000000000 main
     /tmp/ccPKSZW0.s:547    .text.main:0000000000000150 $d
                            *COM*:0000000000000050 senzor_zrak
                            *COM*:0000000000000010 senzor_tlo
     /tmp/ccPKSZW0.s:571    .bss.errNum:0000000000000000 errNum
     /tmp/ccPKSZW0.s:572    .bss.errNum:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_I2C3_Init
MX_ADC3_Init
MX_TIM2_Init
MX_TIM1_Init
HAL_TIM_IC_Start_IT
HAL_TIM_Base_Start_IT
BME280_Initialise
HAL_GPIO_WritePin
WIFI_Init
BME280_PerformMeasurements
SH_init
timer2_wait_millisec
HAL_Delay
BME280_ReadData
SH_ReadData
WIFI_SendRequestWithParams
htim1
htim2
hi2c3
hadc3
