<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUBaseInfo.h source code [llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPU::MIMGBaseOpcodeInfo,llvm::AMDGPU::MIMGDimInfo,llvm::AMDGPU::MIMGInfo,llvm::AMDGPU::MIMGLZMappingInfo,llvm::AMDGPU::MIMGMIPMappingInfo,llvm::AMDGPU::SIModeRegisterDefaults,llvm::AMDGPU::Waitcnt "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AMDGPU</a>/<a href='./'>Utils</a>/<a href='AMDGPUBaseInfo.h.html'>AMDGPUBaseInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPUBaseInfo.h - Top level definitions for AMDGPU ------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H">LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H">LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../AMDKernelCodeT.h.html">"AMDKernelCodeT.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../SIDefines.h.html">"SIDefines.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html">"llvm/Support/AMDHSAKernelDescriptor.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/Support/TargetParser.h.html">"llvm/Support/TargetParser.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument" id="llvm::Argument">Argument</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" id="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" id="llvm::FeatureBitset">FeatureBitset</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" id="llvm::Function">Function</a>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="../AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" id="llvm::GCNSubtarget">GCNSubtarget</a>;</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" id="llvm::GlobalValue">GlobalValue</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <a class="type" href="../../../../include/llvm/Target/TargetMachine.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" id="llvm::MCContext">MCContext</a>;</td></tr>
<tr><th id="35">35</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" id="llvm::MCRegisterClass">MCRegisterClass</a>;</td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" id="llvm::MCRegisterInfo">MCRegisterInfo</a>;</td></tr>
<tr><th id="37">37</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSection" title='llvm::MCSection' data-ref="llvm::MCSection" id="llvm::MCSection">MCSection</a>;</td></tr>
<tr><th id="38">38</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" id="llvm::MCSubtargetInfo">MCSubtargetInfo</a>;</td></tr>
<tr><th id="39">39</th><td><b>class</b> <a class="type" href="../../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" id="llvm::MachineMemOperand">MachineMemOperand</a>;</td></tr>
<tr><th id="40">40</th><td><b>class</b> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" id="llvm::Triple">Triple</a>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGBaseOpcode_DECL" data-ref="_M/GET_MIMGBaseOpcode_DECL">GET_MIMGBaseOpcode_DECL</dfn></u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGDim_DECL" data-ref="_M/GET_MIMGDim_DECL">GET_MIMGDim_DECL</dfn></u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGEncoding_DECL" data-ref="_M/GET_MIMGEncoding_DECL">GET_MIMGEncoding_DECL</dfn></u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGLZMapping_DECL" data-ref="_M/GET_MIMGLZMapping_DECL">GET_MIMGLZMapping_DECL</dfn></u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGMIPMapping_DECL" data-ref="_M/GET_MIMGMIPMapping_DECL">GET_MIMGMIPMapping_DECL</dfn></u></td></tr>
<tr><th id="49">49</th><td><u>#include <span class='error' title="&apos;AMDGPUGenSearchableTables.inc&apos; file not found">"AMDGPUGenSearchableTables.inc"</span></u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><b>namespace</b> <span class="namespace">IsaInfo</span> {</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>enum</b> {</td></tr>
<tr><th id="54">54</th><td>  <i>// The closed Vulkan driver sets 96, which limits the wave count to 8 but</i></td></tr>
<tr><th id="55">55</th><td><i>  // doesn't spill SGPRs as much as when 80 is set.</i></td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG" title='llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG' data-ref="llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG">FIXED_NUM_SGPRS_FOR_INIT_BUG</dfn> = <var>96</var>,</td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS" title='llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS' data-ref="llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS">TRAP_NUM_SGPRS</dfn> = <var>16</var></td></tr>
<tr><th id="58">58</th><td>};</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i class="doc">/// Streams isa version string for given subtarget<span class="command"> \p</span> <span class="arg">STI</span> into<span class="command"> \p</span> <span class="arg">Stream.</span></i></td></tr>
<tr><th id="61">61</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo16streamIsaVersionEPKNS_15MCSubtargetInfoERNS_11raw_ostreamE" title='llvm::AMDGPU::IsaInfo::streamIsaVersion' data-ref="_ZN4llvm6AMDGPU7IsaInfo16streamIsaVersionEPKNS_15MCSubtargetInfoERNS_11raw_ostreamE">streamIsaVersion</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col4 decl" id="644STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="644STI">STI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="645Stream" title='Stream' data-type='llvm::raw_ostream &amp;' data-ref="645Stream">Stream</dfn>);</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i class="doc">/// <span class="command">\returns</span> True if given subtarget<span class="command"> \p</span> <span class="arg">STI</span> supports code object version 3,</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">/// false otherwise.</i></td></tr>
<tr><th id="65">65</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo15hasCodeObjectV3EPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::hasCodeObjectV3' data-ref="_ZN4llvm6AMDGPU7IsaInfo15hasCodeObjectV3EPKNS_15MCSubtargetInfoE">hasCodeObjectV3</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col6 decl" id="646STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="646STI">STI</dfn>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i class="doc">/// <span class="command">\returns</span> Wavefront size for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="68">68</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getWavefrontSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE">getWavefrontSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col7 decl" id="647STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="647STI">STI</dfn>);</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i class="doc">/// <span class="command">\returns</span> Local memory size in bytes for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="71">71</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo18getLocalMemorySizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getLocalMemorySize' data-ref="_ZN4llvm6AMDGPU7IsaInfo18getLocalMemorySizeEPKNS_15MCSubtargetInfoE">getLocalMemorySize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col8 decl" id="648STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="648STI">STI</dfn>);</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i class="doc">/// <span class="command">\returns</span> Number of execution units per compute unit for given subtarget<span class="command"> \p</span></i></td></tr>
<tr><th id="74">74</th><td><i class="doc">/// <span class="arg">STI.</span></i></td></tr>
<tr><th id="75">75</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getEUsPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE">getEUsPerCU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col9 decl" id="649STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="649STI">STI</dfn>);</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i class="doc">/// <span class="command">\returns</span> Maximum number of work groups per compute unit for given subtarget</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">STI</span> and limited by given<span class="command"> \p</span> <span class="arg">FlatWorkGroupSize.</span></i></td></tr>
<tr><th id="79">79</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo21getMaxWorkGroupsPerCUEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo21getMaxWorkGroupsPerCUEPKNS_15MCSubtargetInfoEj">getMaxWorkGroupsPerCU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col0 decl" id="650STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="650STI">STI</dfn>,</td></tr>
<tr><th id="80">80</th><td>                               <em>unsigned</em> <dfn class="local col1 decl" id="651FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="651FlatWorkGroupSize">FlatWorkGroupSize</dfn>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i class="doc">/// <span class="command">\returns</span> Maximum number of waves per compute unit for given subtarget<span class="command"> \p</span></i></td></tr>
<tr><th id="83">83</th><td><i class="doc">/// <span class="arg">STI</span> without any kind of limitation.</i></td></tr>
<tr><th id="84">84</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerCUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerCUEPKNS_15MCSubtargetInfoE">getMaxWavesPerCU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col2 decl" id="652STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="652STI">STI</dfn>);</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i class="doc">/// <span class="command">\returns</span> Maximum number of waves per compute unit for given subtarget<span class="command"> \p</span></i></td></tr>
<tr><th id="87">87</th><td><i class="doc">/// <span class="arg">STI</span> and limited by given<span class="command"> \p</span> <span class="arg">FlatWorkGroupSize.</span></i></td></tr>
<tr><th id="88">88</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerCUEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerCUEPKNS_15MCSubtargetInfoEj">getMaxWavesPerCU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col3 decl" id="653STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="653STI">STI</dfn>,</td></tr>
<tr><th id="89">89</th><td>                          <em>unsigned</em> <dfn class="local col4 decl" id="654FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="654FlatWorkGroupSize">FlatWorkGroupSize</dfn>);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i class="doc">/// <span class="command">\returns</span> Minimum number of waves per execution unit for given subtarget<span class="command"> \p</span></i></td></tr>
<tr><th id="92">92</th><td><i class="doc">/// <span class="arg">STI.</span></i></td></tr>
<tr><th id="93">93</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo16getMinWavesPerEUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMinWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMinWavesPerEUEPKNS_15MCSubtargetInfoE">getMinWavesPerEU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col5 decl" id="655STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="655STI">STI</dfn>);</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i class="doc">/// <span class="command">\returns</span> Maximum number of waves per execution unit for given subtarget<span class="command"> \p</span></i></td></tr>
<tr><th id="96">96</th><td><i class="doc">/// <span class="arg">STI</span> without any kind of limitation.</i></td></tr>
<tr><th id="97">97</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEv" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEv">getMaxWavesPerEU</dfn>();</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i class="doc">/// <span class="command">\returns</span> Maximum number of waves per execution unit for given subtarget<span class="command"> \p</span></i></td></tr>
<tr><th id="100">100</th><td><i class="doc">/// <span class="arg">STI</span> and limited by given<span class="command"> \p</span> <span class="arg">FlatWorkGroupSize.</span></i></td></tr>
<tr><th id="101">101</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoEj">getMaxWavesPerEU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col6 decl" id="656STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="656STI">STI</dfn>,</td></tr>
<tr><th id="102">102</th><td>                          <em>unsigned</em> <dfn class="local col7 decl" id="657FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="657FlatWorkGroupSize">FlatWorkGroupSize</dfn>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i class="doc">/// <span class="command">\returns</span> Minimum flat work group size for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="105">105</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo23getMinFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo23getMinFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE">getMinFlatWorkGroupSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col8 decl" id="658STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="658STI">STI</dfn>);</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i class="doc">/// <span class="command">\returns</span> Maximum flat work group size for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="108">108</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo23getMaxFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo23getMaxFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE">getMaxFlatWorkGroupSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col9 decl" id="659STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="659STI">STI</dfn>);</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i class="doc">/// <span class="command">\returns</span> Number of waves per work group for given subtarget<span class="command"> \p</span> <span class="arg">STI</span> and</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">/// limited by given<span class="command"> \p</span> <span class="arg">FlatWorkGroupSize.</span></i></td></tr>
<tr><th id="112">112</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup' data-ref="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj">getWavesPerWorkGroup</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col0 decl" id="660STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="660STI">STI</dfn>,</td></tr>
<tr><th id="113">113</th><td>                              <em>unsigned</em> <dfn class="local col1 decl" id="661FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="661FlatWorkGroupSize">FlatWorkGroupSize</dfn>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i class="doc">/// <span class="command">\returns</span> SGPR allocation granularity for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="116">116</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE">getSGPRAllocGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col2 decl" id="662STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="662STI">STI</dfn>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><i class="doc">/// <span class="command">\returns</span> SGPR encoding granularity for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="119">119</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE">getSGPREncodingGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col3 decl" id="663STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="663STI">STI</dfn>);</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i class="doc">/// <span class="command">\returns</span> Total number of SGPRs for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="122">122</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE">getTotalNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col4 decl" id="664STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="664STI">STI</dfn>);</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i class="doc">/// <span class="command">\returns</span> Addressable number of SGPRs for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="125">125</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col5 decl" id="665STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="665STI">STI</dfn>);</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i class="doc">/// <span class="command">\returns</span> Minimum number of SGPRs that meets the given number of waves per</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">/// execution unit requirement for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="129">129</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo14getMinNumSGPRsEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMinNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMinNumSGPRsEPKNS_15MCSubtargetInfoEj">getMinNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col6 decl" id="666STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="666STI">STI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="667WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="667WavesPerEU">WavesPerEU</dfn>);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i class="doc">/// <span class="command">\returns</span> Maximum number of SGPRs that meets the given number of waves per</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">/// execution unit requirement for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="133">133</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumSGPRsEPKNS_15MCSubtargetInfoEjb" title='llvm::AMDGPU::IsaInfo::getMaxNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumSGPRsEPKNS_15MCSubtargetInfoEjb">getMaxNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col8 decl" id="668STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="668STI">STI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="669WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="669WavesPerEU">WavesPerEU</dfn>,</td></tr>
<tr><th id="134">134</th><td>                        <em>bool</em> <dfn class="local col0 decl" id="670Addressable" title='Addressable' data-type='bool' data-ref="670Addressable">Addressable</dfn>);</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i class="doc">/// <span class="command">\returns</span> Number of extra SGPRs implicitly required by given subtarget<span class="command"> \p</span></i></td></tr>
<tr><th id="137">137</th><td><i class="doc">/// <span class="arg">STI</span> when the given special registers are used.</i></td></tr>
<tr><th id="138">138</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbbb" title='llvm::AMDGPU::IsaInfo::getNumExtraSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbbb">getNumExtraSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col1 decl" id="671STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="671STI">STI</dfn>, <em>bool</em> <dfn class="local col2 decl" id="672VCCUsed" title='VCCUsed' data-type='bool' data-ref="672VCCUsed">VCCUsed</dfn>,</td></tr>
<tr><th id="139">139</th><td>                          <em>bool</em> <dfn class="local col3 decl" id="673FlatScrUsed" title='FlatScrUsed' data-type='bool' data-ref="673FlatScrUsed">FlatScrUsed</dfn>, <em>bool</em> <dfn class="local col4 decl" id="674XNACKUsed" title='XNACKUsed' data-type='bool' data-ref="674XNACKUsed">XNACKUsed</dfn>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i class="doc">/// <span class="command">\returns</span> Number of extra SGPRs implicitly required by given subtarget<span class="command"> \p</span></i></td></tr>
<tr><th id="142">142</th><td><i class="doc">/// <span class="arg">STI</span> when the given special registers are used. XNACK is inferred from</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="144">144</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbb" title='llvm::AMDGPU::IsaInfo::getNumExtraSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbb">getNumExtraSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col5 decl" id="675STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="675STI">STI</dfn>, <em>bool</em> <dfn class="local col6 decl" id="676VCCUsed" title='VCCUsed' data-type='bool' data-ref="676VCCUsed">VCCUsed</dfn>,</td></tr>
<tr><th id="145">145</th><td>                          <em>bool</em> <dfn class="local col7 decl" id="677FlatScrUsed" title='FlatScrUsed' data-type='bool' data-ref="677FlatScrUsed">FlatScrUsed</dfn>);</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i class="doc">/// <span class="command">\returns</span> Number of SGPR blocks needed for given subtarget<span class="command"> \p</span> <span class="arg">STI</span> when</i></td></tr>
<tr><th id="148">148</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">NumSGPRs</span> are used.<span class="command"> \p</span> <span class="arg">NumSGPRs</span> should already include any special</i></td></tr>
<tr><th id="149">149</th><td><i class="doc">/// register counts.</i></td></tr>
<tr><th id="150">150</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo16getNumSGPRBlocksEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getNumSGPRBlocks' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumSGPRBlocksEPKNS_15MCSubtargetInfoEj">getNumSGPRBlocks</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col8 decl" id="678STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="678STI">STI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="679NumSGPRs" title='NumSGPRs' data-type='unsigned int' data-ref="679NumSGPRs">NumSGPRs</dfn>);</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><i class="doc">/// <span class="command">\returns</span> VGPR allocation granularity for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="153">153</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getVGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoE">getVGPRAllocGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col0 decl" id="680STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="680STI">STI</dfn>);</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><i class="doc">/// <span class="command">\returns</span> VGPR encoding granularity for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="156">156</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getVGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoE">getVGPREncodingGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col1 decl" id="681STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="681STI">STI</dfn>);</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><i class="doc">/// <span class="command">\returns</span> Total number of VGPRs for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="159">159</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE">getTotalNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col2 decl" id="682STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="682STI">STI</dfn>);</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i class="doc">/// <span class="command">\returns</span> Addressable number of VGPRs for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="162">162</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col3 decl" id="683STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="683STI">STI</dfn>);</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i class="doc">/// <span class="command">\returns</span> Minimum number of VGPRs that meets given number of waves per</i></td></tr>
<tr><th id="165">165</th><td><i class="doc">/// execution unit requirement for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="166">166</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo14getMinNumVGPRsEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMinNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMinNumVGPRsEPKNS_15MCSubtargetInfoEj">getMinNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col4 decl" id="684STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="684STI">STI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="685WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="685WavesPerEU">WavesPerEU</dfn>);</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i class="doc">/// <span class="command">\returns</span> Maximum number of VGPRs that meets given number of waves per</i></td></tr>
<tr><th id="169">169</th><td><i class="doc">/// execution unit requirement for given subtarget<span class="command"> \p</span> <span class="arg">STI.</span></i></td></tr>
<tr><th id="170">170</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumVGPRsEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMaxNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumVGPRsEPKNS_15MCSubtargetInfoEj">getMaxNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col6 decl" id="686STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="686STI">STI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="687WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="687WavesPerEU">WavesPerEU</dfn>);</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i class="doc">/// <span class="command">\returns</span> Number of VGPR blocks needed for given subtarget<span class="command"> \p</span> <span class="arg">STI</span> when</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">NumVGPRs</span> are used.</i></td></tr>
<tr><th id="174">174</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7IsaInfo16getNumVGPRBlocksEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getNumVGPRBlocks' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumVGPRBlocksEPKNS_15MCSubtargetInfoEj">getNumVGPRBlocks</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col8 decl" id="688STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="688STI">STI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="689NumSGPRs" title='NumSGPRs' data-type='unsigned int' data-ref="689NumSGPRs">NumSGPRs</dfn>);</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>} <i>// end namespace IsaInfo</i></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="179">179</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="decl" id="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="690Opcode" title='Opcode' data-type='uint16_t' data-ref="690Opcode">Opcode</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="691NamedIdx" title='NamedIdx' data-type='uint16_t' data-ref="691NamedIdx">NamedIdx</dfn>);</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::MIMGBaseOpcodeInfo" title='llvm::AMDGPU::MIMGBaseOpcodeInfo' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo">MIMGBaseOpcodeInfo</dfn> {</td></tr>
<tr><th id="182">182</th><td>  <a class="type" href="#llvm::AMDGPU::MIMGBaseOpcodeInfo" title='llvm::AMDGPU::MIMGBaseOpcodeInfo' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo">MIMGBaseOpcode</a> <dfn class="decl" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::BaseOpcode" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::BaseOpcode' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::BaseOpcode">BaseOpcode</dfn>;</td></tr>
<tr><th id="183">183</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::Store" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Store' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Store">Store</dfn>;</td></tr>
<tr><th id="184">184</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic">Atomic</dfn>;</td></tr>
<tr><th id="185">185</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2">AtomicX2</dfn>;</td></tr>
<tr><th id="186">186</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler">Sampler</dfn>;</td></tr>
<tr><th id="187">187</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4">Gather4</dfn>;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs">NumExtraArgs</dfn>;</td></tr>
<tr><th id="190">190</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients">Gradients</dfn>;</td></tr>
<tr><th id="191">191</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates">Coordinates</dfn>;</td></tr>
<tr><th id="192">192</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip">LodOrClampOrMip</dfn>;</td></tr>
<tr><th id="193">193</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16">HasD16</dfn>;</td></tr>
<tr><th id="194">194</th><td>};</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="197">197</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::MIMGBaseOpcodeInfo" title='llvm::AMDGPU::MIMGBaseOpcodeInfo' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo">MIMGBaseOpcodeInfo</a> *<dfn class="decl" id="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" title='llvm::AMDGPU::getMIMGBaseOpcodeInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj">getMIMGBaseOpcodeInfo</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="692BaseOpcode" title='BaseOpcode' data-type='unsigned int' data-ref="692BaseOpcode">BaseOpcode</dfn>);</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::MIMGDimInfo" title='llvm::AMDGPU::MIMGDimInfo' data-ref="llvm::AMDGPU::MIMGDimInfo">MIMGDimInfo</dfn> {</td></tr>
<tr><th id="200">200</th><td>  MIMGDim <dfn class="decl" id="llvm::AMDGPU::MIMGDimInfo::Dim" title='llvm::AMDGPU::MIMGDimInfo::Dim' data-ref="llvm::AMDGPU::MIMGDimInfo::Dim">Dim</dfn>;</td></tr>
<tr><th id="201">201</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::AMDGPU::MIMGDimInfo::NumCoords" title='llvm::AMDGPU::MIMGDimInfo::NumCoords' data-ref="llvm::AMDGPU::MIMGDimInfo::NumCoords">NumCoords</dfn>;</td></tr>
<tr><th id="202">202</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::AMDGPU::MIMGDimInfo::NumGradients" title='llvm::AMDGPU::MIMGDimInfo::NumGradients' data-ref="llvm::AMDGPU::MIMGDimInfo::NumGradients">NumGradients</dfn>;</td></tr>
<tr><th id="203">203</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPU::MIMGDimInfo::DA" title='llvm::AMDGPU::MIMGDimInfo::DA' data-ref="llvm::AMDGPU::MIMGDimInfo::DA">DA</dfn>;</td></tr>
<tr><th id="204">204</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::AMDGPU::MIMGDimInfo::Encoding" title='llvm::AMDGPU::MIMGDimInfo::Encoding' data-ref="llvm::AMDGPU::MIMGDimInfo::Encoding">Encoding</dfn>;</td></tr>
<tr><th id="205">205</th><td>  <em>const</em> <em>char</em> *<dfn class="decl" id="llvm::AMDGPU::MIMGDimInfo::AsmSuffix" title='llvm::AMDGPU::MIMGDimInfo::AsmSuffix' data-ref="llvm::AMDGPU::MIMGDimInfo::AsmSuffix">AsmSuffix</dfn>;</td></tr>
<tr><th id="206">206</th><td>};</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="209">209</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::MIMGDimInfo" title='llvm::AMDGPU::MIMGDimInfo' data-ref="llvm::AMDGPU::MIMGDimInfo">MIMGDimInfo</a> *<dfn class="decl" id="_ZN4llvm6AMDGPU14getMIMGDimInfoEj" title='llvm::AMDGPU::getMIMGDimInfo' data-ref="_ZN4llvm6AMDGPU14getMIMGDimInfoEj">getMIMGDimInfo</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="693DimEnum" title='DimEnum' data-type='unsigned int' data-ref="693DimEnum">DimEnum</dfn>);</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="212">212</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::MIMGDimInfo" title='llvm::AMDGPU::MIMGDimInfo' data-ref="llvm::AMDGPU::MIMGDimInfo">MIMGDimInfo</a> *<dfn class="decl" id="_ZN4llvm6AMDGPU24getMIMGDimInfoByEncodingEh" title='llvm::AMDGPU::getMIMGDimInfoByEncoding' data-ref="_ZN4llvm6AMDGPU24getMIMGDimInfoByEncodingEh">getMIMGDimInfoByEncoding</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="694DimEnc" title='DimEnc' data-type='uint8_t' data-ref="694DimEnc">DimEnc</dfn>);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="215">215</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::MIMGDimInfo" title='llvm::AMDGPU::MIMGDimInfo' data-ref="llvm::AMDGPU::MIMGDimInfo">MIMGDimInfo</a> *<dfn class="decl" id="_ZN4llvm6AMDGPU25getMIMGDimInfoByAsmSuffixENS_9StringRefE" title='llvm::AMDGPU::getMIMGDimInfoByAsmSuffix' data-ref="_ZN4llvm6AMDGPU25getMIMGDimInfoByAsmSuffixENS_9StringRefE">getMIMGDimInfoByAsmSuffix</dfn>(<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="695AsmSuffix" title='AsmSuffix' data-type='llvm::StringRef' data-ref="695AsmSuffix">AsmSuffix</dfn>);</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::MIMGLZMappingInfo" title='llvm::AMDGPU::MIMGLZMappingInfo' data-ref="llvm::AMDGPU::MIMGLZMappingInfo">MIMGLZMappingInfo</dfn> {</td></tr>
<tr><th id="218">218</th><td>  MIMGBaseOpcode <dfn class="decl" id="llvm::AMDGPU::MIMGLZMappingInfo::L" title='llvm::AMDGPU::MIMGLZMappingInfo::L' data-ref="llvm::AMDGPU::MIMGLZMappingInfo::L">L</dfn>;</td></tr>
<tr><th id="219">219</th><td>  MIMGBaseOpcode <dfn class="decl" id="llvm::AMDGPU::MIMGLZMappingInfo::LZ" title='llvm::AMDGPU::MIMGLZMappingInfo::LZ' data-ref="llvm::AMDGPU::MIMGLZMappingInfo::LZ">LZ</dfn>;</td></tr>
<tr><th id="220">220</th><td>};</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::MIMGMIPMappingInfo" title='llvm::AMDGPU::MIMGMIPMappingInfo' data-ref="llvm::AMDGPU::MIMGMIPMappingInfo">MIMGMIPMappingInfo</dfn> {</td></tr>
<tr><th id="223">223</th><td>  MIMGBaseOpcode <dfn class="decl" id="llvm::AMDGPU::MIMGMIPMappingInfo::MIP" title='llvm::AMDGPU::MIMGMIPMappingInfo::MIP' data-ref="llvm::AMDGPU::MIMGMIPMappingInfo::MIP">MIP</dfn>;</td></tr>
<tr><th id="224">224</th><td>  MIMGBaseOpcode <dfn class="decl" id="llvm::AMDGPU::MIMGMIPMappingInfo::NONMIP" title='llvm::AMDGPU::MIMGMIPMappingInfo::NONMIP' data-ref="llvm::AMDGPU::MIMGMIPMappingInfo::NONMIP">NONMIP</dfn>;</td></tr>
<tr><th id="225">225</th><td>};</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="228">228</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::MIMGLZMappingInfo" title='llvm::AMDGPU::MIMGLZMappingInfo' data-ref="llvm::AMDGPU::MIMGLZMappingInfo">MIMGLZMappingInfo</a> *<dfn class="decl" id="_ZN4llvm6AMDGPU20getMIMGLZMappingInfoEj" title='llvm::AMDGPU::getMIMGLZMappingInfo' data-ref="_ZN4llvm6AMDGPU20getMIMGLZMappingInfoEj">getMIMGLZMappingInfo</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="696L" title='L' data-type='unsigned int' data-ref="696L">L</dfn>);</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="231">231</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::MIMGMIPMappingInfo" title='llvm::AMDGPU::MIMGMIPMappingInfo' data-ref="llvm::AMDGPU::MIMGMIPMappingInfo">MIMGMIPMappingInfo</a> *<dfn class="decl" id="_ZN4llvm6AMDGPU21getMIMGMIPMappingInfoEj" title='llvm::AMDGPU::getMIMGMIPMappingInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGMIPMappingInfoEj">getMIMGMIPMappingInfo</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="697L" title='L' data-type='unsigned int' data-ref="697L">L</dfn>);</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="234">234</th><td><em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj" title='llvm::AMDGPU::getMIMGOpcode' data-ref="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj">getMIMGOpcode</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="698BaseOpcode" title='BaseOpcode' data-type='unsigned int' data-ref="698BaseOpcode">BaseOpcode</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="699MIMGEncoding" title='MIMGEncoding' data-type='unsigned int' data-ref="699MIMGEncoding">MIMGEncoding</dfn>,</td></tr>
<tr><th id="235">235</th><td>                  <em>unsigned</em> <dfn class="local col0 decl" id="700VDataDwords" title='VDataDwords' data-type='unsigned int' data-ref="700VDataDwords">VDataDwords</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="701VAddrDwords" title='VAddrDwords' data-type='unsigned int' data-ref="701VAddrDwords">VAddrDwords</dfn>);</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="238">238</th><td><em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU15getMaskedMIMGOpEjj" title='llvm::AMDGPU::getMaskedMIMGOp' data-ref="_ZN4llvm6AMDGPU15getMaskedMIMGOpEjj">getMaskedMIMGOp</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="702Opc" title='Opc' data-type='unsigned int' data-ref="702Opc">Opc</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="703NewChannels" title='NewChannels' data-type='unsigned int' data-ref="703NewChannels">NewChannels</dfn>);</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo">MIMGInfo</dfn> {</td></tr>
<tr><th id="241">241</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::AMDGPU::MIMGInfo::Opcode" title='llvm::AMDGPU::MIMGInfo::Opcode' data-ref="llvm::AMDGPU::MIMGInfo::Opcode">Opcode</dfn>;</td></tr>
<tr><th id="242">242</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::AMDGPU::MIMGInfo::BaseOpcode" title='llvm::AMDGPU::MIMGInfo::BaseOpcode' data-ref="llvm::AMDGPU::MIMGInfo::BaseOpcode">BaseOpcode</dfn>;</td></tr>
<tr><th id="243">243</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::AMDGPU::MIMGInfo::MIMGEncoding" title='llvm::AMDGPU::MIMGInfo::MIMGEncoding' data-ref="llvm::AMDGPU::MIMGInfo::MIMGEncoding">MIMGEncoding</dfn>;</td></tr>
<tr><th id="244">244</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::AMDGPU::MIMGInfo::VDataDwords" title='llvm::AMDGPU::MIMGInfo::VDataDwords' data-ref="llvm::AMDGPU::MIMGInfo::VDataDwords">VDataDwords</dfn>;</td></tr>
<tr><th id="245">245</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</dfn>;</td></tr>
<tr><th id="246">246</th><td>};</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="249">249</th><td><em>const</em> <a class="type" href="#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo">MIMGInfo</a> *<dfn class="decl" id="_ZN4llvm6AMDGPU11getMIMGInfoEj" title='llvm::AMDGPU::getMIMGInfo' data-ref="_ZN4llvm6AMDGPU11getMIMGInfoEj">getMIMGInfo</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="704Opc" title='Opc' data-type='unsigned int' data-ref="704Opc">Opc</dfn>);</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="252">252</th><td><em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU18getMUBUFBaseOpcodeEj" title='llvm::AMDGPU::getMUBUFBaseOpcode' data-ref="_ZN4llvm6AMDGPU18getMUBUFBaseOpcodeEj">getMUBUFBaseOpcode</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="705Opc" title='Opc' data-type='unsigned int' data-ref="705Opc">Opc</dfn>);</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="255">255</th><td><em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU14getMUBUFOpcodeEjj" title='llvm::AMDGPU::getMUBUFOpcode' data-ref="_ZN4llvm6AMDGPU14getMUBUFOpcodeEjj">getMUBUFOpcode</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="706BaseOpc" title='BaseOpc' data-type='unsigned int' data-ref="706BaseOpc">BaseOpc</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="707Dwords" title='Dwords' data-type='unsigned int' data-ref="707Dwords">Dwords</dfn>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="258">258</th><td><em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU14getMUBUFDwordsEj" title='llvm::AMDGPU::getMUBUFDwords' data-ref="_ZN4llvm6AMDGPU14getMUBUFDwordsEj">getMUBUFDwords</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="708Opc" title='Opc' data-type='unsigned int' data-ref="708Opc">Opc</dfn>);</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="261">261</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU16getMUBUFHasVAddrEj" title='llvm::AMDGPU::getMUBUFHasVAddr' data-ref="_ZN4llvm6AMDGPU16getMUBUFHasVAddrEj">getMUBUFHasVAddr</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="709Opc" title='Opc' data-type='unsigned int' data-ref="709Opc">Opc</dfn>);</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="264">264</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU16getMUBUFHasSrsrcEj" title='llvm::AMDGPU::getMUBUFHasSrsrc' data-ref="_ZN4llvm6AMDGPU16getMUBUFHasSrsrcEj">getMUBUFHasSrsrc</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="710Opc" title='Opc' data-type='unsigned int' data-ref="710Opc">Opc</dfn>);</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="267">267</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU18getMUBUFHasSoffsetEj" title='llvm::AMDGPU::getMUBUFHasSoffset' data-ref="_ZN4llvm6AMDGPU18getMUBUFHasSoffsetEj">getMUBUFHasSoffset</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="711Opc" title='Opc' data-type='unsigned int' data-ref="711Opc">Opc</dfn>);</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="270">270</th><td><em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU11getMCOpcodeEtj" title='llvm::AMDGPU::getMCOpcode' data-ref="_ZN4llvm6AMDGPU11getMCOpcodeEtj">getMCOpcode</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="712Opcode" title='Opcode' data-type='uint16_t' data-ref="712Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="713Gen" title='Gen' data-type='unsigned int' data-ref="713Gen">Gen</dfn>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm6AMDGPU25initDefaultAMDKernelCodeTER17amd_kernel_code_sPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::initDefaultAMDKernelCodeT' data-ref="_ZN4llvm6AMDGPU25initDefaultAMDKernelCodeTER17amd_kernel_code_sPKNS_15MCSubtargetInfoE">initDefaultAMDKernelCodeT</dfn>(<a class="typedef" href="../AMDKernelCodeT.h.html#amd_kernel_code_t" title='amd_kernel_code_t' data-type='struct amd_kernel_code_s' data-ref="amd_kernel_code_t">amd_kernel_code_t</a> &amp;<dfn class="local col4 decl" id="714Header" title='Header' data-type='amd_kernel_code_t &amp;' data-ref="714Header">Header</dfn>,</td></tr>
<tr><th id="273">273</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col5 decl" id="715STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="715STI">STI</dfn>);</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><span class="namespace">amdhsa::</span><a class="type" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t">kernel_descriptor_t</a> <dfn class="decl" id="_ZN4llvm6AMDGPU32getDefaultAmdhsaKernelDescriptorEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor' data-ref="_ZN4llvm6AMDGPU32getDefaultAmdhsaKernelDescriptorEPKNS_15MCSubtargetInfoE">getDefaultAmdhsaKernelDescriptor</dfn>(</td></tr>
<tr><th id="276">276</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col6 decl" id="716STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="716STI">STI</dfn>);</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU14isGroupSegmentEPKNS_11GlobalValueE" title='llvm::AMDGPU::isGroupSegment' data-ref="_ZN4llvm6AMDGPU14isGroupSegmentEPKNS_11GlobalValueE">isGroupSegment</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col7 decl" id="717GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="717GV">GV</dfn>);</td></tr>
<tr><th id="279">279</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU15isGlobalSegmentEPKNS_11GlobalValueE" title='llvm::AMDGPU::isGlobalSegment' data-ref="_ZN4llvm6AMDGPU15isGlobalSegmentEPKNS_11GlobalValueE">isGlobalSegment</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col8 decl" id="718GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="718GV">GV</dfn>);</td></tr>
<tr><th id="280">280</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU17isReadOnlySegmentEPKNS_11GlobalValueE" title='llvm::AMDGPU::isReadOnlySegment' data-ref="_ZN4llvm6AMDGPU17isReadOnlySegmentEPKNS_11GlobalValueE">isReadOnlySegment</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col9 decl" id="719GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="719GV">GV</dfn>);</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><i class="doc">/// <span class="command">\returns</span> True if constants should be emitted to .text section for given</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">/// target triple<span class="command"> \p</span> <span class="arg">TT,</span> false otherwise.</i></td></tr>
<tr><th id="284">284</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU32shouldEmitConstantsToTextSectionERKNS_6TripleE" title='llvm::AMDGPU::shouldEmitConstantsToTextSection' data-ref="_ZN4llvm6AMDGPU32shouldEmitConstantsToTextSectionERKNS_6TripleE">shouldEmitConstantsToTextSection</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col0 decl" id="720TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="720TT">TT</dfn>);</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><i class="doc">/// <span class="command">\returns</span> Integer value requested using<span class="command"> \p</span> <span class="arg">F's</span><span class="command"> \p</span> <span class="arg">Name</span> attribute.</i></td></tr>
<tr><th id="287">287</th><td><i class="doc">///</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Default</span> if attribute is not present.</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">///</i></td></tr>
<tr><th id="290">290</th><td><i class="doc">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Default</span> and emits error if requested value cannot be converted</i></td></tr>
<tr><th id="291">291</th><td><i class="doc">/// to integer.</i></td></tr>
<tr><th id="292">292</th><td><em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi" title='llvm::AMDGPU::getIntegerAttribute' data-ref="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi">getIntegerAttribute</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col1 decl" id="721F" title='F' data-type='const llvm::Function &amp;' data-ref="721F">F</dfn>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="722Name" title='Name' data-type='llvm::StringRef' data-ref="722Name">Name</dfn>, <em>int</em> <dfn class="local col3 decl" id="723Default" title='Default' data-type='int' data-ref="723Default">Default</dfn>);</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><i class="doc">/// <span class="command">\returns</span> A pair of integer values requested using<span class="command"> \p</span> <span class="arg">F's</span><span class="command"> \p</span> <span class="arg">Name</span> attribute</i></td></tr>
<tr><th id="295">295</th><td><i class="doc">/// in "first[,second]" format ("second" is optional unless<span class="command"> \p</span> <span class="arg">OnlyFirstRequired</span></i></td></tr>
<tr><th id="296">296</th><td><i class="doc">/// is false).</i></td></tr>
<tr><th id="297">297</th><td><i class="doc">///</i></td></tr>
<tr><th id="298">298</th><td><i class="doc">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Default</span> if attribute is not present.</i></td></tr>
<tr><th id="299">299</th><td><i class="doc">///</i></td></tr>
<tr><th id="300">300</th><td><i class="doc">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Default</span> and emits error if one of the requested values cannot be</i></td></tr>
<tr><th id="301">301</th><td><i class="doc">/// converted to integer, or<span class="command"> \p</span> <span class="arg">OnlyFirstRequired</span> is false and "second" value is</i></td></tr>
<tr><th id="302">302</th><td><i class="doc">/// not present.</i></td></tr>
<tr><th id="303">303</th><td><span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>int</em>&gt; <dfn class="decl" id="_ZN4llvm6AMDGPU23getIntegerPairAttributeERKNS_8FunctionENS_9StringRefESt4pairIiiEb" title='llvm::AMDGPU::getIntegerPairAttribute' data-ref="_ZN4llvm6AMDGPU23getIntegerPairAttributeERKNS_8FunctionENS_9StringRefESt4pairIiiEb">getIntegerPairAttribute</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col4 decl" id="724F" title='F' data-type='const llvm::Function &amp;' data-ref="724F">F</dfn>,</td></tr>
<tr><th id="304">304</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="725Name" title='Name' data-type='llvm::StringRef' data-ref="725Name">Name</dfn>,</td></tr>
<tr><th id="305">305</th><td>                                            <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>int</em>&gt; <dfn class="local col6 decl" id="726Default" title='Default' data-type='std::pair&lt;int, int&gt;' data-ref="726Default">Default</dfn>,</td></tr>
<tr><th id="306">306</th><td>                                            <em>bool</em> <dfn class="local col7 decl" id="727OnlyFirstRequired" title='OnlyFirstRequired' data-type='bool' data-ref="727OnlyFirstRequired">OnlyFirstRequired</dfn> = <b>false</b>);</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><i class="doc">/// Represents the counter values to wait for in an s_waitcnt instruction.</i></td></tr>
<tr><th id="309">309</th><td><i class="doc">///</i></td></tr>
<tr><th id="310">310</th><td><i class="doc">/// Large values (including the maximum possible integer) can be used to</i></td></tr>
<tr><th id="311">311</th><td><i class="doc">/// represent "don't care" waits.</i></td></tr>
<tr><th id="312">312</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</dfn> {</td></tr>
<tr><th id="313">313</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="314">314</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt">ExpCnt</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="315">315</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt">LgkmCnt</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="316">316</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <dfn class="decl def" id="_ZN4llvm6AMDGPU7WaitcntC1Ev" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ev">Waitcnt</dfn>() {}</td></tr>
<tr><th id="319">319</th><td>  <dfn class="decl def" id="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj">Waitcnt</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="728VmCnt" title='VmCnt' data-type='unsigned int' data-ref="728VmCnt">VmCnt</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="729ExpCnt" title='ExpCnt' data-type='unsigned int' data-ref="729ExpCnt">ExpCnt</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="730LgkmCnt" title='LgkmCnt' data-type='unsigned int' data-ref="730LgkmCnt">LgkmCnt</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="731VsCnt" title='VsCnt' data-type='unsigned int' data-ref="731VsCnt">VsCnt</dfn>)</td></tr>
<tr><th id="320">320</th><td>      : <a class="member" href="#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</a>(<a class="local col8 ref" href="#728VmCnt" title='VmCnt' data-ref="728VmCnt">VmCnt</a>), <a class="member" href="#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt">ExpCnt</a>(<a class="local col9 ref" href="#729ExpCnt" title='ExpCnt' data-ref="729ExpCnt">ExpCnt</a>), <a class="member" href="#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt">LgkmCnt</a>(<a class="local col0 ref" href="#730LgkmCnt" title='LgkmCnt' data-ref="730LgkmCnt">LgkmCnt</a>), <a class="member" href="#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a>(<a class="local col1 ref" href="#731VsCnt" title='VsCnt' data-ref="731VsCnt">VsCnt</a>) {}</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <em>static</em> <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> <dfn class="decl def" id="_ZN4llvm6AMDGPU7Waitcnt7allZeroERKNS0_10IsaVersionE" title='llvm::AMDGPU::Waitcnt::allZero' data-ref="_ZN4llvm6AMDGPU7Waitcnt7allZeroERKNS0_10IsaVersionE">allZero</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col2 decl" id="732Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="732Version">Version</dfn>) {</td></tr>
<tr><th id="323">323</th><td>    <b>return</b> <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a><a class="ref" href="#_ZN4llvm6AMDGPU7WaitcntC1Ejjjj" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj">(</a><var>0</var>, <var>0</var>, <var>0</var>, <a class="local col2 ref" href="#732Version" title='Version' data-ref="732Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &gt;= <var>10</var> ? <var>0</var> : ~<var>0u</var>);</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td>  <em>static</em> <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> <dfn class="decl def" id="_ZN4llvm6AMDGPU7Waitcnt18allZeroExceptVsCntEv" title='llvm::AMDGPU::Waitcnt::allZeroExceptVsCnt' data-ref="_ZN4llvm6AMDGPU7Waitcnt18allZeroExceptVsCntEv">allZeroExceptVsCnt</dfn>() { <b>return</b> <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a><a class="ref" href="#_ZN4llvm6AMDGPU7WaitcntC1Ejjjj" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ejjjj">(</a><var>0</var>, <var>0</var>, <var>0</var>, ~<var>0u</var>); }</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm6AMDGPU7Waitcnt7hasWaitEv" title='llvm::AMDGPU::Waitcnt::hasWait' data-ref="_ZNK4llvm6AMDGPU7Waitcnt7hasWaitEv">hasWait</dfn>() <em>const</em> {</td></tr>
<tr><th id="328">328</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</a> != ~<var>0u</var> || <a class="member" href="#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt">ExpCnt</a> != ~<var>0u</var> || <a class="member" href="#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt">LgkmCnt</a> != ~<var>0u</var> || <a class="member" href="#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a> != ~<var>0u</var>;</td></tr>
<tr><th id="329">329</th><td>  }</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm6AMDGPU7Waitcnt9dominatesERKS1_" title='llvm::AMDGPU::Waitcnt::dominates' data-ref="_ZNK4llvm6AMDGPU7Waitcnt9dominatesERKS1_">dominates</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> &amp;<dfn class="local col3 decl" id="733Other" title='Other' data-type='const llvm::AMDGPU::Waitcnt &amp;' data-ref="733Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="332">332</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</a> &lt;= <a class="local col3 ref" href="#733Other" title='Other' data-ref="733Other">Other</a>.<a class="member" href="#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</a> &amp;&amp; <a class="member" href="#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt">ExpCnt</a> &lt;= <a class="local col3 ref" href="#733Other" title='Other' data-ref="733Other">Other</a>.<a class="member" href="#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt">ExpCnt</a> &amp;&amp;</td></tr>
<tr><th id="333">333</th><td>           <a class="member" href="#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt">LgkmCnt</a> &lt;= <a class="local col3 ref" href="#733Other" title='Other' data-ref="733Other">Other</a>.<a class="member" href="#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt">LgkmCnt</a> &amp;&amp; <a class="member" href="#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a> &lt;= <a class="local col3 ref" href="#733Other" title='Other' data-ref="733Other">Other</a>.<a class="member" href="#llvm::AMDGPU::Waitcnt::VsCnt" title='llvm::AMDGPU::Waitcnt::VsCnt' data-ref="llvm::AMDGPU::Waitcnt::VsCnt">VsCnt</a>;</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> <dfn class="decl def" id="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_" title='llvm::AMDGPU::Waitcnt::combined' data-ref="_ZNK4llvm6AMDGPU7Waitcnt8combinedERKS1_">combined</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> &amp;<dfn class="local col4 decl" id="734Other" title='Other' data-type='const llvm::AMDGPU::Waitcnt &amp;' data-ref="734Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="337">337</th><td>    <b>return</b> Waitcnt(std::min(VmCnt, Other.VmCnt), std::min(ExpCnt, Other.ExpCnt),</td></tr>
<tr><th id="338">338</th><td>                   std::min(LgkmCnt, Other.LgkmCnt),</td></tr>
<tr><th id="339">339</th><td>                   std::min(VsCnt, Other.VsCnt));</td></tr>
<tr><th id="340">340</th><td>  }</td></tr>
<tr><th id="341">341</th><td>};</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i class="doc">/// <span class="command">\returns</span> Vmcnt bit mask for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="344">344</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getVmcntBitMask' data-ref="_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE">getVmcntBitMask</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col5 decl" id="735Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="735Version">Version</dfn>);</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><i class="doc">/// <span class="command">\returns</span> Expcnt bit mask for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="347">347</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getExpcntBitMask' data-ref="_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE">getExpcntBitMask</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col6 decl" id="736Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="736Version">Version</dfn>);</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i class="doc">/// <span class="command">\returns</span> Lgkmcnt bit mask for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="350">350</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getLgkmcntBitMask' data-ref="_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE">getLgkmcntBitMask</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col7 decl" id="737Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="737Version">Version</dfn>);</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><i class="doc">/// <span class="command">\returns</span> Waitcnt bit mask for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="353">353</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU17getWaitcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getWaitcntBitMask' data-ref="_ZN4llvm6AMDGPU17getWaitcntBitMaskERKNS0_10IsaVersionE">getWaitcntBitMask</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col8 decl" id="738Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="738Version">Version</dfn>);</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><i class="doc">/// <span class="command">\returns</span> Decoded Vmcnt from given<span class="command"> \p</span> <span class="arg">Waitcnt</span> for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="356">356</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeVmcnt' data-ref="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj">decodeVmcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col9 decl" id="739Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="739Version">Version</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="740Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="740Waitcnt">Waitcnt</dfn>);</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><i class="doc">/// <span class="command">\returns</span> Decoded Expcnt from given<span class="command"> \p</span> <span class="arg">Waitcnt</span> for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="359">359</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeExpcnt' data-ref="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj">decodeExpcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col1 decl" id="741Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="741Version">Version</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="742Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="742Waitcnt">Waitcnt</dfn>);</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><i class="doc">/// <span class="command">\returns</span> Decoded Lgkmcnt from given<span class="command"> \p</span> <span class="arg">Waitcnt</span> for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="362">362</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeLgkmcnt' data-ref="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj">decodeLgkmcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col3 decl" id="743Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="743Version">Version</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="744Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="744Waitcnt">Waitcnt</dfn>);</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><i class="doc">/// Decodes Vmcnt, Expcnt and Lgkmcnt from given<span class="command"> \p</span> <span class="arg">Waitcnt</span> for given isa</i></td></tr>
<tr><th id="365">365</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">Version,</span> and writes decoded values into<span class="command"> \p</span> <span class="arg">Vmcnt,</span><span class="command"> \p</span> <span class="arg">Expcnt</span> and</i></td></tr>
<tr><th id="366">366</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">Lgkmcnt</span> respectively.</i></td></tr>
<tr><th id="367">367</th><td><i class="doc">///</i></td></tr>
<tr><th id="368">368</th><td><i class="doc">/// <span class="command">\details</span><span class="command"> \p</span> <span class="arg">Vmcnt,</span><span class="command"> \p</span> <span class="arg">Expcnt</span> and<span class="command"> \p</span> <span class="arg">Lgkmcnt</span> are decoded as follows:</i></td></tr>
<tr><th id="369">369</th><td><i class="doc">///    <span class="command"> \p</span> <span class="arg">Vmcnt</span> =<span class="command"> \p</span> <span class="arg">Waitcnt[3:0]</span>                      (pre-gfx9 only)</i></td></tr>
<tr><th id="370">370</th><td><i class="doc">///    <span class="command"> \p</span> <span class="arg">Vmcnt</span> =<span class="command"> \p</span> <span class="arg">Waitcnt[3:0]</span> |<span class="command"> \p</span> <span class="arg">Waitcnt[15:14]</span>  (gfx9+ only)</i></td></tr>
<tr><th id="371">371</th><td><i class="doc">///    <span class="command"> \p</span> <span class="arg">Expcnt</span> =<span class="command"> \p</span> <span class="arg">Waitcnt[6:4]</span></i></td></tr>
<tr><th id="372">372</th><td><i class="doc">///    <span class="command"> \p</span> <span class="arg">Lgkmcnt</span> =<span class="command"> \p</span> <span class="arg">Waitcnt[11:8]</span>                   (pre-gfx10 only)</i></td></tr>
<tr><th id="373">373</th><td><i class="doc">///    <span class="command"> \p</span> <span class="arg">Lgkmcnt</span> =<span class="command"> \p</span> <span class="arg">Waitcnt[13:8]</span>                   (gfx10+ only)</i></td></tr>
<tr><th id="374">374</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEjRjS4_S4_" title='llvm::AMDGPU::decodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEjRjS4_S4_">decodeWaitcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col5 decl" id="745Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="745Version">Version</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="746Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="746Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="375">375</th><td>                   <em>unsigned</em> &amp;<dfn class="local col7 decl" id="747Vmcnt" title='Vmcnt' data-type='unsigned int &amp;' data-ref="747Vmcnt">Vmcnt</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="748Expcnt" title='Expcnt' data-type='unsigned int &amp;' data-ref="748Expcnt">Expcnt</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="749Lgkmcnt" title='Lgkmcnt' data-type='unsigned int &amp;' data-ref="749Lgkmcnt">Lgkmcnt</dfn>);</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> <dfn class="decl" id="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj">decodeWaitcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col0 decl" id="750Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="750Version">Version</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="751Encoded" title='Encoded' data-type='unsigned int' data-ref="751Encoded">Encoded</dfn>);</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><i class="doc">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Waitcnt</span> with encoded<span class="command"> \p</span> <span class="arg">Vmcnt</span> for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="380">380</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU11encodeVmcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeVmcnt' data-ref="_ZN4llvm6AMDGPU11encodeVmcntERKNS0_10IsaVersionEjj">encodeVmcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col2 decl" id="752Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="752Version">Version</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="753Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="753Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="381">381</th><td>                     <em>unsigned</em> <dfn class="local col4 decl" id="754Vmcnt" title='Vmcnt' data-type='unsigned int' data-ref="754Vmcnt">Vmcnt</dfn>);</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><i class="doc">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Waitcnt</span> with encoded<span class="command"> \p</span> <span class="arg">Expcnt</span> for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="384">384</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU12encodeExpcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeExpcnt' data-ref="_ZN4llvm6AMDGPU12encodeExpcntERKNS0_10IsaVersionEjj">encodeExpcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col5 decl" id="755Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="755Version">Version</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="756Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="756Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="385">385</th><td>                      <em>unsigned</em> <dfn class="local col7 decl" id="757Expcnt" title='Expcnt' data-type='unsigned int' data-ref="757Expcnt">Expcnt</dfn>);</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><i class="doc">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Waitcnt</span> with encoded<span class="command"> \p</span> <span class="arg">Lgkmcnt</span> for given isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="388">388</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU13encodeLgkmcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeLgkmcnt' data-ref="_ZN4llvm6AMDGPU13encodeLgkmcntERKNS0_10IsaVersionEjj">encodeLgkmcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col8 decl" id="758Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="758Version">Version</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="759Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="759Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="389">389</th><td>                       <em>unsigned</em> <dfn class="local col0 decl" id="760Lgkmcnt" title='Lgkmcnt' data-type='unsigned int' data-ref="760Lgkmcnt">Lgkmcnt</dfn>);</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><i class="doc">/// Encodes<span class="command"> \p</span> <span class="arg">Vmcnt,</span><span class="command"> \p</span> <span class="arg">Expcnt</span> and<span class="command"> \p</span> <span class="arg">Lgkmcnt</span> into Waitcnt for given isa</i></td></tr>
<tr><th id="392">392</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="393">393</th><td><i class="doc">///</i></td></tr>
<tr><th id="394">394</th><td><i class="doc">/// <span class="command">\details</span><span class="command"> \p</span> <span class="arg">Vmcnt,</span><span class="command"> \p</span> <span class="arg">Expcnt</span> and<span class="command"> \p</span> <span class="arg">Lgkmcnt</span> are encoded as follows:</i></td></tr>
<tr><th id="395">395</th><td><i class="doc">///     Waitcnt[3:0]   =<span class="command"> \p</span> <span class="arg">Vmcnt</span>       (pre-gfx9 only)</i></td></tr>
<tr><th id="396">396</th><td><i class="doc">///     Waitcnt[3:0]   =<span class="command"> \p</span> <span class="arg">Vmcnt[3:0]</span>  (gfx9+ only)</i></td></tr>
<tr><th id="397">397</th><td><i class="doc">///     Waitcnt[6:4]   =<span class="command"> \p</span> <span class="arg">Expcnt</span></i></td></tr>
<tr><th id="398">398</th><td><i class="doc">///     Waitcnt[11:8]  =<span class="command"> \p</span> <span class="arg">Lgkmcnt</span>     (pre-gfx10 only)</i></td></tr>
<tr><th id="399">399</th><td><i class="doc">///     Waitcnt[13:8]  =<span class="command"> \p</span> <span class="arg">Lgkmcnt</span>     (gfx10+ only)</i></td></tr>
<tr><th id="400">400</th><td><i class="doc">///     Waitcnt[15:14] =<span class="command"> \p</span> <span class="arg">Vmcnt[5:4]</span>  (gfx9+ only)</i></td></tr>
<tr><th id="401">401</th><td><i class="doc">///</i></td></tr>
<tr><th id="402">402</th><td><i class="doc">/// <span class="command">\returns</span> Waitcnt with encoded<span class="command"> \p</span> <span class="arg">Vmcnt,</span><span class="command"> \p</span> <span class="arg">Expcnt</span> and<span class="command"> \p</span> <span class="arg">Lgkmcnt</span> for given</i></td></tr>
<tr><th id="403">403</th><td><i class="doc">/// isa<span class="command"> \p</span> <span class="arg">Version.</span></i></td></tr>
<tr><th id="404">404</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj">encodeWaitcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col1 decl" id="761Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="761Version">Version</dfn>,</td></tr>
<tr><th id="405">405</th><td>                       <em>unsigned</em> <dfn class="local col2 decl" id="762Vmcnt" title='Vmcnt' data-type='unsigned int' data-ref="762Vmcnt">Vmcnt</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="763Expcnt" title='Expcnt' data-type='unsigned int' data-ref="763Expcnt">Expcnt</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="764Lgkmcnt" title='Lgkmcnt' data-type='unsigned int' data-ref="764Lgkmcnt">Lgkmcnt</dfn>);</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE">encodeWaitcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col5 decl" id="765Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="765Version">Version</dfn>, <em>const</em> <a class="type" href="#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> &amp;<dfn class="local col6 decl" id="766Decoded" title='Decoded' data-type='const llvm::AMDGPU::Waitcnt &amp;' data-ref="766Decoded">Decoded</dfn>);</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><b>namespace</b> <span class="namespace">Hwreg</span> {</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="412">412</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl" id="_ZN4llvm6AMDGPU5Hwreg10getHwregIdENS_9StringRefE" title='llvm::AMDGPU::Hwreg::getHwregId' data-ref="_ZN4llvm6AMDGPU5Hwreg10getHwregIdENS_9StringRefE">getHwregId</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="767Name" title='Name' data-type='const llvm::StringRef' data-ref="767Name">Name</dfn>);</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="415">415</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU5Hwreg12isValidHwregElRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Hwreg::isValidHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg12isValidHwregElRKNS_15MCSubtargetInfoE">isValidHwreg</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="768Id" title='Id' data-type='int64_t' data-ref="768Id">Id</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="769STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="769STI">STI</dfn>);</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="418">418</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU5Hwreg12isValidHwregEl" title='llvm::AMDGPU::Hwreg::isValidHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg12isValidHwregEl">isValidHwreg</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="770Id" title='Id' data-type='int64_t' data-ref="770Id">Id</dfn>);</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="421">421</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU5Hwreg18isValidHwregOffsetEl" title='llvm::AMDGPU::Hwreg::isValidHwregOffset' data-ref="_ZN4llvm6AMDGPU5Hwreg18isValidHwregOffsetEl">isValidHwregOffset</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="771Offset" title='Offset' data-type='int64_t' data-ref="771Offset">Offset</dfn>);</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="424">424</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU5Hwreg17isValidHwregWidthEl" title='llvm::AMDGPU::Hwreg::isValidHwregWidth' data-ref="_ZN4llvm6AMDGPU5Hwreg17isValidHwregWidthEl">isValidHwregWidth</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="772Width" title='Width' data-type='int64_t' data-ref="772Width">Width</dfn>);</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="427">427</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl" id="_ZN4llvm6AMDGPU5Hwreg11encodeHwregElll" title='llvm::AMDGPU::Hwreg::encodeHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg11encodeHwregElll">encodeHwreg</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="773Id" title='Id' data-type='int64_t' data-ref="773Id">Id</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="774Offset" title='Offset' data-type='int64_t' data-ref="774Offset">Offset</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="775Width" title='Width' data-type='int64_t' data-ref="775Width">Width</dfn>);</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="430">430</th><td><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="decl" id="_ZN4llvm6AMDGPU5Hwreg8getHwregEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Hwreg::getHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg8getHwregEjRKNS_15MCSubtargetInfoE">getHwreg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="776Id" title='Id' data-type='unsigned int' data-ref="776Id">Id</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="777STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="777STI">STI</dfn>);</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm6AMDGPU5Hwreg11decodeHwregEjRjS2_S2_" title='llvm::AMDGPU::Hwreg::decodeHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg11decodeHwregEjRjS2_S2_">decodeHwreg</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="778Val" title='Val' data-type='unsigned int' data-ref="778Val">Val</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="779Id" title='Id' data-type='unsigned int &amp;' data-ref="779Id">Id</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="780Offset" title='Offset' data-type='unsigned int &amp;' data-ref="780Offset">Offset</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="781Width" title='Width' data-type='unsigned int &amp;' data-ref="781Width">Width</dfn>);</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>} <i>// namespace Hwreg</i></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU21getInitialPSInputAddrERKNS_8FunctionE" title='llvm::AMDGPU::getInitialPSInputAddr' data-ref="_ZN4llvm6AMDGPU21getInitialPSInputAddrERKNS_8FunctionE">getInitialPSInputAddr</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col2 decl" id="782F" title='F' data-type='const llvm::Function &amp;' data-ref="782F">F</dfn>);</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="439">439</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj">isShader</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="783CC" title='CC' data-type='CallingConv::ID' data-ref="783CC">CC</dfn>);</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="442">442</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU9isComputeEj" title='llvm::AMDGPU::isCompute' data-ref="_ZN4llvm6AMDGPU9isComputeEj">isCompute</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col4 decl" id="784CC" title='CC' data-type='CallingConv::ID' data-ref="784CC">CC</dfn>);</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="445">445</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU17isEntryFunctionCCEj" title='llvm::AMDGPU::isEntryFunctionCC' data-ref="_ZN4llvm6AMDGPU17isEntryFunctionCCEj">isEntryFunctionCC</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="785CC" title='CC' data-type='CallingConv::ID' data-ref="785CC">CC</dfn>);</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><i>// FIXME: Remove this when calling conventions cleaned up</i></td></tr>
<tr><th id="448">448</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="449">449</th><td><b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU8isKernelEj" title='llvm::AMDGPU::isKernel' data-ref="_ZN4llvm6AMDGPU8isKernelEj">isKernel</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col6 decl" id="786CC" title='CC' data-type='CallingConv::ID' data-ref="786CC">CC</dfn>) {</td></tr>
<tr><th id="450">450</th><td>  <b>switch</b> (<a class="local col6 ref" href="#786CC" title='CC' data-ref="786CC">CC</a>) {</td></tr>
<tr><th id="451">451</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL">AMDGPU_KERNEL</a>:</td></tr>
<tr><th id="452">452</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::SPIR_KERNEL" title='llvm::CallingConv::SPIR_KERNEL' data-ref="llvm::CallingConv::SPIR_KERNEL">SPIR_KERNEL</a>:</td></tr>
<tr><th id="453">453</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="454">454</th><td>  <b>default</b>:</td></tr>
<tr><th id="455">455</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="456">456</th><td>  }</td></tr>
<tr><th id="457">457</th><td>}</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU8hasXNACKERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasXNACK' data-ref="_ZN4llvm6AMDGPU8hasXNACKERKNS_15MCSubtargetInfoE">hasXNACK</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="787STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="787STI">STI</dfn>);</td></tr>
<tr><th id="460">460</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU10hasSRAMECCERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasSRAMECC' data-ref="_ZN4llvm6AMDGPU10hasSRAMECCERKNS_15MCSubtargetInfoE">hasSRAMECC</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="788STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="788STI">STI</dfn>);</td></tr>
<tr><th id="461">461</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU12hasMIMG_R128ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasMIMG_R128' data-ref="_ZN4llvm6AMDGPU12hasMIMG_R128ERKNS_15MCSubtargetInfoE">hasMIMG_R128</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="789STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="789STI">STI</dfn>);</td></tr>
<tr><th id="462">462</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU12hasPackedD16ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasPackedD16' data-ref="_ZN4llvm6AMDGPU12hasPackedD16ERKNS_15MCSubtargetInfoE">hasPackedD16</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="790STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="790STI">STI</dfn>);</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isSI' data-ref="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE">isSI</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="791STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="791STI">STI</dfn>);</td></tr>
<tr><th id="465">465</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isCI' data-ref="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE">isCI</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="792STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="792STI">STI</dfn>);</td></tr>
<tr><th id="466">466</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isVI' data-ref="_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE">isVI</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="793STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="793STI">STI</dfn>);</td></tr>
<tr><th id="467">467</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX9' data-ref="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE">isGFX9</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="794STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="794STI">STI</dfn>);</td></tr>
<tr><th id="468">468</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10' data-ref="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE">isGFX10</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="795STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="795STI">STI</dfn>);</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><i class="doc">/// Is Reg - scalar register</i></td></tr>
<tr><th id="471">471</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU6isSGPREjPKNS_14MCRegisterInfoE" title='llvm::AMDGPU::isSGPR' data-ref="_ZN4llvm6AMDGPU6isSGPREjPKNS_14MCRegisterInfoE">isSGPR</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="796Reg" title='Reg' data-type='unsigned int' data-ref="796Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a>* <dfn class="local col7 decl" id="797TRI" title='TRI' data-type='const llvm::MCRegisterInfo *' data-ref="797TRI">TRI</dfn>);</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><i class="doc">/// Is there any intersection between registers</i></td></tr>
<tr><th id="474">474</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU14isRegIntersectEjjPKNS_14MCRegisterInfoE" title='llvm::AMDGPU::isRegIntersect' data-ref="_ZN4llvm6AMDGPU14isRegIntersectEjjPKNS_14MCRegisterInfoE">isRegIntersect</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="798Reg0" title='Reg0' data-type='unsigned int' data-ref="798Reg0">Reg0</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="799Reg1" title='Reg1' data-type='unsigned int' data-ref="799Reg1">Reg1</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a>* <dfn class="local col0 decl" id="800TRI" title='TRI' data-type='const llvm::MCRegisterInfo *' data-ref="800TRI">TRI</dfn>);</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><i class="doc">/// If<span class="command"> \p</span> <span class="arg">Reg</span> is a pseudo reg, return the correct hardware register given</i></td></tr>
<tr><th id="477">477</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">STI</span> otherwise return<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="478">478</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getMCReg' data-ref="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE">getMCReg</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="801Reg" title='Reg' data-type='unsigned int' data-ref="801Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="802STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="802STI">STI</dfn>);</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><i class="doc">/// Convert hardware register<span class="command"> \p</span> <span class="arg">Reg</span> to a pseudo register</i></td></tr>
<tr><th id="481">481</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="482">482</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU12mc2PseudoRegEj" title='llvm::AMDGPU::mc2PseudoReg' data-ref="_ZN4llvm6AMDGPU12mc2PseudoRegEj">mc2PseudoReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="803Reg" title='Reg' data-type='unsigned int' data-ref="803Reg">Reg</dfn>);</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><i class="doc">/// Can this operand also contain immediate values?</i></td></tr>
<tr><th id="485">485</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcOperand' data-ref="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj">isSISrcOperand</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="804Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="804Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="805OpNo" title='OpNo' data-type='unsigned int' data-ref="805OpNo">OpNo</dfn>);</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><i class="doc">/// Is this floating-point operand?</i></td></tr>
<tr><th id="488">488</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU16isSISrcFPOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcFPOperand' data-ref="_ZN4llvm6AMDGPU16isSISrcFPOperandERKNS_11MCInstrDescEj">isSISrcFPOperand</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="806Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="806Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="807OpNo" title='OpNo' data-type='unsigned int' data-ref="807OpNo">OpNo</dfn>);</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td><i class="doc">/// Does this opearnd support only inlinable literals?</i></td></tr>
<tr><th id="491">491</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU23isSISrcInlinableOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcInlinableOperand' data-ref="_ZN4llvm6AMDGPU23isSISrcInlinableOperandERKNS_11MCInstrDescEj">isSISrcInlinableOperand</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="808Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="808Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="809OpNo" title='OpNo' data-type='unsigned int' data-ref="809OpNo">OpNo</dfn>);</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><i class="doc">/// Get the size in bits of a register from the register class<span class="command"> \p</span> <span class="arg">RC.</span></i></td></tr>
<tr><th id="494">494</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="810RCID" title='RCID' data-type='unsigned int' data-ref="810RCID">RCID</dfn>);</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><i class="doc">/// Get the size in bits of a register from the register class<span class="command"> \p</span> <span class="arg">RC.</span></i></td></tr>
<tr><th id="497">497</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE">getRegBitWidth</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass">MCRegisterClass</a> &amp;<dfn class="local col1 decl" id="811RC" title='RC' data-type='const llvm::MCRegisterClass &amp;' data-ref="811RC">RC</dfn>);</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><i class="doc">/// Get size of register operand</i></td></tr>
<tr><th id="500">500</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6AMDGPU17getRegOperandSizeEPKNS_14MCRegisterInfoERKNS_11MCInstrDescEj" title='llvm::AMDGPU::getRegOperandSize' data-ref="_ZN4llvm6AMDGPU17getRegOperandSizeEPKNS_14MCRegisterInfoERKNS_11MCInstrDescEj">getRegOperandSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col2 decl" id="812MRI" title='MRI' data-type='const llvm::MCRegisterInfo *' data-ref="812MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="813Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="813Desc">Desc</dfn>,</td></tr>
<tr><th id="501">501</th><td>                           <em>unsigned</em> <dfn class="local col4 decl" id="814OpNo" title='OpNo' data-type='unsigned int' data-ref="814OpNo">OpNo</dfn>);</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="504">504</th><td><b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU14getOperandSizeERKNS_13MCOperandInfoE" title='llvm::AMDGPU::getOperandSize' data-ref="_ZN4llvm6AMDGPU14getOperandSizeERKNS_13MCOperandInfoE">getOperandSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col5 decl" id="815OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="815OpInfo">OpInfo</dfn>) {</td></tr>
<tr><th id="505">505</th><td>  <b>switch</b> (<a class="local col5 ref" href="#815OpInfo" title='OpInfo' data-ref="815OpInfo">OpInfo</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a>) {</td></tr>
<tr><th id="506">506</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32">OPERAND_REG_IMM_INT32</a>:</td></tr>
<tr><th id="507">507</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32">OPERAND_REG_IMM_FP32</a>:</td></tr>
<tr><th id="508">508</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT32" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT32">OPERAND_REG_INLINE_C_INT32</a>:</td></tr>
<tr><th id="509">509</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32">OPERAND_REG_INLINE_C_FP32</a>:</td></tr>
<tr><th id="510">510</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT64" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT64">OPERAND_REG_IMM_INT64</a>:</td></tr>
<tr><th id="513">513</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP64" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP64">OPERAND_REG_IMM_FP64</a>:</td></tr>
<tr><th id="514">514</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT64" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT64">OPERAND_REG_INLINE_C_INT64</a>:</td></tr>
<tr><th id="515">515</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64">OPERAND_REG_INLINE_C_FP64</a>:</td></tr>
<tr><th id="516">516</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT16">OPERAND_REG_IMM_INT16</a>:</td></tr>
<tr><th id="519">519</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP16">OPERAND_REG_IMM_FP16</a>:</td></tr>
<tr><th id="520">520</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16">OPERAND_REG_INLINE_C_INT16</a>:</td></tr>
<tr><th id="521">521</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16">OPERAND_REG_INLINE_C_FP16</a>:</td></tr>
<tr><th id="522">522</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16">OPERAND_REG_INLINE_C_V2INT16</a>:</td></tr>
<tr><th id="523">523</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2FP16">OPERAND_REG_INLINE_C_V2FP16</a>:</td></tr>
<tr><th id="524">524</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16">OPERAND_REG_IMM_V2INT16</a>:</td></tr>
<tr><th id="525">525</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2FP16">OPERAND_REG_IMM_V2FP16</a>:</td></tr>
<tr><th id="526">526</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <b>default</b>:</td></tr>
<tr><th id="529">529</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled operand type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h&quot;, 529)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled operand type"</q>);</td></tr>
<tr><th id="530">530</th><td>  }</td></tr>
<tr><th id="531">531</th><td>}</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="534">534</th><td><b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU14getOperandSizeERKNS_11MCInstrDescEj" title='llvm::AMDGPU::getOperandSize' data-ref="_ZN4llvm6AMDGPU14getOperandSizeERKNS_11MCInstrDescEj">getOperandSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="816Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="816Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="817OpNo" title='OpNo' data-type='unsigned int' data-ref="817OpNo">OpNo</dfn>) {</td></tr>
<tr><th id="535">535</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm6AMDGPU14getOperandSizeERKNS_13MCOperandInfoE" title='llvm::AMDGPU::getOperandSize' data-ref="_ZN4llvm6AMDGPU14getOperandSizeERKNS_13MCOperandInfoE">getOperandSize</a>(<a class="local col6 ref" href="#816Desc" title='Desc' data-ref="816Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col7 ref" href="#817OpNo" title='OpNo' data-ref="817OpNo">OpNo</a>]);</td></tr>
<tr><th id="536">536</th><td>}</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><i class="doc">/// Is this literal inlinable</i></td></tr>
<tr><th id="539">539</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="540">540</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb" title='llvm::AMDGPU::isInlinableLiteral64' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb">isInlinableLiteral64</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="818Literal" title='Literal' data-type='int64_t' data-ref="818Literal">Literal</dfn>, <em>bool</em> <dfn class="local col9 decl" id="819HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="819HasInv2Pi">HasInv2Pi</dfn>);</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="543">543</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" title='llvm::AMDGPU::isInlinableLiteral32' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib">isInlinableLiteral32</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col0 decl" id="820Literal" title='Literal' data-type='int32_t' data-ref="820Literal">Literal</dfn>, <em>bool</em> <dfn class="local col1 decl" id="821HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="821HasInv2Pi">HasInv2Pi</dfn>);</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="546">546</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" title='llvm::AMDGPU::isInlinableLiteral16' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb">isInlinableLiteral16</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col2 decl" id="822Literal" title='Literal' data-type='int16_t' data-ref="822Literal">Literal</dfn>, <em>bool</em> <dfn class="local col3 decl" id="823HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="823HasInv2Pi">HasInv2Pi</dfn>);</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td><a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#174" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="549">549</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU22isInlinableLiteralV216Eib" title='llvm::AMDGPU::isInlinableLiteralV216' data-ref="_ZN4llvm6AMDGPU22isInlinableLiteralV216Eib">isInlinableLiteralV216</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col4 decl" id="824Literal" title='Literal' data-type='int32_t' data-ref="824Literal">Literal</dfn>, <em>bool</em> <dfn class="local col5 decl" id="825HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="825HasInv2Pi">HasInv2Pi</dfn>);</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU17isArgPassedInSGPREPKNS_8ArgumentE" title='llvm::AMDGPU::isArgPassedInSGPR' data-ref="_ZN4llvm6AMDGPU17isArgPassedInSGPREPKNS_8ArgumentE">isArgPassedInSGPR</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a> *<dfn class="local col6 decl" id="826Arg" title='Arg' data-type='const llvm::Argument *' data-ref="826Arg">Arg</dfn>);</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><i class="doc">/// <span class="command">\returns</span> The encoding that will be used for<span class="command"> \p</span> <span class="arg">ByteOffset</span> in the SMRD</i></td></tr>
<tr><th id="554">554</th><td><i class="doc">/// offset field.</i></td></tr>
<tr><th id="555">555</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl" id="_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoEl" title='llvm::AMDGPU::getSMRDEncodedOffset' data-ref="_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoEl">getSMRDEncodedOffset</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="827ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="827ST">ST</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="828ByteOffset" title='ByteOffset' data-type='int64_t' data-ref="828ByteOffset">ByteOffset</dfn>);</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><i class="doc">/// <span class="command">\returns</span> true if this offset is small enough to fit in the SMRD</i></td></tr>
<tr><th id="558">558</th><td><i class="doc">/// offset field. <span class="command"> \p</span> <span class="arg">ByteOffset</span> should be the offset in bytes and</i></td></tr>
<tr><th id="559">559</th><td><i class="doc">/// not the encoded offset.</i></td></tr>
<tr><th id="560">560</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU20isLegalSMRDImmOffsetERKNS_15MCSubtargetInfoEl" title='llvm::AMDGPU::isLegalSMRDImmOffset' data-ref="_ZN4llvm6AMDGPU20isLegalSMRDImmOffsetERKNS_15MCSubtargetInfoEl">isLegalSMRDImmOffset</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="829ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="829ST">ST</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="830ByteOffset" title='ByteOffset' data-type='int64_t' data-ref="830ByteOffset">ByteOffset</dfn>);</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetEj" title='llvm::AMDGPU::splitMUBUFOffset' data-ref="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetEj">splitMUBUFOffset</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="831Imm" title='Imm' data-type='uint32_t' data-ref="831Imm">Imm</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> &amp;<dfn class="local col2 decl" id="832SOffset" title='SOffset' data-type='uint32_t &amp;' data-ref="832SOffset">SOffset</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> &amp;<dfn class="local col3 decl" id="833ImmOffset" title='ImmOffset' data-type='uint32_t &amp;' data-ref="833ImmOffset">ImmOffset</dfn>,</td></tr>
<tr><th id="563">563</th><td>                      <em>const</em> <a class="type" href="../AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<dfn class="local col4 decl" id="834Subtarget" title='Subtarget' data-type='const llvm::GCNSubtarget *' data-ref="834Subtarget">Subtarget</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="835Align" title='Align' data-type='uint32_t' data-ref="835Align">Align</dfn> = <var>4</var>);</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td><i class="doc">/// <span class="command">\returns</span> true if the intrinsic is divergent</i></td></tr>
<tr><th id="566">566</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj" title='llvm::AMDGPU::isIntrinsicSourceOfDivergence' data-ref="_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj">isIntrinsicSourceOfDivergence</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="836IntrID" title='IntrID' data-type='unsigned int' data-ref="836IntrID">IntrID</dfn>);</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><i>// Track defaults for fields in the MODE registser.</i></td></tr>
<tr><th id="570">570</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults">SIModeRegisterDefaults</dfn> {</td></tr>
<tr><th id="571">571</th><td>  <i class="doc">/// Floating point opcodes that support exception flag gathering quiet and</i></td></tr>
<tr><th id="572">572</th><td><i class="doc">  /// propagate signaling NaN inputs per IEEE 754-2008. Min_dx10 and max_dx10</i></td></tr>
<tr><th id="573">573</th><td><i class="doc">  /// become IEEE 754- 2008 compliant due to signaling NaN propagation and</i></td></tr>
<tr><th id="574">574</th><td><i class="doc">  /// quieting.</i></td></tr>
<tr><th id="575">575</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE">IEEE</dfn> : <var>1</var>;</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>  <i class="doc">/// Used by the vector ALU to force DX10-style treatment of NaNs: when set,</i></td></tr>
<tr><th id="578">578</th><td><i class="doc">  /// clamp NaN to zero; otherwise, pass NaN through.</i></td></tr>
<tr><th id="579">579</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp">DX10Clamp</dfn> : <var>1</var>;</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <i>// TODO: FP mode fields</i></td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <dfn class="decl def" id="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1Ev" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1Ev">SIModeRegisterDefaults</dfn>() :</td></tr>
<tr><th id="584">584</th><td>    <a class="member" href="#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE">IEEE</a>(<b>true</b>),</td></tr>
<tr><th id="585">585</th><td>    <a class="member" href="#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp">DX10Clamp</a>(<b>true</b>) {}</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <dfn class="decl" id="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE">SIModeRegisterDefaults</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col7 decl" id="837F" title='F' data-type='const llvm::Function &amp;' data-ref="837F">F</dfn>);</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <em>static</em> <a class="type" href="#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults">SIModeRegisterDefaults</a> <dfn class="decl def" id="_ZN4llvm6AMDGPU22SIModeRegisterDefaults24getDefaultForCallingConvEj" title='llvm::AMDGPU::SIModeRegisterDefaults::getDefaultForCallingConv' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaults24getDefaultForCallingConvEj">getDefaultForCallingConv</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col8 decl" id="838CC" title='CC' data-type='CallingConv::ID' data-ref="838CC">CC</dfn>) {</td></tr>
<tr><th id="590">590</th><td>    <a class="type" href="#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults">SIModeRegisterDefaults</a> <a class="ref fake" href="#_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1Ev" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1Ev"></a><dfn class="local col9 decl" id="839Mode" title='Mode' data-type='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="839Mode">Mode</dfn>;</td></tr>
<tr><th id="591">591</th><td>    <a class="local col9 ref" href="#839Mode" title='Mode' data-ref="839Mode">Mode</a>.<a class="member" href="#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp">DX10Clamp</a> = <b>true</b>;</td></tr>
<tr><th id="592">592</th><td>    <a class="local col9 ref" href="#839Mode" title='Mode' data-ref="839Mode">Mode</a>.<a class="member" href="#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE">IEEE</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="#_ZN4llvm6AMDGPU9isComputeEj" title='llvm::AMDGPU::isCompute' data-ref="_ZN4llvm6AMDGPU9isComputeEj">isCompute</a>(<a class="local col8 ref" href="#838CC" title='CC' data-ref="838CC">CC</a>);</td></tr>
<tr><th id="593">593</th><td>    <b>return</b> <a class="local col9 ref" href="#839Mode" title='Mode' data-ref="839Mode">Mode</a>;</td></tr>
<tr><th id="594">594</th><td>  }</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_" title='llvm::AMDGPU::SIModeRegisterDefaults::operator==' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_"><b>operator</b> ==</dfn>(<em>const</em> <a class="type" href="#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults">SIModeRegisterDefaults</a> <dfn class="local col0 decl" id="840Other" title='Other' data-type='const llvm::AMDGPU::SIModeRegisterDefaults' data-ref="840Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="597">597</th><td>    <b>return</b> <a class="member" href="#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE">IEEE</a> == <a class="local col0 ref" href="#840Other" title='Other' data-ref="840Other">Other</a>.<a class="member" href="#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE">IEEE</a> &amp;&amp; <a class="member" href="#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp">DX10Clamp</a> == <a class="local col0 ref" href="#840Other" title='Other' data-ref="840Other">Other</a>.<a class="member" href="#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp">DX10Clamp</a>;</td></tr>
<tr><th id="598">598</th><td>  }</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <i>// FIXME: Inlining should be OK for dx10-clamp, since the caller's mode should</i></td></tr>
<tr><th id="601">601</th><td><i>  // be able to override.</i></td></tr>
<tr><th id="602">602</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_" title='llvm::AMDGPU::SIModeRegisterDefaults::isInlineCompatible' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_">isInlineCompatible</dfn>(<a class="type" href="#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults">SIModeRegisterDefaults</a> <dfn class="local col1 decl" id="841CalleeMode" title='CalleeMode' data-type='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="841CalleeMode">CalleeMode</dfn>) <em>const</em> {</td></tr>
<tr><th id="603">603</th><td>    <b>return</b> *<b>this</b> <a class="member" href="#_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_" title='llvm::AMDGPU::SIModeRegisterDefaults::operator==' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_">==</a> <a class="ref fake" href="#570" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKS1_"></a><a class="local col1 ref" href="#841CalleeMode" title='CalleeMode' data-ref="841CalleeMode">CalleeMode</a>;</td></tr>
<tr><th id="604">604</th><td>  }</td></tr>
<tr><th id="605">605</th><td>};</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>} <i>// end namespace AMDGPU</i></td></tr>
<tr><th id="608">608</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td><u>#<span data-ppcond="9">endif</span> // LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H</u></td></tr>
<tr><th id="611">611</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../AMDGPUAlwaysInlinePass.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
