Analysis & Synthesis report for SDRAM_Project
Mon Jul 01 13:42:00 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SDRAM_Project|buffer_state
 11. State Machine - |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_next
 12. State Machine - |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_state
 13. State Machine - |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_next
 14. State Machine - |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for system:u0|system_altpll_0:altpll_0
 22. Source assignments for system:u0|system_altpll_0:altpll_0|system_altpll_0_stdsync_sv6:stdsync2|system_altpll_0_dffpipe_l2c:dffpipe3
 23. Source assignments for system:u0|system_new_sdram_controller_0:new_sdram_controller_0
 24. Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 28. Source assignments for altsyncram:line_buffer_rtl_0|altsyncram_8gc1:auto_generated
 29. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller
 30. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 32. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001
 33. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Parameter Settings for User Entity Instance: vga_timer:u1
 36. Parameter Settings for Inferred Entity Instance: altsyncram:line_buffer_rtl_0
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "lfsr:u2"
 39. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001"
 40. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 41. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller"
 42. Port Connectivity Checks: "system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module"
 43. Port Connectivity Checks: "system:u0|system_altpll_0:altpll_0|system_altpll_0_altpll_82g2:sd1"
 44. Port Connectivity Checks: "system:u0|system_altpll_0:altpll_0"
 45. Port Connectivity Checks: "system:u0"
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages
 49. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 01 13:42:00 2019       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; SDRAM_Project                               ;
; Top-level Entity Name              ; SDRAM_Project                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 541                                         ;
;     Total combinational functions  ; 440                                         ;
;     Dedicated logic registers      ; 311                                         ;
; Total registers                    ; 311                                         ;
; Total pins                         ; 126                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 7,680                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; SDRAM_Project      ; SDRAM_Project      ;
; Family name                                                                ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                                      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                          ; Library ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../hdl/vga_timer.v                                                                                                                    ; yes             ; User Verilog HDL File        ; C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/vga_timer.v                                                   ;         ;
; ../hdl/SDRAM_Project.v                                                                                                                ; yes             ; User Verilog HDL File        ; C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v                                               ;         ;
; lfsr.v                                                                                                                                ; yes             ; User Verilog HDL File        ; C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v                                                  ;         ;
; c:/users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/synthesis/db/ip/system/submodules/altera_reset_controller.v       ; yes             ; Auto-Found Verilog HDL File  ; c:/users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/synthesis/db/ip/system/submodules/altera_reset_controller.v       ; system  ;
; c:/users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/synthesis/db/ip/system/submodules/altera_reset_synchronizer.v     ; yes             ; Auto-Found Verilog HDL File  ; c:/users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/synthesis/db/ip/system/submodules/altera_reset_synchronizer.v     ; system  ;
; c:/users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/synthesis/db/ip/system/submodules/system_altpll_0.v               ; yes             ; Auto-Found Verilog HDL File  ; c:/users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/synthesis/db/ip/system/submodules/system_altpll_0.v               ; system  ;
; c:/users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v ; yes             ; Auto-Found Verilog HDL File  ; c:/users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v ; system  ;
; c:/users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/synthesis/db/ip/system/system.v                                   ; yes             ; Auto-Found Verilog HDL File  ; c:/users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/synthesis/db/ip/system/system.v                                   ; system  ;
; altsyncram.tdf                                                                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;         ;
; stratix_ram_block.inc                                                                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;         ;
; lpm_mux.inc                                                                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;         ;
; lpm_decode.inc                                                                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;         ;
; aglobal171.inc                                                                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                 ;         ;
; a_rdenreg.inc                                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;         ;
; altrom.inc                                                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                     ;         ;
; altram.inc                                                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                     ;         ;
; altdpram.inc                                                                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;         ;
; db/altsyncram_8gc1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/altsyncram_8gc1.tdf                                  ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 541                                                                                 ;
;                                             ;                                                                                     ;
; Total combinational functions               ; 440                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 174                                                                                 ;
;     -- 3 input functions                    ; 108                                                                                 ;
;     -- <=2 input functions                  ; 158                                                                                 ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 348                                                                                 ;
;     -- arithmetic mode                      ; 92                                                                                  ;
;                                             ;                                                                                     ;
; Total registers                             ; 311                                                                                 ;
;     -- Dedicated logic registers            ; 311                                                                                 ;
;     -- I/O registers                        ; 0                                                                                   ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 126                                                                                 ;
; Total memory bits                           ; 7680                                                                                ;
;                                             ;                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                   ;
;                                             ;                                                                                     ;
; Total PLLs                                  ; 1                                                                                   ;
;     -- PLLs                                 ; 1                                                                                   ;
;                                             ;                                                                                     ;
; Maximum fan-out node                        ; system:u0|system_altpll_0:altpll_0|system_altpll_0_altpll_82g2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 325                                                                                 ;
; Total fan-out                               ; 2744                                                                                ;
; Average fan-out                             ; 2.66                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                 ; Entity Name                                      ; Library Name ;
+------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |SDRAM_Project                                                                                                   ; 440 (147)           ; 311 (82)                  ; 7680        ; 0          ; 0            ; 0       ; 0         ; 126  ; 0            ; 0          ; |SDRAM_Project                                                                                                                                                                      ; SDRAM_Project                                    ; work         ;
;    |altsyncram:line_buffer_rtl_0|                                                                                ; 0 (0)               ; 0 (0)                     ; 7680        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SDRAM_Project|altsyncram:line_buffer_rtl_0                                                                                                                                         ; altsyncram                                       ; work         ;
;       |altsyncram_8gc1:auto_generated|                                                                           ; 0 (0)               ; 0 (0)                     ; 7680        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SDRAM_Project|altsyncram:line_buffer_rtl_0|altsyncram_8gc1:auto_generated                                                                                                          ; altsyncram_8gc1                                  ; work         ;
;    |system:u0|                                                                                                   ; 235 (0)             ; 187 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SDRAM_Project|system:u0                                                                                                                                                            ; system                                           ; system       ;
;       |altera_reset_controller:rst_controller_001|                                                               ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SDRAM_Project|system:u0|altera_reset_controller:rst_controller_001                                                                                                                 ; altera_reset_controller                          ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                            ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SDRAM_Project|system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                      ; altera_reset_synchronizer                        ; system       ;
;       |system_altpll_0:altpll_0|                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SDRAM_Project|system:u0|system_altpll_0:altpll_0                                                                                                                                   ; system_altpll_0                                  ; system       ;
;          |system_altpll_0_altpll_82g2:sd1|                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SDRAM_Project|system:u0|system_altpll_0:altpll_0|system_altpll_0_altpll_82g2:sd1                                                                                                   ; system_altpll_0_altpll_82g2                      ; system       ;
;       |system_new_sdram_controller_0:new_sdram_controller_0|                                                     ; 235 (199)           ; 184 (126)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0                                                                                                       ; system_new_sdram_controller_0                    ; system       ;
;          |system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module| ; 36 (36)             ; 58 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module ; system_new_sdram_controller_0_input_efifo_module ; system       ;
;    |vga_timer:u1|                                                                                                ; 58 (58)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SDRAM_Project|vga_timer:u1                                                                                                                                                         ; vga_timer                                        ; work         ;
+------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                           ;
+------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; altsyncram:line_buffer_rtl_0|altsyncram_8gc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 640          ; 12           ; 640          ; 12           ; 7680 ; None ;
+------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                    ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                               ; IP Include File                                                                    ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; N/A    ; Qsys                               ; 17.1    ; N/A          ; N/A          ; |SDRAM_Project|system:u0                                                      ; C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/ip/system.qsys ;
; Altera ; altpll                             ; 17.1    ; N/A          ; N/A          ; |SDRAM_Project|system:u0|system_altpll_0:altpll_0                             ; C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/ip/system.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 17.1    ; N/A          ; N/A          ; |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0 ; C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/ip/system.qsys ;
; Altera ; altera_reset_controller            ; 17.1    ; N/A          ; N/A          ; |SDRAM_Project|system:u0|altera_reset_controller:rst_controller               ; C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/ip/system.qsys ;
; Altera ; altera_reset_controller            ; 17.1    ; N/A          ; N/A          ; |SDRAM_Project|system:u0|altera_reset_controller:rst_controller_001           ; C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/ip/system.qsys ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |SDRAM_Project|buffer_state                                        ;
+---------------------+--------------------+---------------------+-------------------+
; Name                ; buffer_state.WRITE ; buffer_state.BUFFER ; buffer_state.IDLE ;
+---------------------+--------------------+---------------------+-------------------+
; buffer_state.WRITE  ; 0                  ; 0                   ; 0                 ;
; buffer_state.IDLE   ; 1                  ; 0                   ; 1                 ;
; buffer_state.BUFFER ; 1                  ; 1                   ; 0                 ;
+---------------------+--------------------+---------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+--------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001         ;
+------------------+------------------+------------------+------------------+--------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                        ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                        ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                        ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                        ;
+------------------+------------------+------------------+------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                                                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+--------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                       ;
+------------+------------+------------+------------+--------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                ;
+------------+------------+------------+------------+--------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000       ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                 ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                 ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                 ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                 ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                 ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                               ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_addr[5]                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                       ;
; system:u0|system_altpll_0:altpll_0|prev_reset                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                       ; Lost fanout                                                                                                                                                                                  ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                      ; Lost fanout                                                                                                                                                                                  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[4..7,12..16] ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[4..7,12..16] ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..4,6..11]                                                                                                         ; Merged with system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                        ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|active_data[4..7,13..15]                                                                                                   ; Merged with system:u0|system_new_sdram_controller_0:new_sdram_controller_0|active_data[12]                                                                                                   ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                              ; Merged with system:u0|system_new_sdram_controller_0:new_sdram_controller_0|active_data[12]                                                                                                   ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|active_data[1..3]                                                                                                          ; Merged with system:u0|system_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                    ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[1..3]        ; Merged with system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[0]  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[1..3]        ; Merged with system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[0]  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|active_data[8,9,11]                                                                                                        ; Merged with system:u0|system_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                   ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[8,9,11]      ; Merged with system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[10] ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[8,9,11]      ; Merged with system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[10] ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[10]          ; Merged with system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[0]  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[10]          ; Merged with system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[0]  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                   ; Lost fanout                                                                                                                                                                                  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                  ; Lost fanout                                                                                                                                                                                  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                  ; Lost fanout                                                                                                                                                                                  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                  ; Lost fanout                                                                                                                                                                                  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                  ; Lost fanout                                                                                                                                                                                  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                   ; Lost fanout                                                                                                                                                                                  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                   ; Lost fanout                                                                                                                                                                                  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                   ; Lost fanout                                                                                                                                                                                  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                 ; Lost fanout                                                                                                                                                                                  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                 ; Lost fanout                                                                                                                                                                                  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                 ; Lost fanout                                                                                                                                                                                  ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                            ; Merged with system:u0|system_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                    ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|active_data[12]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_data[4..7,12..15]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; Total Number of Removed Registers = 84                                                                                                                                                    ;                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                   ;
+-----------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                            ;
+-----------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:u0|system_altpll_0:altpll_0|prev_reset ; Stuck at GND              ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                              ;
;                                               ; due to stuck port data_in ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                               ;
;                                               ;                           ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                               ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[6],  ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[5],  ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[4],  ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[7],  ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[12], ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[13], ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[14], ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[15], ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_0[16], ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[4],  ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[5],  ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[6],  ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[7],  ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[12], ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[13], ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[14], ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[15], ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entry_1[16], ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|active_data[12],                                                                                                   ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0],                                                                                                          ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_data[4],                                                                                                         ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_data[5],                                                                                                         ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_data[6],                                                                                                         ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_data[7],                                                                                                         ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_data[12],                                                                                                        ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_data[13],                                                                                                        ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_data[14],                                                                                                        ;
;                                               ;                           ; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                         ;
+-----------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 311   ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 102   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 157   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                 ; 2       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                 ; 1       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                 ; 2       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                 ; 2       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                               ; 12      ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 104     ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                 ; 2       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                 ; 2       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                 ; 2       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                 ; 2       ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                      ; 2       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                      ; 2       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                       ; 2       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                       ; 2       ;
; system:u0|system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                       ; 2       ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 17                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |SDRAM_Project|vga_timer:u1|row[7]                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SDRAM_Project|vga_timer:u1|h_count[3]                                                                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SDRAM_Project|vga_timer:u1|v_count[1]                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module|entries[1] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |SDRAM_Project|line_buffer_write_addr[9]                                                                                                                                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]                                                                                                       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |SDRAM_Project|interface_address[19]                                                                                                                                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |SDRAM_Project|interface_address[3]                                                                                                                                                            ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |SDRAM_Project|interface_address[16]                                                                                                                                                           ;
; 7:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                        ;
; 7:1                ; 28 bits   ; 112 LEs       ; 0 LEs                ; 112 LEs                ; Yes        ; |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |SDRAM_Project|vga_timer:u1|col                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |SDRAM_Project|Selector27                                                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|Selector35                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |SDRAM_Project|system:u0|system_new_sdram_controller_0:new_sdram_controller_0|Selector28                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for system:u0|system_altpll_0:altpll_0 ;
+----------------+-------+------+---------------------------+
; Assignment     ; Value ; From ; To                        ;
+----------------+-------+------+---------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                ;
+----------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_altpll_0:altpll_0|system_altpll_0_stdsync_sv6:stdsync2|system_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+------------------------------------------+
; Assignment                  ; Value ; From ; To                                       ;
+-----------------------------+-------+------+------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                          ;
+-----------------------------+-------+------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for altsyncram:line_buffer_rtl_0|altsyncram_8gc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_timer:u1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; COL_WIDTH      ; 10    ; Signed Integer                   ;
; ROW_WIDTH      ; 9     ; Signed Integer                   ;
; h_pixels       ; 640   ; Signed Integer                   ;
; h_fp           ; 16    ; Signed Integer                   ;
; h_pulse        ; 96    ; Signed Integer                   ;
; h_bp           ; 48    ; Signed Integer                   ;
; h_pol          ; 0     ; Unsigned Binary                  ;
; v_pixels       ; 480   ; Signed Integer                   ;
; v_fp           ; 10    ; Signed Integer                   ;
; v_pulse        ; 2     ; Signed Integer                   ;
; v_bp           ; 33    ; Signed Integer                   ;
; v_pol          ; 0     ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:line_buffer_rtl_0 ;
+------------------------------------+----------------------+-------------------+
; Parameter Name                     ; Value                ; Type              ;
+------------------------------------+----------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped           ;
; WIDTH_A                            ; 12                   ; Untyped           ;
; WIDTHAD_A                          ; 10                   ; Untyped           ;
; NUMWORDS_A                         ; 640                  ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped           ;
; WIDTH_B                            ; 12                   ; Untyped           ;
; WIDTHAD_B                          ; 10                   ; Untyped           ;
; NUMWORDS_B                         ; 640                  ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped           ;
; BYTE_SIZE                          ; 8                    ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped           ;
; INIT_FILE                          ; UNUSED               ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped           ;
; ENABLE_ECC                         ; FALSE                ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_8gc1      ; Untyped           ;
+------------------------------------+----------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                         ;
+-------------------------------------------+------------------------------+
; Name                                      ; Value                        ;
+-------------------------------------------+------------------------------+
; Number of entity instances                ; 1                            ;
; Entity Instance                           ; altsyncram:line_buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                    ;
;     -- WIDTH_A                            ; 12                           ;
;     -- NUMWORDS_A                         ; 640                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                 ;
;     -- WIDTH_B                            ; 12                           ;
;     -- NUMWORDS_B                         ; 640                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ;
+-------------------------------------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsr:u2"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rnd  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_altpll_0:altpll_0|system_altpll_0_altpll_82g2:sd1" ;
+----------+-------+----------+------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                          ;
+----------+-------+----------+------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                     ;
+----------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_altpll_0:altpll_0"  ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected ;
; write              ; Input  ; Info     ; Explicitly unconnected ;
; address            ; Input  ; Info     ; Explicitly unconnected ;
; readdata           ; Output ; Info     ; Explicitly unconnected ;
; writedata          ; Input  ; Info     ; Explicitly unconnected ;
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; c3                 ; Output ; Info     ; Explicitly unconnected ;
; c4                 ; Output ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Stuck at GND           ;
; locked             ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0"                                                                                                                                          ;
+-----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                      ;
+-----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; sdram_dqm                   ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "sdram_dqm[1..1]" have no fanouts ;
; interface_byteenable_n      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; interface_chipselect        ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; interface_writedata[15..12] ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; interface_writedata[7..4]   ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+-----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 126                         ;
; cycloneiii_ff         ; 311                         ;
;     CLR               ; 83                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 117                         ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SCLR      ; 2                           ;
;     ENA CLR SLD       ; 9                           ;
;     ENA SCLR          ; 10                          ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 11                          ;
;     SLD               ; 2                           ;
;     plain             ; 57                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 446                         ;
;     arith             ; 92                          ;
;         2 data inputs ; 80                          ;
;         3 data inputs ; 12                          ;
;     normal            ; 354                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 96                          ;
;         4 data inputs ; 174                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.25                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jul 01 13:41:38 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Project -c SDRAM_Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "system.qsys"
Info (12250): 2019.07.01.13:41:51 Progress: Loading ip/system.qsys
Info (12250): 2019.07.01.13:41:52 Progress: Reading input file
Info (12250): 2019.07.01.13:41:52 Progress: Adding altpll_0 [altpll 17.1]
Info (12250): 2019.07.01.13:41:53 Progress: Parameterizing module altpll_0
Info (12250): 2019.07.01.13:41:53 Progress: Adding clk_0 [clock_source 17.1]
Info (12250): 2019.07.01.13:41:53 Progress: Parameterizing module clk_0
Info (12250): 2019.07.01.13:41:53 Progress: Adding clock_bridge_0 [altera_clock_bridge 17.1]
Info (12250): 2019.07.01.13:41:53 Progress: Parameterizing module clock_bridge_0
Info (12250): 2019.07.01.13:41:53 Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 17.1]
Info (12250): 2019.07.01.13:41:53 Progress: Parameterizing module new_sdram_controller_0
Info (12250): 2019.07.01.13:41:53 Progress: Building connections
Info (12250): 2019.07.01.13:41:53 Progress: Parameterizing connections
Info (12250): 2019.07.01.13:41:53 Progress: Validating
Info (12250): 2019.07.01.13:41:53 Progress: Done reading input file
Info (12250): System.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning (12251): System.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info (12250): System: Generating system "system" for QUARTUS_SYNTH
Warning (12251): Can't contact license server "28333@license.engr.ucdavis.edu" -- this server will be ignored.
Info (12250): Altpll_0: "system" instantiated altpll "altpll_0"
Info (12250): New_sdram_controller_0: Starting RTL generation for module 'system_new_sdram_controller_0'
Info (12250): New_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_new_sdram_controller_0 --dir=C:/Users/Ryan/AppData/Local/Temp/alt8078_6876146927756346962.dir/0004_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt8078_6876146927756346962.dir/0004_new_sdram_controller_0_gen//system_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): New_sdram_controller_0: Done RTL generation for module 'system_new_sdram_controller_0'
Info (12250): New_sdram_controller_0: "system" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info (12250): Rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info (12250): System: Done "system" with 4 modules, 7 files
Info (12249): Finished elaborating Platform Designer system entity "system.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file /users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/hdl/vga_timer.v
    Info (12023): Found entity 1: vga_timer File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/vga_timer.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/hdl/sdram_project.v
    Info (12023): Found entity 1: SDRAM_Project File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file div.v
    Info (12023): Found entity 1: div File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file div/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (div) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file div/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file div/div_0002.vhd
    Info (12022): Found design unit 1: div_0002-normal File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/div_0002.vhd Line: 44
    Info (12023): Found entity 1: div_0002 File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/div_0002.vhd Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lfsr.v
    Info (12023): Found entity 1: lfsr File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/system/submodules/system_altpll_0.v
    Info (12023): Found entity 1: system_altpll_0_dffpipe_l2c File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_altpll_0.v Line: 37
    Info (12023): Found entity 2: system_altpll_0_stdsync_sv6 File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_altpll_0.v Line: 98
    Info (12023): Found entity 3: system_altpll_0_altpll_82g2 File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_altpll_0.v Line: 130
    Info (12023): Found entity 4: system_altpll_0 File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_altpll_0.v Line: 221
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_new_sdram_controller_0.v
    Info (12023): Found entity 1: system_new_sdram_controller_0_input_efifo_module File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: system_new_sdram_controller_0 File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_new_sdram_controller_0_test_component.v
    Info (12023): Found entity 1: system_new_sdram_controller_0_test_component_ram_module File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0_test_component.v Line: 21
    Info (12023): Found entity 2: system_new_sdram_controller_0_test_component File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/system.v
    Info (12023): Found entity 1: system File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/system.v Line: 6
Warning (10037): Verilog HDL or VHDL warning at system_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at system_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at system_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at system_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "SDRAM_Project" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at SDRAM_Project.v(103): truncated value with size 32 to match size of target (2) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 103
Warning (10230): Verilog HDL assignment warning at SDRAM_Project.v(243): truncated value with size 32 to match size of target (25) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 243
Warning (10230): Verilog HDL assignment warning at SDRAM_Project.v(263): truncated value with size 32 to match size of target (25) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 263
Warning (10230): Verilog HDL assignment warning at SDRAM_Project.v(309): truncated value with size 32 to match size of target (9) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 309
Warning (10034): Output port "HEX0" at SDRAM_Project.v(27) has no driver File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 27
Warning (10034): Output port "HEX1" at SDRAM_Project.v(28) has no driver File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 28
Warning (10034): Output port "HEX2" at SDRAM_Project.v(29) has no driver File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 29
Warning (10034): Output port "HEX3" at SDRAM_Project.v(30) has no driver File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 30
Warning (10034): Output port "HEX4" at SDRAM_Project.v(31) has no driver File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 31
Warning (10034): Output port "HEX5" at SDRAM_Project.v(32) has no driver File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 32
Warning (10034): Output port "LEDR[8..1]" at SDRAM_Project.v(38) has no driver File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 38
Info (12128): Elaborating entity "system" for hierarchy "system:u0" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 137
Info (12128): Elaborating entity "system_altpll_0" for hierarchy "system:u0|system_altpll_0:altpll_0" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/system.v Line: 60
Info (12128): Elaborating entity "system_altpll_0_stdsync_sv6" for hierarchy "system:u0|system_altpll_0:altpll_0|system_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_altpll_0.v Line: 292
Info (12128): Elaborating entity "system_altpll_0_dffpipe_l2c" for hierarchy "system:u0|system_altpll_0:altpll_0|system_altpll_0_stdsync_sv6:stdsync2|system_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_altpll_0.v Line: 116
Info (12128): Elaborating entity "system_altpll_0_altpll_82g2" for hierarchy "system:u0|system_altpll_0:altpll_0|system_altpll_0_altpll_82g2:sd1" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_altpll_0.v Line: 298
Info (12128): Elaborating entity "system_new_sdram_controller_0" for hierarchy "system:u0|system_new_sdram_controller_0:new_sdram_controller_0" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/system.v Line: 83
Info (12128): Elaborating entity "system_new_sdram_controller_0_input_efifo_module" for hierarchy "system:u0|system_new_sdram_controller_0:new_sdram_controller_0|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:u0|altera_reset_controller:rst_controller" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/system.v Line: 146
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "vga_timer" for hierarchy "vga_timer:u1" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 150
Warning (10230): Verilog HDL assignment warning at vga_timer.v(67): truncated value with size 32 to match size of target (10) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/vga_timer.v Line: 67
Warning (10230): Verilog HDL assignment warning at vga_timer.v(71): truncated value with size 32 to match size of target (10) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/vga_timer.v Line: 71
Warning (10230): Verilog HDL assignment warning at vga_timer.v(97): truncated value with size 10 to match size of target (9) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/vga_timer.v Line: 97
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsr:u2" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 157
Warning (10230): Verilog HDL assignment warning at lfsr.v(21): truncated value with size 32 to match size of target (4) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at lfsr.v(17): inferring latch(es) for variable "random_done", which holds its previous value in one or more paths through the always construct File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 17
Info (10041): Inferred latch for "random_done[0]" at lfsr.v(23) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 23
Info (10041): Inferred latch for "random_done[1]" at lfsr.v(23) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 23
Info (10041): Inferred latch for "random_done[2]" at lfsr.v(23) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 23
Info (10041): Inferred latch for "random_done[3]" at lfsr.v(23) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 23
Info (10041): Inferred latch for "random_done[4]" at lfsr.v(23) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 23
Info (10041): Inferred latch for "random_done[5]" at lfsr.v(23) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 23
Info (10041): Inferred latch for "random_done[6]" at lfsr.v(23) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 23
Info (10041): Inferred latch for "random_done[7]" at lfsr.v(23) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 23
Info (10041): Inferred latch for "random_done[8]" at lfsr.v(23) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 23
Info (10041): Inferred latch for "random_done[9]" at lfsr.v(23) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 23
Info (10041): Inferred latch for "random_done[10]" at lfsr.v(23) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 23
Info (10041): Inferred latch for "random_done[11]" at lfsr.v(23) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 23
Info (10041): Inferred latch for "random_done[12]" at lfsr.v(23) File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v Line: 23
Warning (276027): Inferred dual-clock RAM node "line_buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "line_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "altsyncram:line_buffer_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:line_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "640"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "640"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8gc1.tdf
    Info (12023): Found entity 1: altsyncram_8gc1 File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/altsyncram_8gc1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 17
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 21
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 23
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 27
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 27
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 27
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 27
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 27
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 27
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 27
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 27
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 28
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 28
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 28
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 28
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 28
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 28
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 28
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 28
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 29
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 29
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 29
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 29
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 29
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 29
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 29
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 29
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 30
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 30
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 30
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 30
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 30
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 30
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 30
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 30
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 31
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 31
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 31
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 31
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 31
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 31
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 31
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 31
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 32
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 32
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 32
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 32
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 32
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 32
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 32
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 32
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 38
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 38
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 38
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 38
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 38
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 38
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 38
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 38
Info (286030): Timing-Driven Synthesis is running
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "div" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div -sip div.sip -library lib_div was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity div -sip div.sip -library lib_div was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div -sip div.sip -library lib_div was ignored
Warning (20013): Ignored 65 assignments for entity "div_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/SDRAM_Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 9
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 35
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 41
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 41
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 41
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 41
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 41
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 41
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 41
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 41
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 41
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v Line: 41
Info (21057): Implemented 721 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 95 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 582 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 4833 megabytes
    Info: Processing ended: Mon Jul 01 13:42:00 2019
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/SDRAM_Project.map.smsg.


