#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e51e6db070 .scope module, "advanced_branch_predictor" "advanced_branch_predictor" 2 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 5 "rs1";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 7 "opcode";
    .port_info 8 /INPUT 3 "funct3";
    .port_info 9 /OUTPUT 1 "predict_taken";
    .port_info 10 /OUTPUT 32 "predict_target";
    .port_info 11 /OUTPUT 1 "predict_valid";
    .port_info 12 /INPUT 1 "branch_valid";
    .port_info 13 /INPUT 32 "branch_pc";
    .port_info 14 /INPUT 1 "branch_taken";
    .port_info 15 /INPUT 32 "branch_target";
    .port_info 16 /INPUT 1 "branch_is_cond";
    .port_info 17 /INPUT 1 "branch_is_call";
    .port_info 18 /INPUT 1 "branch_is_return";
    .port_info 19 /INPUT 1 "branch_mispredict";
P_000001e51e701d40 .param/l "ADDR_WIDTH" 0 2 17, +C4<00000000000000000000000000100000>;
P_000001e51e701d78 .param/l "BTB_ENTRIES" 0 2 10, +C4<00000000000000000000000000100000>;
P_000001e51e701db0 .param/l "CHOOSER_SIZE" 0 2 16, +C4<00000000000000000001000000000000>;
P_000001e51e701de8 .param/l "GHR_WIDTH" 0 2 12, +C4<00000000000000000000000000001010>;
P_000001e51e701e20 .param/l "GLOBAL_PHT_SIZE" 0 2 15, +C4<00000000000000000001000000000000>;
P_000001e51e701e58 .param/l "LOCAL_BHT_SIZE" 0 2 13, +C4<00000000000000000000000100000000>;
P_000001e51e701e90 .param/l "LOCAL_PHT_SIZE" 0 2 14, +C4<00000000000000000000010000000000>;
P_000001e51e701ec8 .param/l "OPCODE_BRANCH" 1 2 62, C4<1100011>;
P_000001e51e701f00 .param/l "OPCODE_JAL" 1 2 63, C4<1101111>;
P_000001e51e701f38 .param/l "OPCODE_JALR" 1 2 64, C4<1100111>;
P_000001e51e701f70 .param/l "RAS_DEPTH" 0 2 11, +C4<00000000000000000000000000010000>;
P_000001e51e701fa8 .param/l "STRONGLY_GLOBAL" 1 2 61, C4<11>;
P_000001e51e701fe0 .param/l "STRONGLY_LOCAL" 1 2 58, C4<00>;
P_000001e51e702018 .param/l "STRONGLY_NOT_TAKEN" 1 2 54, C4<00>;
P_000001e51e702050 .param/l "STRONGLY_TAKEN" 1 2 57, C4<11>;
P_000001e51e702088 .param/l "WEAKLY_GLOBAL" 1 2 60, C4<10>;
P_000001e51e7020c0 .param/l "WEAKLY_LOCAL" 1 2 59, C4<01>;
P_000001e51e7020f8 .param/l "WEAKLY_NOT_TAKEN" 1 2 55, C4<01>;
P_000001e51e702130 .param/l "WEAKLY_TAKEN" 1 2 56, C4<10>;
L_000001e51ec44ec0 .functor BUFZ 1, L_000001e51ed12de0, C4<0>, C4<0>, C4<0>;
L_000001e51ec44f30 .functor OR 1, L_000001e51ed0b4a0, L_000001e51ed0ca80, C4<0>, C4<0>;
L_000001e51ec45940 .functor OR 1, L_000001e51ed12fc0, L_000001e51ed128e0, C4<0>, C4<0>;
L_000001e51ec44670 .functor AND 1, L_000001e51ec45940, L_000001e51ec44f30, C4<1>, C4<1>;
L_000001e51ec45630 .functor AND 1, L_000001e51ed128e0, L_000001e51ed0c580, C4<1>, C4<1>;
L_000001e51ec45cc0 .functor AND 1, L_000001e51ec45630, L_000001e51ed0d700, C4<1>, C4<1>;
L_000001e51ec44750 .functor AND 1, L_000001e51ed0b680, L_000001e51ed0b720, C4<1>, C4<1>;
L_000001e51ec45780 .functor BUFZ 32, L_000001e51ed0d0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e51ec44590 .functor BUFZ 1, L_000001e51ed0c080, C4<0>, C4<0>, C4<0>;
L_000001e51ec45c50 .functor BUFZ 1, L_000001e51ed0be00, C4<0>, C4<0>, C4<0>;
L_000001e51ec45400 .functor BUFZ 10, L_000001e51ed0c6c0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001e51ec44a60 .functor XOR 12, L_000001e51ed0cd00, L_000001e51ed0d200, C4<000000000000>, C4<000000000000>;
L_000001e51ec450f0 .functor BUFZ 2, L_000001e51ed0c260, C4<00>, C4<00>, C4<00>;
L_000001e51ed135f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e51ec44440 .functor XNOR 1, L_000001e51ed0c940, L_000001e51ed135f0, C4<0>, C4<0>;
L_000001e51ec447c0 .functor BUFZ 10, L_000001e51ed0b220, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001e51ec455c0 .functor XOR 12, L_000001e51ed0c440, L_000001e51ed0d5c0, C4<000000000000>, C4<000000000000>;
L_000001e51ed13098 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001e51ec39c90_0 .net/2u *"_ivl_0", 6 0, L_000001e51ed13098;  1 drivers
v000001e51ec38a70_0 .net *"_ivl_100", 6 0, L_000001e51ed0c620;  1 drivers
L_000001e51ed13440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ec386b0_0 .net *"_ivl_103", 1 0, L_000001e51ed13440;  1 drivers
v000001e51ec38b10_0 .net *"_ivl_108", 9 0, L_000001e51ed0c6c0;  1 drivers
v000001e51ec3a4b0_0 .net *"_ivl_110", 9 0, L_000001e51ed0cf80;  1 drivers
L_000001e51ed13488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ec39f10_0 .net *"_ivl_113", 1 0, L_000001e51ed13488;  1 drivers
v000001e51ec3a050_0 .net *"_ivl_116", 1 0, L_000001e51ed0cc60;  1 drivers
v000001e51ec3a0f0_0 .net *"_ivl_118", 11 0, L_000001e51ed0c760;  1 drivers
L_000001e51ed134d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ec3a230_0 .net *"_ivl_121", 1 0, L_000001e51ed134d0;  1 drivers
L_000001e51ed13518 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v000001e51ec17be0_0 .net *"_ivl_127", 1 0, L_000001e51ed13518;  1 drivers
v000001e51ec16a60_0 .net *"_ivl_129", 9 0, L_000001e51ed0b7c0;  1 drivers
v000001e51ec169c0_0 .net *"_ivl_131", 11 0, L_000001e51ed0d200;  1 drivers
v000001e51ec15d40_0 .net *"_ivl_134", 1 0, L_000001e51ed0b9a0;  1 drivers
v000001e51ec16420_0 .net *"_ivl_136", 13 0, L_000001e51ed0bc20;  1 drivers
L_000001e51ed13560 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ec17000_0 .net *"_ivl_139", 1 0, L_000001e51ed13560;  1 drivers
L_000001e51ed13170 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001e51ec16740_0 .net/2u *"_ivl_14", 4 0, L_000001e51ed13170;  1 drivers
v000001e51ec16ce0_0 .net *"_ivl_144", 1 0, L_000001e51ed0c260;  1 drivers
v000001e51ebd9f50_0 .net *"_ivl_146", 13 0, L_000001e51ed0ba40;  1 drivers
L_000001e51ed135a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ebd95f0_0 .net *"_ivl_149", 1 0, L_000001e51ed135a8;  1 drivers
v000001e51ebd8a10_0 .net *"_ivl_153", 0 0, L_000001e51ed0c940;  1 drivers
v000001e51ebd9730_0 .net/2u *"_ivl_154", 0 0, L_000001e51ed135f0;  1 drivers
v000001e51e710470_0 .net *"_ivl_156", 0 0, L_000001e51ec44440;  1 drivers
v000001e51e70fd90_0 .net *"_ivl_160", 31 0, L_000001e51ed0b180;  1 drivers
L_000001e51ed13638 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e51ecd18f0_0 .net *"_ivl_163", 27 0, L_000001e51ed13638;  1 drivers
L_000001e51ed13680 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e51ecd0590_0 .net/2u *"_ivl_164", 31 0, L_000001e51ed13680;  1 drivers
v000001e51ecd1490_0 .net *"_ivl_166", 0 0, L_000001e51ed0bd60;  1 drivers
v000001e51ecd22f0_0 .net *"_ivl_168", 31 0, L_000001e51ed0d160;  1 drivers
v000001e51ecd0db0_0 .net *"_ivl_170", 32 0, L_000001e51ed0c300;  1 drivers
L_000001e51ed136c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e51ecd08b0_0 .net *"_ivl_173", 28 0, L_000001e51ed136c8;  1 drivers
L_000001e51ed13710 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e51ecd01d0_0 .net/2u *"_ivl_174", 32 0, L_000001e51ed13710;  1 drivers
v000001e51ecd0e50_0 .net *"_ivl_176", 32 0, L_000001e51ed0bea0;  1 drivers
L_000001e51ed131b8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001e51ecd1f30_0 .net/2u *"_ivl_18", 4 0, L_000001e51ed131b8;  1 drivers
v000001e51ecd2610_0 .net *"_ivl_180", 31 0, L_000001e51ed0bae0;  1 drivers
L_000001e51ed13758 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e51ecd1710_0 .net *"_ivl_183", 27 0, L_000001e51ed13758;  1 drivers
L_000001e51ed137a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e51ecd1fd0_0 .net/2u *"_ivl_184", 31 0, L_000001e51ed137a0;  1 drivers
v000001e51ecd1530_0 .net *"_ivl_197", 24 0, L_000001e51ed0c800;  1 drivers
v000001e51ecd1850_0 .net *"_ivl_20", 0 0, L_000001e51ed0b4a0;  1 drivers
L_000001e51ed137e8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001e51ecd2430_0 .net *"_ivl_201", 6 0, L_000001e51ed137e8;  1 drivers
v000001e51ecd1c10_0 .net *"_ivl_202", 9 0, L_000001e51ed0b220;  1 drivers
v000001e51ecd1ad0_0 .net *"_ivl_204", 9 0, L_000001e51ed0c9e0;  1 drivers
L_000001e51ed13830 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ecd1170_0 .net *"_ivl_207", 1 0, L_000001e51ed13830;  1 drivers
v000001e51ecd1b70_0 .net *"_ivl_211", 8 0, L_000001e51ed0d340;  1 drivers
L_000001e51ed13878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e51ecd24d0_0 .net/2u *"_ivl_212", 0 0, L_000001e51ed13878;  1 drivers
L_000001e51ed138c0 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v000001e51ecd0f90_0 .net *"_ivl_217", 1 0, L_000001e51ed138c0;  1 drivers
v000001e51ecd0b30_0 .net *"_ivl_219", 9 0, L_000001e51ed0d520;  1 drivers
L_000001e51ed13200 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v000001e51ecd2390_0 .net/2u *"_ivl_22", 4 0, L_000001e51ed13200;  1 drivers
v000001e51ecd15d0_0 .net *"_ivl_221", 11 0, L_000001e51ed0d5c0;  1 drivers
v000001e51ecd03b0_0 .net *"_ivl_24", 0 0, L_000001e51ed0ca80;  1 drivers
v000001e51ecd1670_0 .net *"_ivl_29", 0 0, L_000001e51ec45940;  1 drivers
v000001e51ecd1990_0 .net *"_ivl_33", 0 0, L_000001e51ec45630;  1 drivers
L_000001e51ed13248 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e51ecd09f0_0 .net/2u *"_ivl_34", 4 0, L_000001e51ed13248;  1 drivers
v000001e51ecd1030_0 .net *"_ivl_36", 0 0, L_000001e51ed0d700;  1 drivers
L_000001e51ed130e0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001e51ecd2570_0 .net/2u *"_ivl_4", 6 0, L_000001e51ed130e0;  1 drivers
v000001e51ecd0bd0_0 .net *"_ivl_41", 0 0, L_000001e51ed0d3e0;  1 drivers
v000001e51ecd1cb0_0 .net *"_ivl_42", 10 0, L_000001e51ed0b5e0;  1 drivers
v000001e51ecd0ef0_0 .net *"_ivl_45", 0 0, L_000001e51ed0cee0;  1 drivers
v000001e51ecd2070_0 .net *"_ivl_47", 7 0, L_000001e51ed0ce40;  1 drivers
v000001e51ecd2110_0 .net *"_ivl_49", 0 0, L_000001e51ed0d480;  1 drivers
v000001e51ecd0630_0 .net *"_ivl_51", 9 0, L_000001e51ed0cbc0;  1 drivers
L_000001e51ed13290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e51ecd21b0_0 .net/2u *"_ivl_52", 0 0, L_000001e51ed13290;  1 drivers
v000001e51ecd2750_0 .net *"_ivl_61", 24 0, L_000001e51ed0b900;  1 drivers
L_000001e51ed132d8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001e51ecd0950_0 .net *"_ivl_65", 6 0, L_000001e51ed132d8;  1 drivers
v000001e51ecd0450_0 .net *"_ivl_66", 0 0, L_000001e51ed0b680;  1 drivers
v000001e51ecd27f0_0 .net *"_ivl_68", 6 0, L_000001e51ed0c1c0;  1 drivers
L_000001e51ed13320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ecd1a30_0 .net *"_ivl_71", 1 0, L_000001e51ed13320;  1 drivers
v000001e51ecd17b0_0 .net *"_ivl_72", 31 0, L_000001e51ed0bfe0;  1 drivers
v000001e51ecd2890_0 .net *"_ivl_74", 6 0, L_000001e51ed0b540;  1 drivers
L_000001e51ed13368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ecd1d50_0 .net *"_ivl_77", 1 0, L_000001e51ed13368;  1 drivers
v000001e51ecd06d0_0 .net *"_ivl_78", 0 0, L_000001e51ed0b720;  1 drivers
L_000001e51ed13128 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001e51ecd04f0_0 .net/2u *"_ivl_8", 6 0, L_000001e51ed13128;  1 drivers
v000001e51ecd0130_0 .net *"_ivl_82", 31 0, L_000001e51ed0d0c0;  1 drivers
v000001e51ecd0270_0 .net *"_ivl_84", 6 0, L_000001e51ed0b2c0;  1 drivers
L_000001e51ed133b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ecd1e90_0 .net *"_ivl_87", 1 0, L_000001e51ed133b0;  1 drivers
v000001e51ecd1df0_0 .net *"_ivl_90", 0 0, L_000001e51ed0c080;  1 drivers
v000001e51ecd0310_0 .net *"_ivl_92", 6 0, L_000001e51ed0d660;  1 drivers
L_000001e51ed133f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ecd10d0_0 .net *"_ivl_95", 1 0, L_000001e51ed133f8;  1 drivers
v000001e51ecd0770_0 .net *"_ivl_98", 0 0, L_000001e51ed0be00;  1 drivers
o000001e51ec80ef8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecd1210_0 .net "branch_is_call", 0 0, o000001e51ec80ef8;  0 drivers
o000001e51ec80f28 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecd12b0_0 .net "branch_is_cond", 0 0, o000001e51ec80f28;  0 drivers
o000001e51ec80f58 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecd2250_0 .net "branch_is_return", 0 0, o000001e51ec80f58;  0 drivers
o000001e51ec80f88 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecd26b0_0 .net "branch_mispredict", 0 0, o000001e51ec80f88;  0 drivers
o000001e51ec80fb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ecd0810_0 .net "branch_pc", 31 0, o000001e51ec80fb8;  0 drivers
o000001e51ec80fe8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecd1350_0 .net "branch_taken", 0 0, o000001e51ec80fe8;  0 drivers
o000001e51ec81018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ecd0a90_0 .net "branch_target", 31 0, o000001e51ec81018;  0 drivers
o000001e51ec81048 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecd13f0_0 .net "branch_valid", 0 0, o000001e51ec81048;  0 drivers
v000001e51ecd0c70_0 .net "btb_hit", 0 0, L_000001e51ec44750;  1 drivers
v000001e51ecd0d10_0 .net "btb_index", 4 0, L_000001e51ed0bf40;  1 drivers
v000001e51ecd3790 .array "btb_is_call", 31 0, 0 0;
v000001e51ecd2930 .array "btb_is_ret", 31 0, 0 0;
v000001e51ecd2e30_0 .net "btb_pc_tag", 31 0, L_000001e51ed0b860;  1 drivers
v000001e51ecd3650_0 .net "btb_predicted_call", 0 0, L_000001e51ec44590;  1 drivers
v000001e51ecd3330_0 .net "btb_predicted_ret", 0 0, L_000001e51ec45c50;  1 drivers
v000001e51ecd33d0_0 .net "btb_predicted_target", 31 0, L_000001e51ec45780;  1 drivers
v000001e51ecd2c50 .array "btb_tag", 31 0, 31 0;
v000001e51ecd2cf0 .array "btb_target", 31 0, 31 0;
v000001e51ecd2d90 .array "btb_valid", 31 0, 0 0;
v000001e51ecd2a70 .array "chooser", 4095 0, 1 0;
v000001e51ecd3470_0 .net "chooser_idx", 11 0, L_000001e51ed0cda0;  1 drivers
v000001e51ecd3fb0_0 .net "chooser_state", 1 0, L_000001e51ec450f0;  1 drivers
o000001e51ec811f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecd3dd0_0 .net "clk", 0 0, o000001e51ec811f8;  0 drivers
o000001e51ec81228 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001e51ecd29d0_0 .net "funct3", 2 0, o000001e51ec81228;  0 drivers
v000001e51ecd2ed0_0 .var "ghr", 9 0;
v000001e51ecd3d30_0 .net "ghr_shifted", 9 0, L_000001e51ed0b360;  1 drivers
v000001e51ecd35b0_0 .net "global_idx", 11 0, L_000001e51ec44a60;  1 drivers
v000001e51ecd2f70_0 .net "global_pc_idx", 11 0, L_000001e51ed0cd00;  1 drivers
v000001e51ecd30b0 .array "global_pht", 4095 0, 1 0;
v000001e51ecd3010_0 .net "global_pred", 0 0, L_000001e51ed0d020;  1 drivers
v000001e51ecd3830_0 .var/i "i", 31 0;
v000001e51ecd38d0_0 .net "if_is_call", 0 0, L_000001e51ec44670;  1 drivers
v000001e51ecd3970_0 .net "if_is_return", 0 0, L_000001e51ec45cc0;  1 drivers
o000001e51ec813d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ecd3510_0 .net "instr", 31 0, o000001e51ec813d8;  0 drivers
v000001e51ecd3b50_0 .net "is_branch", 0 0, L_000001e51ed12de0;  1 drivers
v000001e51ecd3a10_0 .net "is_conditional", 0 0, L_000001e51ec44ec0;  1 drivers
v000001e51ecd3c90_0 .net "is_jal", 0 0, L_000001e51ed12fc0;  1 drivers
v000001e51ecd2b10_0 .net "is_jalr", 0 0, L_000001e51ed128e0;  1 drivers
v000001e51ecd3f10_0 .net "jal_imm", 31 0, L_000001e51ed0d7a0;  1 drivers
v000001e51ecd3ab0_0 .net "jal_target", 31 0, L_000001e51ed0b0e0;  1 drivers
v000001e51ecd31f0_0 .net "link_reg", 0 0, L_000001e51ec44f30;  1 drivers
v000001e51ecd2bb0 .array "local_bht", 255 0, 9 0;
v000001e51ecd36f0_0 .net "local_bht_idx", 7 0, L_000001e51ed0c120;  1 drivers
v000001e51ecd3290 .array "local_pht", 1023 0, 1 0;
v000001e51ecd3bf0_0 .net "local_pht_idx", 9 0, L_000001e51ec45400;  1 drivers
v000001e51ecd3150_0 .net "local_pred", 0 0, L_000001e51ed0cb20;  1 drivers
o000001e51ec815e8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000001e51ecd3e70_0 .net "opcode", 6 0, o000001e51ec815e8;  0 drivers
o000001e51ec81618 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ec7a990_0 .net "pc", 31 0, o000001e51ec81618;  0 drivers
o000001e51ec81648 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ec79e50_0 .net "pc_plus4", 31 0, o000001e51ec81648;  0 drivers
v000001e51ec79b30_0 .var "predict_taken", 0 0;
v000001e51ec787d0_0 .var "predict_target", 31 0;
v000001e51ec78550_0 .var "predict_valid", 0 0;
v000001e51ec784b0_0 .net "ra_reg", 0 0, L_000001e51ed0c580;  1 drivers
v000001e51ec79a90_0 .var "ras_ptr", 3 0;
v000001e51ec796d0 .array "ras_stack", 15 0, 31 0;
v000001e51ec78af0_0 .net "ras_top", 31 0, L_000001e51ed0c3a0;  1 drivers
v000001e51ec78410_0 .net "ras_valid", 0 0, L_000001e51ed0bb80;  1 drivers
o000001e51ec817c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001e51ec78870_0 .net "rd", 4 0, o000001e51ec817c8;  0 drivers
o000001e51ec817f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001e51ec78c30_0 .net "rs1", 4 0, o000001e51ec817f8;  0 drivers
o000001e51ec81828 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec798b0_0 .net "rst_n", 0 0, o000001e51ec81828;  0 drivers
v000001e51ec79db0_0 .net "tournament_pred", 0 0, L_000001e51ed0bcc0;  1 drivers
v000001e51ec79950_0 .net "upd_btb_idx", 4 0, L_000001e51ed0d840;  1 drivers
v000001e51ec7a170_0 .net "upd_btb_tag", 31 0, L_000001e51ed0c8a0;  1 drivers
v000001e51ec79770_0 .net "upd_chooser_idx", 11 0, L_000001e51ed0c4e0;  1 drivers
v000001e51ec78910_0 .net "upd_global_idx", 11 0, L_000001e51ec455c0;  1 drivers
v000001e51ec785f0_0 .net "upd_global_pc_idx", 11 0, L_000001e51ed0c440;  1 drivers
v000001e51ec7a5d0_0 .net "upd_local_bht_idx", 7 0, L_000001e51ed0d2a0;  1 drivers
v000001e51ec789b0_0 .net "upd_local_pht_idx", 9 0, L_000001e51ec447c0;  1 drivers
E_000001e51ec2da40/0 .event negedge, v000001e51ec798b0_0;
E_000001e51ec2da40/1 .event posedge, v000001e51ecd3dd0_0;
E_000001e51ec2da40 .event/or E_000001e51ec2da40/0, E_000001e51ec2da40/1;
E_000001e51ec2ff80/0 .event anyedge, v000001e51ec79e50_0, v000001e51ecd3970_0, v000001e51ec78410_0, v000001e51ec78af0_0;
E_000001e51ec2ff80/1 .event anyedge, v000001e51ecd38d0_0, v000001e51ecd3c90_0, v000001e51ecd3ab0_0, v000001e51ecd0c70_0;
E_000001e51ec2ff80/2 .event anyedge, v000001e51ecd33d0_0, v000001e51ecd3b50_0, v000001e51ec79db0_0, v000001e51ecd2b10_0;
E_000001e51ec2ff80 .event/or E_000001e51ec2ff80/0, E_000001e51ec2ff80/1, E_000001e51ec2ff80/2;
L_000001e51ed12de0 .cmp/eq 7, o000001e51ec815e8, L_000001e51ed13098;
L_000001e51ed12fc0 .cmp/eq 7, o000001e51ec815e8, L_000001e51ed130e0;
L_000001e51ed128e0 .cmp/eq 7, o000001e51ec815e8, L_000001e51ed13128;
L_000001e51ed0c580 .cmp/eq 5, o000001e51ec817f8, L_000001e51ed13170;
L_000001e51ed0b4a0 .cmp/eq 5, o000001e51ec817c8, L_000001e51ed131b8;
L_000001e51ed0ca80 .cmp/eq 5, o000001e51ec817c8, L_000001e51ed13200;
L_000001e51ed0d700 .cmp/eq 5, o000001e51ec817c8, L_000001e51ed13248;
L_000001e51ed0d3e0 .part o000001e51ec813d8, 31, 1;
LS_000001e51ed0b5e0_0_0 .concat [ 1 1 1 1], L_000001e51ed0d3e0, L_000001e51ed0d3e0, L_000001e51ed0d3e0, L_000001e51ed0d3e0;
LS_000001e51ed0b5e0_0_4 .concat [ 1 1 1 1], L_000001e51ed0d3e0, L_000001e51ed0d3e0, L_000001e51ed0d3e0, L_000001e51ed0d3e0;
LS_000001e51ed0b5e0_0_8 .concat [ 1 1 1 0], L_000001e51ed0d3e0, L_000001e51ed0d3e0, L_000001e51ed0d3e0;
L_000001e51ed0b5e0 .concat [ 4 4 3 0], LS_000001e51ed0b5e0_0_0, LS_000001e51ed0b5e0_0_4, LS_000001e51ed0b5e0_0_8;
L_000001e51ed0cee0 .part o000001e51ec813d8, 31, 1;
L_000001e51ed0ce40 .part o000001e51ec813d8, 12, 8;
L_000001e51ed0d480 .part o000001e51ec813d8, 20, 1;
L_000001e51ed0cbc0 .part o000001e51ec813d8, 21, 10;
LS_000001e51ed0d7a0_0_0 .concat [ 1 10 1 8], L_000001e51ed13290, L_000001e51ed0cbc0, L_000001e51ed0d480, L_000001e51ed0ce40;
LS_000001e51ed0d7a0_0_4 .concat [ 1 11 0 0], L_000001e51ed0cee0, L_000001e51ed0b5e0;
L_000001e51ed0d7a0 .concat [ 20 12 0 0], LS_000001e51ed0d7a0_0_0, LS_000001e51ed0d7a0_0_4;
L_000001e51ed0b0e0 .arith/sum 32, o000001e51ec81618, L_000001e51ed0d7a0;
L_000001e51ed0bf40 .part o000001e51ec81618, 2, 5;
L_000001e51ed0b900 .part o000001e51ec81618, 7, 25;
L_000001e51ed0b860 .concat [ 25 7 0 0], L_000001e51ed0b900, L_000001e51ed132d8;
L_000001e51ed0b680 .array/port v000001e51ecd2d90, L_000001e51ed0c1c0;
L_000001e51ed0c1c0 .concat [ 5 2 0 0], L_000001e51ed0bf40, L_000001e51ed13320;
L_000001e51ed0bfe0 .array/port v000001e51ecd2c50, L_000001e51ed0b540;
L_000001e51ed0b540 .concat [ 5 2 0 0], L_000001e51ed0bf40, L_000001e51ed13368;
L_000001e51ed0b720 .cmp/eq 32, L_000001e51ed0bfe0, L_000001e51ed0b860;
L_000001e51ed0d0c0 .array/port v000001e51ecd2cf0, L_000001e51ed0b2c0;
L_000001e51ed0b2c0 .concat [ 5 2 0 0], L_000001e51ed0bf40, L_000001e51ed133b0;
L_000001e51ed0c080 .array/port v000001e51ecd3790, L_000001e51ed0d660;
L_000001e51ed0d660 .concat [ 5 2 0 0], L_000001e51ed0bf40, L_000001e51ed133f8;
L_000001e51ed0be00 .array/port v000001e51ecd2930, L_000001e51ed0c620;
L_000001e51ed0c620 .concat [ 5 2 0 0], L_000001e51ed0bf40, L_000001e51ed13440;
L_000001e51ed0c120 .part o000001e51ec81618, 2, 8;
L_000001e51ed0c6c0 .array/port v000001e51ecd2bb0, L_000001e51ed0cf80;
L_000001e51ed0cf80 .concat [ 8 2 0 0], L_000001e51ed0c120, L_000001e51ed13488;
L_000001e51ed0cc60 .array/port v000001e51ecd3290, L_000001e51ed0c760;
L_000001e51ed0c760 .concat [ 10 2 0 0], L_000001e51ec45400, L_000001e51ed134d0;
L_000001e51ed0cb20 .part L_000001e51ed0cc60, 1, 1;
L_000001e51ed0cd00 .part o000001e51ec81618, 2, 12;
L_000001e51ed0b7c0 .part v000001e51ecd2ed0_0, 0, 10;
L_000001e51ed0d200 .concat [ 2 10 0 0], L_000001e51ed13518, L_000001e51ed0b7c0;
L_000001e51ed0b9a0 .array/port v000001e51ecd30b0, L_000001e51ed0bc20;
L_000001e51ed0bc20 .concat [ 12 2 0 0], L_000001e51ec44a60, L_000001e51ed13560;
L_000001e51ed0d020 .part L_000001e51ed0b9a0, 1, 1;
L_000001e51ed0cda0 .part o000001e51ec81618, 2, 12;
L_000001e51ed0c260 .array/port v000001e51ecd2a70, L_000001e51ed0ba40;
L_000001e51ed0ba40 .concat [ 12 2 0 0], L_000001e51ed0cda0, L_000001e51ed135a8;
L_000001e51ed0c940 .part L_000001e51ec450f0, 1, 1;
L_000001e51ed0bcc0 .functor MUXZ 1, L_000001e51ed0d020, L_000001e51ed0cb20, L_000001e51ec44440, C4<>;
L_000001e51ed0b180 .concat [ 4 28 0 0], v000001e51ec79a90_0, L_000001e51ed13638;
L_000001e51ed0bd60 .cmp/gt 32, L_000001e51ed0b180, L_000001e51ed13680;
L_000001e51ed0d160 .array/port v000001e51ec796d0, L_000001e51ed0bea0;
L_000001e51ed0c300 .concat [ 4 29 0 0], v000001e51ec79a90_0, L_000001e51ed136c8;
L_000001e51ed0bea0 .arith/sub 33, L_000001e51ed0c300, L_000001e51ed13710;
L_000001e51ed0c3a0 .functor MUXZ 32, o000001e51ec81648, L_000001e51ed0d160, L_000001e51ed0bd60, C4<>;
L_000001e51ed0bae0 .concat [ 4 28 0 0], v000001e51ec79a90_0, L_000001e51ed13758;
L_000001e51ed0bb80 .cmp/gt 32, L_000001e51ed0bae0, L_000001e51ed137a0;
L_000001e51ed0d2a0 .part o000001e51ec80fb8, 2, 8;
L_000001e51ed0c440 .part o000001e51ec80fb8, 2, 12;
L_000001e51ed0c4e0 .part o000001e51ec80fb8, 2, 12;
L_000001e51ed0d840 .part o000001e51ec80fb8, 2, 5;
L_000001e51ed0c800 .part o000001e51ec80fb8, 7, 25;
L_000001e51ed0c8a0 .concat [ 25 7 0 0], L_000001e51ed0c800, L_000001e51ed137e8;
L_000001e51ed0b220 .array/port v000001e51ecd2bb0, L_000001e51ed0c9e0;
L_000001e51ed0c9e0 .concat [ 8 2 0 0], L_000001e51ed0d2a0, L_000001e51ed13830;
L_000001e51ed0d340 .part v000001e51ecd2ed0_0, 0, 9;
L_000001e51ed0b360 .concat [ 1 9 0 0], L_000001e51ed13878, L_000001e51ed0d340;
L_000001e51ed0d520 .part L_000001e51ed0b360, 0, 10;
L_000001e51ed0d5c0 .concat [ 2 10 0 0], L_000001e51ed138c0, L_000001e51ed0d520;
S_000001e51ec65650 .scope module, "csr_reg" "csr_reg" 3 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "csr_addr";
    .port_info 3 /INPUT 32 "csr_wdata";
    .port_info 4 /OUTPUT 32 "csr_rdata";
    .port_info 5 /INPUT 1 "csr_we";
    .port_info 6 /INPUT 2 "csr_op";
    .port_info 7 /INPUT 1 "exception_valid";
    .port_info 8 /INPUT 32 "exception_pc";
    .port_info 9 /INPUT 32 "exception_cause";
    .port_info 10 /INPUT 32 "exception_val";
    .port_info 11 /INPUT 1 "mret_exec";
    .port_info 12 /INPUT 1 "timer_interrupt";
    .port_info 13 /INPUT 1 "external_interrupt";
    .port_info 14 /INPUT 1 "software_interrupt";
    .port_info 15 /OUTPUT 32 "mtvec_out";
    .port_info 16 /OUTPUT 32 "mepc_out";
    .port_info 17 /OUTPUT 1 "global_ie";
    .port_info 18 /OUTPUT 1 "trap_taken";
P_000001e51e6b67f0 .param/l "CSR_MARCHID" 1 3 59, C4<111100010010>;
P_000001e51e6b6828 .param/l "CSR_MCAUSE" 1 3 51, C4<001101000010>;
P_000001e51e6b6860 .param/l "CSR_MCYCLE" 1 3 54, C4<101100000000>;
P_000001e51e6b6898 .param/l "CSR_MCYCLEH" 1 3 56, C4<101110000000>;
P_000001e51e6b68d0 .param/l "CSR_MEDELEG" 1 3 45, C4<001100000010>;
P_000001e51e6b6908 .param/l "CSR_MEPC" 1 3 50, C4<001101000001>;
P_000001e51e6b6940 .param/l "CSR_MHARTID" 1 3 61, C4<111100010100>;
P_000001e51e6b6978 .param/l "CSR_MIDELEG" 1 3 46, C4<001100000011>;
P_000001e51e6b69b0 .param/l "CSR_MIE" 1 3 47, C4<001100000100>;
P_000001e51e6b69e8 .param/l "CSR_MIMPID" 1 3 60, C4<111100010011>;
P_000001e51e6b6a20 .param/l "CSR_MINSTRET" 1 3 55, C4<101100000010>;
P_000001e51e6b6a58 .param/l "CSR_MINSTRETH" 1 3 57, C4<101110000010>;
P_000001e51e6b6a90 .param/l "CSR_MIP" 1 3 53, C4<001101000100>;
P_000001e51e6b6ac8 .param/l "CSR_MISA" 1 3 44, C4<001100000001>;
P_000001e51e6b6b00 .param/l "CSR_MSCRATCH" 1 3 49, C4<001101000000>;
P_000001e51e6b6b38 .param/l "CSR_MSTATUS" 1 3 43, C4<001100000000>;
P_000001e51e6b6b70 .param/l "CSR_MTVAL" 1 3 52, C4<001101000011>;
P_000001e51e6b6ba8 .param/l "CSR_MTVEC" 1 3 48, C4<001100000101>;
P_000001e51e6b6be0 .param/l "CSR_MVENDORID" 1 3 58, C4<111100010001>;
L_000001e51ec45ef0 .functor AND 1, L_000001e51ed0e7e0, L_000001e51ed0ece0, C4<1>, C4<1>;
L_000001e51ec44830 .functor AND 1, L_000001e51ed0ff00, L_000001e51ed0e380, C4<1>, C4<1>;
L_000001e51ec45d30 .functor OR 1, L_000001e51ec45ef0, L_000001e51ec44830, C4<0>, C4<0>;
L_000001e51ec45f60 .functor AND 1, L_000001e51ed0f5a0, L_000001e51ed0eba0, C4<1>, C4<1>;
L_000001e51ec45240 .functor OR 1, L_000001e51ec45d30, L_000001e51ec45f60, C4<0>, C4<0>;
L_000001e51ec44d70 .functor AND 1, L_000001e51ed0b400, L_000001e51ec45240, C4<1>, C4<1>;
o000001e51ec82278 .functor BUFZ 1, C4<z>; HiZ drive
L_000001e51ec457f0 .functor OR 1, o000001e51ec82278, L_000001e51ec44d70, C4<0>, C4<0>;
L_000001e51ec459b0 .functor BUFZ 1, L_000001e51ed0b400, C4<0>, C4<0>, C4<0>;
L_000001e51ec444b0 .functor BUFZ 32, v000001e51ec7adf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e51ec44ad0 .functor BUFZ 32, v000001e51ec7a530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001e51ec82158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001e51ec451d0 .functor OR 32, v000001e51ec79130_0, o000001e51ec82158, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e51ec45b00 .functor NOT 32, o000001e51ec82158, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e51ec44bb0 .functor AND 32, v000001e51ec79130_0, L_000001e51ec45b00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001e51ec79270_0 .net *"_ivl_19", 0 0, L_000001e51ec45ef0;  1 drivers
v000001e51ec79f90_0 .net *"_ivl_21", 0 0, L_000001e51ec44830;  1 drivers
v000001e51ec7a210_0 .net *"_ivl_23", 0 0, L_000001e51ec45d30;  1 drivers
v000001e51ec7a7b0_0 .net *"_ivl_25", 0 0, L_000001e51ec45f60;  1 drivers
v000001e51ec7a490_0 .net *"_ivl_27", 0 0, L_000001e51ec45240;  1 drivers
L_000001e51ed13908 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ec79c70_0 .net/2u *"_ivl_38", 1 0, L_000001e51ed13908;  1 drivers
v000001e51ec78eb0_0 .net *"_ivl_40", 0 0, L_000001e51ed0db60;  1 drivers
L_000001e51ed13950 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e51ec7a850_0 .net/2u *"_ivl_42", 1 0, L_000001e51ed13950;  1 drivers
v000001e51ec7a8f0_0 .net *"_ivl_44", 0 0, L_000001e51ed0fe60;  1 drivers
v000001e51ec7aad0_0 .net *"_ivl_46", 31 0, L_000001e51ec451d0;  1 drivers
L_000001e51ed13998 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e51ec79310_0 .net/2u *"_ivl_48", 1 0, L_000001e51ed13998;  1 drivers
v000001e51ec7a030_0 .net *"_ivl_50", 0 0, L_000001e51ed0ee20;  1 drivers
v000001e51ec79d10_0 .net *"_ivl_52", 31 0, L_000001e51ec45b00;  1 drivers
v000001e51ec7a0d0_0 .net *"_ivl_54", 31 0, L_000001e51ec44bb0;  1 drivers
v000001e51ec79ef0_0 .net *"_ivl_56", 31 0, L_000001e51ed0d980;  1 drivers
v000001e51ec78690_0 .net *"_ivl_58", 31 0, L_000001e51ed0ec40;  1 drivers
o000001e51ec82098 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec79090_0 .net "clk", 0 0, o000001e51ec82098;  0 drivers
o000001e51ec820c8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000001e51ec78730_0 .net "csr_addr", 11 0, o000001e51ec820c8;  0 drivers
o000001e51ec820f8 .functor BUFZ 2, C4<zz>; HiZ drive
v000001e51ec7a670_0 .net "csr_op", 1 0, o000001e51ec820f8;  0 drivers
v000001e51ec79130_0 .var "csr_rdata", 31 0;
v000001e51ec79810_0 .net "csr_wdata", 31 0, o000001e51ec82158;  0 drivers
o000001e51ec82188 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec78a50_0 .net "csr_we", 0 0, o000001e51ec82188;  0 drivers
v000001e51ec7a2b0_0 .net "csr_write_data", 31 0, L_000001e51ed0f960;  1 drivers
o000001e51ec821e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ec79590_0 .net "exception_cause", 31 0, o000001e51ec821e8;  0 drivers
o000001e51ec82218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ec7a350_0 .net "exception_pc", 31 0, o000001e51ec82218;  0 drivers
o000001e51ec82248 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ec7a710_0 .net "exception_val", 31 0, o000001e51ec82248;  0 drivers
v000001e51ec799f0_0 .net "exception_valid", 0 0, o000001e51ec82278;  0 drivers
o000001e51ec822a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec79bd0_0 .net "external_interrupt", 0 0, o000001e51ec822a8;  0 drivers
v000001e51ec79630_0 .net "global_ie", 0 0, L_000001e51ec459b0;  1 drivers
v000001e51ec7aa30_0 .net "interrupt_taken", 0 0, L_000001e51ec44d70;  1 drivers
v000001e51ec793b0_0 .var "mcause", 31 0;
v000001e51ec7a3f0_0 .var "mcycle", 63 0;
v000001e51ec78370_0 .var "medeleg", 31 0;
v000001e51ec7a530_0 .var "mepc", 31 0;
v000001e51ec794f0_0 .net "mepc_out", 31 0, L_000001e51ec44ad0;  1 drivers
v000001e51ec78b90_0 .var "mideleg", 31 0;
v000001e51ec78cd0_0 .var "mie", 31 0;
v000001e51ec78d70_0 .net "mie_meie", 0 0, L_000001e51ed0e7e0;  1 drivers
v000001e51ec78e10_0 .net "mie_msie", 0 0, L_000001e51ed0f5a0;  1 drivers
v000001e51ec78f50_0 .net "mie_mtie", 0 0, L_000001e51ed0ff00;  1 drivers
v000001e51ec78ff0_0 .var "minstret", 63 0;
v000001e51ec791d0_0 .var "mip", 31 0;
v000001e51ec79450_0 .net "mip_meip", 0 0, L_000001e51ed0ece0;  1 drivers
v000001e51ec7b390_0 .net "mip_msip", 0 0, L_000001e51ed0eba0;  1 drivers
v000001e51ec7b570_0 .net "mip_mtip", 0 0, L_000001e51ed0e380;  1 drivers
v000001e51ec7b430_0 .var "misa", 31 0;
o000001e51ec82638 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7ad50_0 .net "mret_exec", 0 0, o000001e51ec82638;  0 drivers
v000001e51ec7bd90_0 .var "mscratch", 31 0;
v000001e51ec7c150_0 .var "mstatus", 31 0;
v000001e51ec7afd0_0 .net "mstatus_mie", 0 0, L_000001e51ed0b400;  1 drivers
v000001e51ec7be30_0 .net "mstatus_mpie", 0 0, L_000001e51ed0dde0;  1 drivers
v000001e51ec7b610_0 .net "mstatus_mpp", 1 0, L_000001e51ed0f820;  1 drivers
v000001e51ec7b250_0 .var "mtval", 31 0;
v000001e51ec7adf0_0 .var "mtvec", 31 0;
v000001e51ec7ab70_0 .net "mtvec_out", 31 0, L_000001e51ec444b0;  1 drivers
o000001e51ec827e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7b890_0 .net "rst_n", 0 0, o000001e51ec827e8;  0 drivers
o000001e51ec82818 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7b6b0_0 .net "software_interrupt", 0 0, o000001e51ec82818;  0 drivers
o000001e51ec82848 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7b750_0 .net "timer_interrupt", 0 0, o000001e51ec82848;  0 drivers
v000001e51ec7bb10_0 .net "trap_taken", 0 0, L_000001e51ec457f0;  1 drivers
E_000001e51ec2f6c0/0 .event negedge, v000001e51ec7b890_0;
E_000001e51ec2f6c0/1 .event posedge, v000001e51ec79090_0;
E_000001e51ec2f6c0 .event/or E_000001e51ec2f6c0/0, E_000001e51ec2f6c0/1;
E_000001e51ec2f9c0/0 .event anyedge, v000001e51ec78730_0, v000001e51ec7c150_0, v000001e51ec7b430_0, v000001e51ec78370_0;
E_000001e51ec2f9c0/1 .event anyedge, v000001e51ec78b90_0, v000001e51ec78cd0_0, v000001e51ec7adf0_0, v000001e51ec7bd90_0;
E_000001e51ec2f9c0/2 .event anyedge, v000001e51ec7a530_0, v000001e51ec793b0_0, v000001e51ec7b250_0, v000001e51ec791d0_0;
E_000001e51ec2f9c0/3 .event anyedge, v000001e51ec7a3f0_0, v000001e51ec78ff0_0;
E_000001e51ec2f9c0 .event/or E_000001e51ec2f9c0/0, E_000001e51ec2f9c0/1, E_000001e51ec2f9c0/2, E_000001e51ec2f9c0/3;
L_000001e51ed0b400 .part v000001e51ec7c150_0, 3, 1;
L_000001e51ed0dde0 .part v000001e51ec7c150_0, 7, 1;
L_000001e51ed0f820 .part v000001e51ec7c150_0, 11, 2;
L_000001e51ed0f5a0 .part v000001e51ec78cd0_0, 3, 1;
L_000001e51ed0ff00 .part v000001e51ec78cd0_0, 7, 1;
L_000001e51ed0e7e0 .part v000001e51ec78cd0_0, 11, 1;
L_000001e51ed0eba0 .part v000001e51ec791d0_0, 3, 1;
L_000001e51ed0e380 .part v000001e51ec791d0_0, 7, 1;
L_000001e51ed0ece0 .part v000001e51ec791d0_0, 11, 1;
L_000001e51ed0db60 .cmp/eq 2, o000001e51ec820f8, L_000001e51ed13908;
L_000001e51ed0fe60 .cmp/eq 2, o000001e51ec820f8, L_000001e51ed13950;
L_000001e51ed0ee20 .cmp/eq 2, o000001e51ec820f8, L_000001e51ed13998;
L_000001e51ed0d980 .functor MUXZ 32, o000001e51ec82158, L_000001e51ec44bb0, L_000001e51ed0ee20, C4<>;
L_000001e51ed0ec40 .functor MUXZ 32, L_000001e51ed0d980, L_000001e51ec451d0, L_000001e51ed0fe60, C4<>;
L_000001e51ed0f960 .functor MUXZ 32, L_000001e51ed0ec40, o000001e51ec82158, L_000001e51ed0db60, C4<>;
S_000001e51ec641a0 .scope module, "data_bram" "data_bram" 4 15;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 14 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 3 "size";
    .port_info 8 /INPUT 1 "unsigned_flag";
P_000001e51ec54850 .param/l "ADDR_WIDTH" 0 4 16, +C4<00000000000000000000000000001110>;
P_000001e51ec54888 .param/l "AW" 1 4 37, +C4<000000000000000000000000000001100>;
P_000001e51ec548c0 .param/l "DATA_WIDTH" 0 4 17, +C4<00000000000000000000000000100000>;
P_000001e51ec548f8 .param/str "INIT_FILE" 0 4 18, "\000";
P_000001e51ec54930 .param/l "MEM_DEPTH" 1 4 36, +C4<00000000000000000000000000000001000000000000>;
o000001e51ec82c38 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v000001e51ec7bed0_0 .net "addr", 13 0, o000001e51ec82c38;  0 drivers
v000001e51ec7af30_0 .var "byte0", 7 0;
v000001e51ec7b070_0 .var "byte1", 7 0;
v000001e51ec7b1b0_0 .var "byte2", 7 0;
v000001e51ec7ac10_0 .var "byte3", 7 0;
v000001e51ec7b930_0 .net "byte_addr", 1 0, L_000001e51ed0f6e0;  1 drivers
v000001e51ec7b7f0_0 .var "byte_en", 3 0;
o000001e51ec82d88 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7ba70_0 .net "clk", 0 0, o000001e51ec82d88;  0 drivers
o000001e51ec82db8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ec7b110_0 .net "din", 31 0, o000001e51ec82db8;  0 drivers
v000001e51ec7ae90_0 .var "dout", 31 0;
v000001e51ec7bbb0_0 .var/i "i", 31 0;
v000001e51ec7bcf0 .array "mem", 4095 0, 31 0;
v000001e51ec7b4d0_0 .var "raw_data", 31 0;
o000001e51ec82e78 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7b2f0_0 .net "re", 0 0, o000001e51ec82e78;  0 drivers
o000001e51ec82ea8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7bc50_0 .net "rst_n", 0 0, o000001e51ec82ea8;  0 drivers
o000001e51ec82ed8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001e51ec7bf70_0 .net "size", 2 0, o000001e51ec82ed8;  0 drivers
o000001e51ec82f08 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7c010_0 .net "unsigned_flag", 0 0, o000001e51ec82f08;  0 drivers
o000001e51ec82f38 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7c0b0_0 .net "we", 0 0, o000001e51ec82f38;  0 drivers
v000001e51ec7c1f0_0 .net "word_addr", 11 0, L_000001e51ed0dca0;  1 drivers
v000001e51ec7acb0_0 .var "write_data", 31 0;
E_000001e51ec301c0/0 .event anyedge, v000001e51ec7b4d0_0, v000001e51ec7bf70_0, v000001e51ec7b930_0, v000001e51ec7c010_0;
E_000001e51ec301c0/1 .event anyedge, v000001e51ec7af30_0, v000001e51ec7b070_0, v000001e51ec7b1b0_0, v000001e51ec7ac10_0;
E_000001e51ec301c0 .event/or E_000001e51ec301c0/0, E_000001e51ec301c0/1;
E_000001e51ec2f740/0 .event negedge, v000001e51ec7bc50_0;
E_000001e51ec2f740/1 .event posedge, v000001e51ec7ba70_0;
E_000001e51ec2f740 .event/or E_000001e51ec2f740/0, E_000001e51ec2f740/1;
E_000001e51ec30200 .event anyedge, v000001e51ec7bf70_0, v000001e51ec7b930_0, v000001e51ec7b110_0;
E_000001e51ec2fcc0 .event anyedge, v000001e51ec7bf70_0, v000001e51ec7b930_0;
L_000001e51ed0dca0 .part o000001e51ec82c38, 2, 12;
L_000001e51ed0f6e0 .part o000001e51ec82c38, 0, 2;
S_000001e51ec64330 .scope module, "data_bram_sync_read" "data_bram_sync_read" 4 187;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 14 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 3 "size";
    .port_info 8 /INPUT 1 "unsigned_flag";
P_000001e51ec56a10 .param/l "ADDR_WIDTH" 0 4 188, +C4<00000000000000000000000000001110>;
P_000001e51ec56a48 .param/l "AW" 1 4 205, +C4<000000000000000000000000000001100>;
P_000001e51ec56a80 .param/l "DATA_WIDTH" 0 4 189, +C4<00000000000000000000000000100000>;
P_000001e51ec56ab8 .param/str "INIT_FILE" 0 4 190, "\000";
P_000001e51ec56af0 .param/l "MEM_DEPTH" 1 4 204, +C4<00000000000000000000000000000001000000000000>;
o000001e51ec83178 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v000001e51ec398d0_0 .net "addr", 13 0, o000001e51ec83178;  0 drivers
v000001e51ecf73e0_0 .net "byte_addr", 1 0, L_000001e51ed0e1a0;  1 drivers
v000001e51ecf6300_0 .var "byte_addr_reg", 1 0;
v000001e51ecf78e0_0 .var "byte_en", 3 0;
o000001e51ec83238 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf69e0_0 .net "clk", 0 0, o000001e51ec83238;  0 drivers
o000001e51ec83268 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ecf8560_0 .net "din", 31 0, o000001e51ec83268;  0 drivers
v000001e51ecf68a0_0 .var "dout", 31 0;
v000001e51ecf6800_0 .var/i "i", 31 0;
v000001e51ecf6620 .array "mem", 4095 0, 31 0;
o000001e51ec832f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf6580_0 .net "re", 0 0, o000001e51ec832f8;  0 drivers
v000001e51ecf7d40_0 .var "read_data_reg", 31 0;
v000001e51ecf7980_0 .var "read_valid", 0 0;
o000001e51ec83388 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf7de0_0 .net "rst_n", 0 0, o000001e51ec83388;  0 drivers
o000001e51ec833b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001e51ecf7200_0 .net "size", 2 0, o000001e51ec833b8;  0 drivers
v000001e51ecf6440_0 .var "size_reg", 2 0;
o000001e51ec83418 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf6f80_0 .net "unsigned_flag", 0 0, o000001e51ec83418;  0 drivers
v000001e51ecf63a0_0 .var "unsigned_reg", 0 0;
o000001e51ec83478 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf8740_0 .net "we", 0 0, o000001e51ec83478;  0 drivers
v000001e51ecf6b20_0 .net "word_addr", 11 0, L_000001e51ed0ed80;  1 drivers
v000001e51ecf6a80_0 .var "write_data", 31 0;
E_000001e51ec30080/0 .event anyedge, v000001e51ecf7980_0, v000001e51ecf6440_0, v000001e51ecf6300_0, v000001e51ecf63a0_0;
E_000001e51ec30080/1 .event anyedge, v000001e51ecf7d40_0;
E_000001e51ec30080 .event/or E_000001e51ec30080/0, E_000001e51ec30080/1;
E_000001e51ec2fac0/0 .event negedge, v000001e51ecf7de0_0;
E_000001e51ec2fac0/1 .event posedge, v000001e51ecf69e0_0;
E_000001e51ec2fac0 .event/or E_000001e51ec2fac0/0, E_000001e51ec2fac0/1;
E_000001e51ec2fe40 .event posedge, v000001e51ecf69e0_0;
E_000001e51ec30040 .event anyedge, v000001e51ecf7200_0, v000001e51ecf73e0_0, v000001e51ecf8560_0;
E_000001e51ec2f880 .event anyedge, v000001e51ecf7200_0, v000001e51ecf73e0_0;
L_000001e51ed0ed80 .part o000001e51ec83178, 2, 12;
L_000001e51ed0e1a0 .part o000001e51ec83178, 0, 2;
S_000001e51eabca40 .scope module, "if_stage" "if_stage" 5 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "pc_target";
    .port_info 5 /OUTPUT 32 "imem_addr";
    .port_info 6 /INPUT 32 "imem_data";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "pc_plus4_out";
    .port_info 9 /OUTPUT 32 "instr_out";
L_000001e51ec44d00 .functor BUFZ 32, v000001e51ecf6e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e51ed139e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e51ecf8380_0 .net/2u *"_ivl_0", 31 0, L_000001e51ed139e0;  1 drivers
o000001e51ec836e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf7e80_0 .net "clk", 0 0, o000001e51ec836e8;  0 drivers
v000001e51ecf6120_0 .net "imem_addr", 31 0, L_000001e51ec44d00;  1 drivers
o000001e51ec83748 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ecf61c0_0 .net "imem_data", 31 0, o000001e51ec83748;  0 drivers
v000001e51ecf7020_0 .var "instr_out", 31 0;
v000001e51ecf6e40_0 .var "pc", 31 0;
v000001e51ecf81a0_0 .net "pc_next", 31 0, L_000001e51ed10040;  1 drivers
v000001e51ecf7f20_0 .var "pc_out", 31 0;
v000001e51ecf72a0_0 .net "pc_plus4", 31 0, L_000001e51ed0fc80;  1 drivers
v000001e51ecf70c0_0 .var "pc_plus4_out", 31 0;
o000001e51ec83898 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf6080_0 .net "pc_src", 0 0, o000001e51ec83898;  0 drivers
o000001e51ec838c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf6ee0_0 .net "pc_stall", 0 0, o000001e51ec838c8;  0 drivers
o000001e51ec838f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ecf7fc0_0 .net "pc_target", 31 0, o000001e51ec838f8;  0 drivers
o000001e51ec83928 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf6bc0_0 .net "rst_n", 0 0, o000001e51ec83928;  0 drivers
E_000001e51ec2fbc0/0 .event negedge, v000001e51ecf6bc0_0;
E_000001e51ec2fbc0/1 .event posedge, v000001e51ecf7e80_0;
E_000001e51ec2fbc0 .event/or E_000001e51ec2fbc0/0, E_000001e51ec2fbc0/1;
L_000001e51ed0fc80 .arith/sum 32, v000001e51ecf6e40_0, L_000001e51ed139e0;
L_000001e51ed10040 .functor MUXZ 32, L_000001e51ed0fc80, o000001e51ec838f8, o000001e51ec83898, C4<>;
S_000001e51eabcbd0 .scope module, "inst_bram" "inst_bram" 6 14;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "addr_a";
    .port_info 3 /OUTPUT 32 "dout_a";
    .port_info 4 /INPUT 1 "we_b";
    .port_info 5 /INPUT 12 "addr_b";
    .port_info 6 /INPUT 32 "din_b";
    .port_info 7 /INPUT 4 "be_b";
P_000001e51ec543d0 .param/l "ADDR_WIDTH" 0 6 15, +C4<00000000000000000000000000001100>;
P_000001e51ec54408 .param/l "AW" 1 6 37, +C4<000000000000000000000000000001010>;
P_000001e51ec54440 .param/l "DATA_WIDTH" 0 6 16, +C4<00000000000000000000000000100000>;
P_000001e51ec54478 .param/str "INIT_FILE" 0 6 17, "\000";
P_000001e51ec544b0 .param/l "MEM_DEPTH" 1 6 36, +C4<000000000000000000000000000000010000000000>;
L_000001e51ec45da0 .functor BUFZ 32, L_000001e51ed0da20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e51ecf66c0_0 .net *"_ivl_4", 31 0, L_000001e51ed0da20;  1 drivers
v000001e51ecf6c60_0 .net *"_ivl_6", 11 0, L_000001e51ed0dc00;  1 drivers
L_000001e51ed13a28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ecf86a0_0 .net *"_ivl_9", 1 0, L_000001e51ed13a28;  1 drivers
o000001e51ec83bc8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000001e51ecf87e0_0 .net "addr_a", 11 0, o000001e51ec83bc8;  0 drivers
o000001e51ec83bf8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000001e51ecf6760_0 .net "addr_b", 11 0, o000001e51ec83bf8;  0 drivers
o000001e51ec83c28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001e51ecf8060_0 .net "be_b", 3 0, o000001e51ec83c28;  0 drivers
o000001e51ec83c58 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf7340_0 .net "clk", 0 0, o000001e51ec83c58;  0 drivers
o000001e51ec83c88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ecf6260_0 .net "din_b", 31 0, o000001e51ec83c88;  0 drivers
v000001e51ecf7480_0 .net "dout_a", 31 0, L_000001e51ec45da0;  1 drivers
v000001e51ecf64e0_0 .var/i "i", 31 0;
v000001e51ecf8100 .array "mem", 1023 0, 31 0;
o000001e51ec83d18 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf7520_0 .net "rst_n", 0 0, o000001e51ec83d18;  0 drivers
o000001e51ec83d48 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf7160_0 .net "we_b", 0 0, o000001e51ec83d48;  0 drivers
v000001e51ecf7ca0_0 .net "word_addr_a", 9 0, L_000001e51ed0e4c0;  1 drivers
v000001e51ecf8240_0 .net "word_addr_b", 9 0, L_000001e51ed0e740;  1 drivers
E_000001e51ec2fb40/0 .event negedge, v000001e51ecf7520_0;
E_000001e51ec2fb40/1 .event posedge, v000001e51ecf7340_0;
E_000001e51ec2fb40 .event/or E_000001e51ec2fb40/0, E_000001e51ec2fb40/1;
L_000001e51ed0e4c0 .part o000001e51ec83bc8, 2, 10;
L_000001e51ed0e740 .part o000001e51ec83bf8, 2, 10;
L_000001e51ed0da20 .array/port v000001e51ecf8100, L_000001e51ed0dc00;
L_000001e51ed0dc00 .concat [ 10 2 0 0], L_000001e51ed0e4c0, L_000001e51ed13a28;
S_000001e51eabcd60 .scope module, "mmu" "mmu" 7 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "va";
    .port_info 3 /OUTPUT 32 "pa";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "re";
    .port_info 6 /OUTPUT 1 "page_fault";
    .port_info 7 /OUTPUT 1 "access_fault";
    .port_info 8 /INPUT 32 "satp";
    .port_info 9 /INPUT 1 "mprv";
    .port_info 10 /INPUT 2 "priv_mode";
    .port_info 11 /OUTPUT 32 "mem_addr";
    .port_info 12 /INPUT 32 "mem_rdata";
    .port_info 13 /OUTPUT 1 "mem_re";
    .port_info 14 /OUTPUT 1 "mem_we";
    .port_info 15 /OUTPUT 1 "mem_busy";
    .port_info 16 /OUTPUT 32 "pt_addr";
    .port_info 17 /INPUT 32 "pt_data";
    .port_info 18 /OUTPUT 1 "pt_re";
P_000001e51ea940e0 .param/l "CHECK" 1 7 81, C4<001>;
P_000001e51ea94118 .param/l "DONE" 1 7 84, C4<100>;
P_000001e51ea94150 .param/l "FAULT" 1 7 85, C4<101>;
P_000001e51ea94188 .param/l "IDLE" 1 7 80, C4<000>;
P_000001e51ea941c0 .param/l "WALK_L0" 1 7 83, C4<011>;
P_000001e51ea941f8 .param/l "WALK_L1" 1 7 82, C4<010>;
L_000001e51ec45a20 .functor AND 1, L_000001e51ed0e880, L_000001e51ed0ffa0, C4<1>, C4<1>;
L_000001e51ed13a70 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001e51ecf8600_0 .net/2u *"_ivl_28", 1 0, L_000001e51ed13a70;  1 drivers
v000001e51ecf7a20_0 .net *"_ivl_30", 0 0, L_000001e51ed0ffa0;  1 drivers
v000001e51ecf6940_0 .var "access_fault", 0 0;
o000001e51ec83fe8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf6d00_0 .net "clk", 0 0, o000001e51ec83fe8;  0 drivers
v000001e51ecf82e0_0 .var "mem_addr", 31 0;
v000001e51ecf6da0_0 .var "mem_busy", 0 0;
o000001e51ec84078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ecf75c0_0 .net "mem_rdata", 31 0, o000001e51ec84078;  0 drivers
v000001e51ecf7660_0 .var "mem_re", 0 0;
v000001e51ecf7700_0 .var "mem_we", 0 0;
v000001e51ecf77a0_0 .net "mmu_enabled", 0 0, L_000001e51ec45a20;  1 drivers
o000001e51ec84138 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf7840_0 .net "mprv", 0 0, o000001e51ec84138;  0 drivers
v000001e51ecf8420_0 .var "next_state", 2 0;
v000001e51ecf7ac0_0 .var "pa", 31 0;
v000001e51ecf7b60_0 .var "page_fault", 0 0;
v000001e51ecf7c00_0 .net "page_offset", 11 0, L_000001e51ed0e100;  1 drivers
v000001e51ecf84c0_0 .var "perm_ok", 0 0;
o000001e51ec84258 .functor BUFZ 2, C4<zz>; HiZ drive
v000001e51ecf9a00_0 .net "priv_mode", 1 0, o000001e51ec84258;  0 drivers
v000001e51ecf90a0_0 .var "pt_addr", 31 0;
o000001e51ec842b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ecf9500_0 .net "pt_data", 31 0, o000001e51ec842b8;  0 drivers
v000001e51ecf9960_0 .var "pt_re", 0 0;
v000001e51ecf8ba0_0 .net "pte_a", 0 0, L_000001e51ed0eec0;  1 drivers
v000001e51ecf9aa0_0 .net "pte_d", 0 0, L_000001e51ed0fd20;  1 drivers
v000001e51ecf95a0_0 .net "pte_g", 0 0, L_000001e51ed0fdc0;  1 drivers
v000001e51ecf9c80_0 .var "pte_l1", 31 0;
v000001e51ecf9780_0 .net "pte_ppn", 21 0, L_000001e51ed0dfc0;  1 drivers
v000001e51ecf9640_0 .net "pte_r", 0 0, L_000001e51ed0ea60;  1 drivers
v000001e51ecf9280_0 .net "pte_u", 0 0, L_000001e51ed0ef60;  1 drivers
v000001e51ecf93c0_0 .net "pte_v", 0 0, L_000001e51ed0eb00;  1 drivers
v000001e51ecf96e0_0 .net "pte_w", 0 0, L_000001e51ed0e920;  1 drivers
v000001e51ecf89c0_0 .net "pte_x", 0 0, L_000001e51ed0f000;  1 drivers
o000001e51ec844f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf9460_0 .net "re", 0 0, o000001e51ec844f8;  0 drivers
o000001e51ec84528 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf9820_0 .net "rst_n", 0 0, o000001e51ec84528;  0 drivers
o000001e51ec84558 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ecf8d80_0 .net "satp", 31 0, o000001e51ec84558;  0 drivers
v000001e51ecf9140_0 .net "satp_mode", 0 0, L_000001e51ed0e880;  1 drivers
v000001e51ecf9be0_0 .net "satp_ppn", 21 0, L_000001e51ed0f280;  1 drivers
v000001e51ecf8e20_0 .var "state", 2 0;
o000001e51ec84618 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ecf98c0_0 .net "va", 31 0, o000001e51ec84618;  0 drivers
v000001e51ecf9000_0 .net "vpn0", 9 0, L_000001e51ed0e9c0;  1 drivers
v000001e51ecf9b40_0 .net "vpn1", 9 0, L_000001e51ed0dd40;  1 drivers
o000001e51ec846a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecf9d20_0 .net "we", 0 0, o000001e51ec846a8;  0 drivers
E_000001e51ec2f500/0 .event anyedge, v000001e51ecf98c0_0, v000001e51ecf9460_0, v000001e51ecf77a0_0, v000001e51ecf9d20_0;
E_000001e51ec2f500/1 .event anyedge, v000001e51ecf8e20_0, v000001e51ecf9be0_0, v000001e51ecf9b40_0, v000001e51ecf9640_0;
E_000001e51ec2f500/2 .event anyedge, v000001e51ecf89c0_0, v000001e51ecf9780_0, v000001e51ecf9000_0, v000001e51ecf7c00_0;
E_000001e51ec2f500/3 .event anyedge, v000001e51ecf7ac0_0;
E_000001e51ec2f500 .event/or E_000001e51ec2f500/0, E_000001e51ec2f500/1, E_000001e51ec2f500/2, E_000001e51ec2f500/3;
E_000001e51ec2f4c0/0 .event negedge, v000001e51ecf9820_0;
E_000001e51ec2f4c0/1 .event posedge, v000001e51ecf6d00_0;
E_000001e51ec2f4c0 .event/or E_000001e51ec2f4c0/0, E_000001e51ec2f4c0/1;
E_000001e51ec2f2c0/0 .event anyedge, v000001e51ecf8e20_0, v000001e51ecf9d20_0, v000001e51ecf9460_0, v000001e51ecf77a0_0;
E_000001e51ec2f2c0/1 .event anyedge, v000001e51ecf93c0_0, v000001e51ecf9640_0, v000001e51ecf89c0_0, v000001e51ecf84c0_0;
E_000001e51ec2f2c0 .event/or E_000001e51ec2f2c0/0, E_000001e51ec2f2c0/1;
E_000001e51ec2f700/0 .event anyedge, v000001e51ecf93c0_0, v000001e51ecf9d20_0, v000001e51ecf96e0_0, v000001e51ecf9460_0;
E_000001e51ec2f700/1 .event anyedge, v000001e51ecf9640_0;
E_000001e51ec2f700 .event/or E_000001e51ec2f700/0, E_000001e51ec2f700/1;
L_000001e51ed0dfc0 .part o000001e51ec842b8, 10, 22;
L_000001e51ed0fd20 .part o000001e51ec842b8, 7, 1;
L_000001e51ed0eec0 .part o000001e51ec842b8, 6, 1;
L_000001e51ed0fdc0 .part o000001e51ec842b8, 5, 1;
L_000001e51ed0ef60 .part o000001e51ec842b8, 4, 1;
L_000001e51ed0f000 .part o000001e51ec842b8, 3, 1;
L_000001e51ed0e920 .part o000001e51ec842b8, 2, 1;
L_000001e51ed0ea60 .part o000001e51ec842b8, 1, 1;
L_000001e51ed0eb00 .part o000001e51ec842b8, 0, 1;
L_000001e51ed0e880 .part o000001e51ec84558, 31, 1;
L_000001e51ed0f280 .part o000001e51ec84558, 0, 22;
L_000001e51ed0dd40 .part o000001e51ec84618, 22, 10;
L_000001e51ed0e9c0 .part o000001e51ec84618, 12, 10;
L_000001e51ed0e100 .part o000001e51ec84618, 0, 12;
L_000001e51ed0ffa0 .cmp/ne 2, o000001e51ec84258, L_000001e51ed13a70;
S_000001e51ea94380 .scope module, "pmp" "pmp" 8 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /INPUT 1 "xe";
    .port_info 6 /INPUT 2 "priv_mode";
    .port_info 7 /INPUT 32 "pmpcfg0";
    .port_info 8 /INPUT 32 "pmpcfg1";
    .port_info 9 /INPUT 32 "pmpaddr0";
    .port_info 10 /INPUT 32 "pmpaddr1";
    .port_info 11 /INPUT 32 "pmpaddr2";
    .port_info 12 /INPUT 32 "pmpaddr3";
    .port_info 13 /OUTPUT 1 "access_ok";
    .port_info 14 /OUTPUT 1 "access_fault";
P_000001e51ec56b30 .param/l "PMP_ENTRIES" 0 8 9, +C4<00000000000000000000000000000100>;
P_000001e51ec56b68 .param/l "PMP_NA4" 1 8 48, C4<10>;
P_000001e51ec56ba0 .param/l "PMP_NAPOT" 1 8 49, C4<11>;
P_000001e51ec56bd8 .param/l "PMP_OFF" 1 8 46, C4<00>;
P_000001e51ec56c10 .param/l "PMP_TOR" 1 8 47, C4<01>;
o000001e51ec854b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001e51ec452b0 .functor BUFZ 32, o000001e51ec854b8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001e51ec854e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001e51ec44b40 .functor BUFZ 32, o000001e51ec854e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001e51ec85518 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001e51ec45b70 .functor BUFZ 32, o000001e51ec85518, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001e51ec85548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001e51ec44c90 .functor BUFZ 32, o000001e51ec85548, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e51ecf91e0_0 .var "access_allowed", 0 0;
v000001e51ec39470_0 .var "access_fault", 0 0;
v000001e51ec7d950_0 .var "access_ok", 0 0;
o000001e51ec84d08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ec7c370_0 .net "addr", 31 0, o000001e51ec84d08;  0 drivers
v000001e51ec7e210 .array "addr_match", 3 0, 0 0;
v000001e51ec7c5f0_0 .var "any_match", 0 0;
v000001e51ec7ccd0 .array "cfg", 3 0;
v000001e51ec7ccd0_0 .net v000001e51ec7ccd0 0, 7 0, L_000001e51ed0df20; 1 drivers
v000001e51ec7ccd0_1 .net v000001e51ec7ccd0 1, 7 0, L_000001e51ed0e2e0; 1 drivers
v000001e51ec7ccd0_2 .net v000001e51ec7ccd0 2, 7 0, L_000001e51ed0e060; 1 drivers
v000001e51ec7ccd0_3 .net v000001e51ec7ccd0 3, 7 0, L_000001e51ed0fbe0; 1 drivers
o000001e51ec84ee8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7d130_0 .net "clk", 0 0, o000001e51ec84ee8;  0 drivers
v000001e51ec7d9f0_0 .var/i "j", 31 0;
v000001e51ec7dbd0_0 .var/i "m", 31 0;
v000001e51ec7d450 .array "perm_ok", 3 0, 0 0;
v000001e51ec7ddb0 .array "pmp_a", 3 0;
v000001e51ec7ddb0_0 .net v000001e51ec7ddb0 0, 1 0, L_000001e51ed0f0a0; 1 drivers
v000001e51ec7ddb0_1 .net v000001e51ec7ddb0 1, 1 0, L_000001e51ed0d8e0; 1 drivers
v000001e51ec7ddb0_2 .net v000001e51ec7ddb0 2, 1 0, L_000001e51ed0f3c0; 1 drivers
v000001e51ec7ddb0_3 .net v000001e51ec7ddb0 3, 1 0, L_000001e51ed0f640; 1 drivers
v000001e51ec7d770 .array "pmp_addr", 3 0;
v000001e51ec7d770_0 .net v000001e51ec7d770 0, 31 0, L_000001e51ec452b0; 1 drivers
v000001e51ec7d770_1 .net v000001e51ec7d770 1, 31 0, L_000001e51ec44b40; 1 drivers
v000001e51ec7d770_2 .net v000001e51ec7d770 2, 31 0, L_000001e51ec45b70; 1 drivers
v000001e51ec7d770_3 .net v000001e51ec7d770 3, 31 0, L_000001e51ec44c90; 1 drivers
v000001e51ec7d4f0 .array "pmp_l", 3 0;
v000001e51ec7d4f0_0 .net v000001e51ec7d4f0 0, 0 0, L_000001e51ed0f780; 1 drivers
v000001e51ec7d4f0_1 .net v000001e51ec7d4f0 1, 0 0, L_000001e51ed0f460; 1 drivers
v000001e51ec7d4f0_2 .net v000001e51ec7d4f0 2, 0 0, L_000001e51ed0e560; 1 drivers
v000001e51ec7d4f0_3 .net v000001e51ec7d4f0 3, 0 0, L_000001e51ed0faa0; 1 drivers
v000001e51ec7d810 .array "pmp_r", 3 0;
v000001e51ec7d810_0 .net v000001e51ec7d810 0, 0 0, L_000001e51ed0f140; 1 drivers
v000001e51ec7d810_1 .net v000001e51ec7d810 1, 0 0, L_000001e51ed0f320; 1 drivers
v000001e51ec7d810_2 .net v000001e51ec7d810 2, 0 0, L_000001e51ed0e420; 1 drivers
v000001e51ec7d810_3 .net v000001e51ec7d810 3, 0 0, L_000001e51ed0fb40; 1 drivers
v000001e51ec7d6d0 .array "pmp_w", 3 0;
v000001e51ec7d6d0_0 .net v000001e51ec7d6d0 0, 0 0, L_000001e51ed0fa00; 1 drivers
v000001e51ec7d6d0_1 .net v000001e51ec7d6d0 1, 0 0, L_000001e51ed0e240; 1 drivers
v000001e51ec7d6d0_2 .net v000001e51ec7d6d0 2, 0 0, L_000001e51ed0de80; 1 drivers
v000001e51ec7d6d0_3 .net v000001e51ec7d6d0 3, 0 0, L_000001e51ed0f8c0; 1 drivers
v000001e51ec7c4b0 .array "pmp_x", 3 0;
v000001e51ec7c4b0_0 .net v000001e51ec7c4b0 0, 0 0, L_000001e51ed0e6a0; 1 drivers
v000001e51ec7c4b0_1 .net v000001e51ec7c4b0 1, 0 0, L_000001e51ed0f1e0; 1 drivers
v000001e51ec7c4b0_2 .net v000001e51ec7c4b0 2, 0 0, L_000001e51ed0f500; 1 drivers
v000001e51ec7c4b0_3 .net v000001e51ec7c4b0 3, 0 0, L_000001e51ed0e600; 1 drivers
v000001e51ec7db30_0 .net "pmpaddr0", 31 0, o000001e51ec854b8;  0 drivers
v000001e51ec7ceb0_0 .net "pmpaddr1", 31 0, o000001e51ec854e8;  0 drivers
v000001e51ec7de50_0 .net "pmpaddr2", 31 0, o000001e51ec85518;  0 drivers
v000001e51ec7da90_0 .net "pmpaddr3", 31 0, o000001e51ec85548;  0 drivers
o000001e51ec85578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ec7d1d0_0 .net "pmpcfg0", 31 0, o000001e51ec85578;  0 drivers
o000001e51ec855a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ec7dc70_0 .net "pmpcfg1", 31 0, o000001e51ec855a8;  0 drivers
o000001e51ec855d8 .functor BUFZ 2, C4<zz>; HiZ drive
v000001e51ec7c7d0_0 .net "priv_mode", 1 0, o000001e51ec855d8;  0 drivers
o000001e51ec85608 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7cf50_0 .net "re", 0 0, o000001e51ec85608;  0 drivers
v000001e51ec7dd10 .array "region_active", 3 0, 0 0;
v000001e51ec7c410 .array "region_end", 3 0, 31 0;
v000001e51ec7c550 .array "region_start", 3 0, 31 0;
o000001e51ec85878 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7def0_0 .net "rst_n", 0 0, o000001e51ec85878;  0 drivers
o000001e51ec858a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7c870_0 .net "we", 0 0, o000001e51ec858a8;  0 drivers
o000001e51ec858d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7d310_0 .net "xe", 0 0, o000001e51ec858d8;  0 drivers
E_000001e51ec2f400/0 .event anyedge, v000001e51ec7c7d0_0, v000001e51ec7c5f0_0, v000001e51ecf91e0_0, v000001e51ec7c870_0;
E_000001e51ec2f400/1 .event anyedge, v000001e51ec7cf50_0, v000001e51ec7d310_0;
E_000001e51ec2f400 .event/or E_000001e51ec2f400/0, E_000001e51ec2f400/1;
v000001e51ec7dd10_0 .array/port v000001e51ec7dd10, 0;
v000001e51ec7dd10_1 .array/port v000001e51ec7dd10, 1;
v000001e51ec7dd10_2 .array/port v000001e51ec7dd10, 2;
v000001e51ec7dd10_3 .array/port v000001e51ec7dd10, 3;
E_000001e51ec2f240/0 .event anyedge, v000001e51ec7dd10_0, v000001e51ec7dd10_1, v000001e51ec7dd10_2, v000001e51ec7dd10_3;
v000001e51ec7c550_0 .array/port v000001e51ec7c550, 0;
v000001e51ec7c550_1 .array/port v000001e51ec7c550, 1;
v000001e51ec7c550_2 .array/port v000001e51ec7c550, 2;
E_000001e51ec2f240/1 .event anyedge, v000001e51ec7c370_0, v000001e51ec7c550_0, v000001e51ec7c550_1, v000001e51ec7c550_2;
v000001e51ec7c550_3 .array/port v000001e51ec7c550, 3;
v000001e51ec7c410_0 .array/port v000001e51ec7c410, 0;
v000001e51ec7c410_1 .array/port v000001e51ec7c410, 1;
v000001e51ec7c410_2 .array/port v000001e51ec7c410, 2;
E_000001e51ec2f240/2 .event anyedge, v000001e51ec7c550_3, v000001e51ec7c410_0, v000001e51ec7c410_1, v000001e51ec7c410_2;
v000001e51ec7c410_3 .array/port v000001e51ec7c410, 3;
E_000001e51ec2f240/3 .event anyedge, v000001e51ec7c410_3, v000001e51ec7cf50_0, v000001e51ec7d810_0, v000001e51ec7d810_1;
E_000001e51ec2f240/4 .event anyedge, v000001e51ec7d810_2, v000001e51ec7d810_3, v000001e51ec7c870_0, v000001e51ec7d6d0_0;
E_000001e51ec2f240/5 .event anyedge, v000001e51ec7d6d0_1, v000001e51ec7d6d0_2, v000001e51ec7d6d0_3, v000001e51ec7d310_0;
E_000001e51ec2f240/6 .event anyedge, v000001e51ec7c4b0_0, v000001e51ec7c4b0_1, v000001e51ec7c4b0_2, v000001e51ec7c4b0_3;
v000001e51ec7e210_0 .array/port v000001e51ec7e210, 0;
v000001e51ec7e210_1 .array/port v000001e51ec7e210, 1;
v000001e51ec7e210_2 .array/port v000001e51ec7e210, 2;
v000001e51ec7e210_3 .array/port v000001e51ec7e210, 3;
E_000001e51ec2f240/7 .event anyedge, v000001e51ec7e210_0, v000001e51ec7e210_1, v000001e51ec7e210_2, v000001e51ec7e210_3;
v000001e51ec7d450_0 .array/port v000001e51ec7d450, 0;
v000001e51ec7d450_1 .array/port v000001e51ec7d450, 1;
v000001e51ec7d450_2 .array/port v000001e51ec7d450, 2;
v000001e51ec7d450_3 .array/port v000001e51ec7d450, 3;
E_000001e51ec2f240/8 .event anyedge, v000001e51ec7d450_0, v000001e51ec7d450_1, v000001e51ec7d450_2, v000001e51ec7d450_3;
E_000001e51ec2f240 .event/or E_000001e51ec2f240/0, E_000001e51ec2f240/1, E_000001e51ec2f240/2, E_000001e51ec2f240/3, E_000001e51ec2f240/4, E_000001e51ec2f240/5, E_000001e51ec2f240/6, E_000001e51ec2f240/7, E_000001e51ec2f240/8;
E_000001e51ec2f300/0 .event anyedge, v000001e51ec7ddb0_0, v000001e51ec7ddb0_1, v000001e51ec7ddb0_2, v000001e51ec7ddb0_3;
E_000001e51ec2f300/1 .event anyedge, v000001e51ec7c410_0, v000001e51ec7c410_1, v000001e51ec7c410_2, v000001e51ec7c410_3;
E_000001e51ec2f300/2 .event anyedge, v000001e51ec7d770_0, v000001e51ec7d770_1, v000001e51ec7d770_2, v000001e51ec7d770_3;
E_000001e51ec2f300/3 .event anyedge, v000001e51ec7c550_0, v000001e51ec7c550_1, v000001e51ec7c550_2, v000001e51ec7c550_3;
E_000001e51ec2f300 .event/or E_000001e51ec2f300/0, E_000001e51ec2f300/1, E_000001e51ec2f300/2, E_000001e51ec2f300/3;
L_000001e51ed0df20 .part o000001e51ec85578, 0, 8;
L_000001e51ed0e2e0 .part o000001e51ec85578, 8, 8;
L_000001e51ed0e060 .part o000001e51ec85578, 16, 8;
L_000001e51ed0fbe0 .part o000001e51ec85578, 24, 8;
S_000001e51e6ba730 .scope function.vec4.s5, "count_trailing_ones" "count_trailing_ones" 8 150, 8 150 0, S_000001e51ea94380;
 .timescale -9 -12;
v000001e51ecf9320_0 .var "addr", 31 0;
; Variable count_trailing_ones is vec4 return value of scope S_000001e51e6ba730
v000001e51ecf9f00_0 .var/i "k", 31 0;
TD_pmp.count_trailing_ones ;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ecf9f00_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001e51ecf9f00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001e51ecf9320_0;
    %load/vec4 v000001e51ecf9f00_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %addi 1, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v000001e51ecf9f00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ecf9f00_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001e51e6ba8c0 .scope function.vec4.s32, "napot_end" "napot_end" 8 139, 8 139 0, S_000001e51ea94380;
 .timescale -9 -12;
v000001e51ecf8880_0 .var "addr", 31 0;
; Variable napot_end is vec4 return value of scope S_000001e51e6ba8c0
v000001e51ecf8a60_0 .var "size", 31 0;
v000001e51ecf8b00_0 .var "trail_ones", 4 0;
TD_pmp.napot_end ;
    %load/vec4 v000001e51ecf8880_0;
    %store/vec4 v000001e51ecf9320_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_000001e51e6ba730;
    %store/vec4 v000001e51ecf8b00_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v000001e51ecf8b00_0;
    %shiftl 4;
    %store/vec4 v000001e51ecf8a60_0, 0, 32;
    %load/vec4 v000001e51ecf8880_0;
    %store/vec4 v000001e51ecf8c40_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_000001e51e6baa50;
    %load/vec4 v000001e51ecf8a60_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to napot_end (store_vec4_to_lval)
    %end;
S_000001e51e6baa50 .scope function.vec4.s32, "napot_start" "napot_start" 8 128, 8 128 0, S_000001e51ea94380;
 .timescale -9 -12;
v000001e51ecf8c40_0 .var "addr", 31 0;
; Variable napot_start is vec4 return value of scope S_000001e51e6baa50
v000001e51ecf8ec0_0 .var "size", 31 0;
v000001e51ecf8f60_0 .var "trail_ones", 4 0;
TD_pmp.napot_start ;
    %load/vec4 v000001e51ecf8c40_0;
    %store/vec4 v000001e51ecf9320_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_000001e51e6ba730;
    %store/vec4 v000001e51ecf8f60_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v000001e51ecf8f60_0;
    %shiftl 4;
    %store/vec4 v000001e51ecf8ec0_0, 0, 32;
    %load/vec4 v000001e51ecf8c40_0;
    %concati/vec4 0, 0, 2;
    %load/vec4 v000001e51ecf8ec0_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %or;
    %load/vec4 v000001e51ecf8ec0_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %inv;
    %and;
    %pad/u 32;
    %ret/vec4 0, 0, 32;  Assign to napot_start (store_vec4_to_lval)
    %end;
S_000001e51e6d1090 .scope generate, "pmp_cfg_gen[0]" "pmp_cfg_gen[0]" 8 74, 8 74 0, S_000001e51ea94380;
 .timescale -9 -12;
P_000001e51ec2f780 .param/l "i" 0 8 74, +C4<00>;
L_000001e51ed0f780 .part L_000001e51ed0df20, 7, 1;
L_000001e51ed0f0a0 .part L_000001e51ed0df20, 3, 2;
L_000001e51ed0e6a0 .part L_000001e51ed0df20, 2, 1;
L_000001e51ed0fa00 .part L_000001e51ed0df20, 1, 1;
L_000001e51ed0f140 .part L_000001e51ed0df20, 0, 1;
S_000001e51ecfa530 .scope generate, "pmp_cfg_gen[1]" "pmp_cfg_gen[1]" 8 74, 8 74 0, S_000001e51ea94380;
 .timescale -9 -12;
P_000001e51ec2f940 .param/l "i" 0 8 74, +C4<01>;
L_000001e51ed0f460 .part L_000001e51ed0e2e0, 7, 1;
L_000001e51ed0d8e0 .part L_000001e51ed0e2e0, 3, 2;
L_000001e51ed0f1e0 .part L_000001e51ed0e2e0, 2, 1;
L_000001e51ed0e240 .part L_000001e51ed0e2e0, 1, 1;
L_000001e51ed0f320 .part L_000001e51ed0e2e0, 0, 1;
S_000001e51ecfa850 .scope generate, "pmp_cfg_gen[2]" "pmp_cfg_gen[2]" 8 74, 8 74 0, S_000001e51ea94380;
 .timescale -9 -12;
P_000001e51ec2f540 .param/l "i" 0 8 74, +C4<010>;
L_000001e51ed0e560 .part L_000001e51ed0e060, 7, 1;
L_000001e51ed0f3c0 .part L_000001e51ed0e060, 3, 2;
L_000001e51ed0f500 .part L_000001e51ed0e060, 2, 1;
L_000001e51ed0de80 .part L_000001e51ed0e060, 1, 1;
L_000001e51ed0e420 .part L_000001e51ed0e060, 0, 1;
S_000001e51ecfa3a0 .scope generate, "pmp_cfg_gen[3]" "pmp_cfg_gen[3]" 8 74, 8 74 0, S_000001e51ea94380;
 .timescale -9 -12;
P_000001e51ec300c0 .param/l "i" 0 8 74, +C4<011>;
L_000001e51ed0faa0 .part L_000001e51ed0fbe0, 7, 1;
L_000001e51ed0f640 .part L_000001e51ed0fbe0, 3, 2;
L_000001e51ed0e600 .part L_000001e51ed0fbe0, 2, 1;
L_000001e51ed0f8c0 .part L_000001e51ed0fbe0, 1, 1;
L_000001e51ed0fb40 .part L_000001e51ed0fbe0, 0, 1;
S_000001e51e6fd6a0 .scope module, "return_address_stack" "return_address_stack" 9 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 1 "is_call";
    .port_info 4 /INPUT 1 "is_return";
    .port_info 5 /OUTPUT 32 "ras_predict";
    .port_info 6 /OUTPUT 1 "ras_valid";
    .port_info 7 /INPUT 1 "ex_is_call";
    .port_info 8 /INPUT 1 "ex_is_return";
    .port_info 9 /INPUT 32 "ex_return_addr";
    .port_info 10 /INPUT 1 "ex_mispredict";
    .port_info 11 /INPUT 4 "ex_ras_ptr";
P_000001e51e67fd80 .param/l "ADDR_WIDTH" 0 9 10, +C4<00000000000000000000000000100000>;
P_000001e51e67fdb8 .param/l "STACK_DEPTH" 0 9 9, +C4<00000000000000000000000000010000>;
L_000001e51ec44520 .functor BUFZ 32, L_000001e51ed0dac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001e51ec85de8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001e51ec44fa0 .functor BUFZ 1, o000001e51ec85de8, C4<0>, C4<0>, C4<0>;
o000001e51ec85e18 .functor BUFZ 1, C4<z>; HiZ drive
L_000001e51ec45320 .functor BUFZ 1, o000001e51ec85e18, C4<0>, C4<0>, C4<0>;
v000001e51ec7df90_0 .net *"_ivl_0", 31 0, L_000001e51ed0dac0;  1 drivers
v000001e51ec7caf0_0 .net *"_ivl_10", 5 0, L_000001e51ed6cd30;  1 drivers
L_000001e51ed13b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e51ec7e030_0 .net *"_ivl_13", 0 0, L_000001e51ed13b48;  1 drivers
L_000001e51ed13b90 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001e51ec7d590_0 .net/2u *"_ivl_16", 3 0, L_000001e51ed13b90;  1 drivers
v000001e51ec7c910_0 .net *"_ivl_2", 4 0, L_000001e51ed6ca10;  1 drivers
L_000001e51ed13ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e51ec7e0d0_0 .net *"_ivl_5", 0 0, L_000001e51ed13ab8;  1 drivers
L_000001e51ed13b00 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001e51ec7c690_0 .net/2u *"_ivl_6", 4 0, L_000001e51ed13b00;  1 drivers
v000001e51ec7ca50_0 .net *"_ivl_8", 4 0, L_000001e51ed6b2f0;  1 drivers
o000001e51ec85d58 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7e170_0 .net "clk", 0 0, o000001e51ec85d58;  0 drivers
v000001e51ec7cc30_0 .net "do_pop", 0 0, L_000001e51ec45320;  1 drivers
v000001e51ec7d8b0_0 .net "do_push", 0 0, L_000001e51ec44fa0;  1 drivers
v000001e51ec7c730_0 .net "ex_is_call", 0 0, o000001e51ec85de8;  0 drivers
v000001e51ec7cb90_0 .net "ex_is_return", 0 0, o000001e51ec85e18;  0 drivers
o000001e51ec85e48 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7cff0_0 .net "ex_mispredict", 0 0, o000001e51ec85e48;  0 drivers
o000001e51ec85e78 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001e51ec7d630_0 .net "ex_ras_ptr", 3 0, o000001e51ec85e78;  0 drivers
o000001e51ec85ea8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ec7c9b0_0 .net "ex_return_addr", 31 0, o000001e51ec85ea8;  0 drivers
v000001e51ec7cd70_0 .var/i "i", 31 0;
o000001e51ec85f08 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7ce10_0 .net "is_call", 0 0, o000001e51ec85f08;  0 drivers
o000001e51ec85f38 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ec7d090_0 .net "is_return", 0 0, o000001e51ec85f38;  0 drivers
o000001e51ec85f68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e51ec7d3b0_0 .net "pc", 31 0, o000001e51ec85f68;  0 drivers
v000001e51ec7d270_0 .net "ras_predict", 31 0, L_000001e51ec44520;  1 drivers
v000001e51ecfd330_0 .var "ras_ptr", 3 0;
v000001e51ecff6d0 .array "ras_stack", 15 0, 31 0;
v000001e51ecfddd0_0 .net "ras_valid", 0 0, L_000001e51ed6b390;  1 drivers
o000001e51ec86028 .functor BUFZ 1, C4<z>; HiZ drive
v000001e51ecff450_0 .net "rst_n", 0 0, o000001e51ec86028;  0 drivers
v000001e51ecfd150 .array "spec_ptr_stack", 15 0, 3 0;
E_000001e51ec2f340/0 .event negedge, v000001e51ecff450_0;
E_000001e51ec2f340/1 .event posedge, v000001e51ec7e170_0;
E_000001e51ec2f340 .event/or E_000001e51ec2f340/0, E_000001e51ec2f340/1;
L_000001e51ed0dac0 .array/port v000001e51ecff6d0, L_000001e51ed6cd30;
L_000001e51ed6ca10 .concat [ 4 1 0 0], v000001e51ecfd330_0, L_000001e51ed13ab8;
L_000001e51ed6b2f0 .arith/sub 5, L_000001e51ed6ca10, L_000001e51ed13b00;
L_000001e51ed6cd30 .concat [ 5 1 0 0], L_000001e51ed6b2f0, L_000001e51ed13b48;
L_000001e51ed6b390 .cmp/ne 4, v000001e51ecfd330_0, L_000001e51ed13b90;
S_000001e51e6fd830 .scope module, "tb_riscv_cpu_simple" "tb_riscv_cpu_simple" 10 7;
 .timescale -9 -12;
L_000001e51ec45080 .functor BUFZ 32, L_000001e51ed6b250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e51ec456a0 .functor BUFZ 32, L_000001e51ed6c150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e51ed10720_0 .net *"_ivl_0", 31 0, L_000001e51ed6b250;  1 drivers
v000001e51ed11f80_0 .net *"_ivl_10", 31 0, L_000001e51ed6c150;  1 drivers
v000001e51ed120c0_0 .net *"_ivl_13", 9 0, L_000001e51ed6b570;  1 drivers
v000001e51ed12160_0 .net *"_ivl_14", 11 0, L_000001e51ed6c290;  1 drivers
L_000001e51ed13c20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ed12200_0 .net *"_ivl_17", 1 0, L_000001e51ed13c20;  1 drivers
v000001e51ed10220_0 .net *"_ivl_3", 9 0, L_000001e51ed6bf70;  1 drivers
v000001e51ed122a0_0 .net *"_ivl_4", 11 0, L_000001e51ed6d4b0;  1 drivers
L_000001e51ed13bd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ed12340_0 .net *"_ivl_7", 1 0, L_000001e51ed13bd8;  1 drivers
v000001e51ed102c0_0 .var "clk", 0 0;
v000001e51ed105e0 .array "dmem", 1023 0, 31 0;
v000001e51ed10680_0 .net "dmem_addr", 31 0, L_000001e51ec45fd0;  1 drivers
v000001e51ed10900_0 .net "dmem_rdata", 31 0, L_000001e51ec456a0;  1 drivers
v000001e51ed109a0_0 .net "dmem_re", 0 0, L_000001e51ec463c0;  1 drivers
v000001e51ed12c00_0 .net "dmem_wdata", 31 0, L_000001e51ec46580;  1 drivers
v000001e51ed12a20_0 .net "dmem_we", 0 0, L_000001e51ec460b0;  1 drivers
v000001e51ed12ac0_0 .var/i "fail_count", 31 0;
v000001e51ed12f20_0 .var/i "i", 31 0;
v000001e51ed12ca0 .array "imem", 1023 0, 31 0;
v000001e51ed12e80_0 .net "imem_addr", 31 0, L_000001e51ec45470;  1 drivers
v000001e51ed12b60_0 .net "imem_data", 31 0, L_000001e51ec45080;  1 drivers
v000001e51ed12980_0 .var/i "pass_count", 31 0;
v000001e51ed12d40_0 .var "rst_n", 0 0;
E_000001e51ec2fe80 .event posedge, v000001e51ed00170_0;
L_000001e51ed6b250 .array/port v000001e51ed12ca0, L_000001e51ed6d4b0;
L_000001e51ed6bf70 .part L_000001e51ec45470, 2, 10;
L_000001e51ed6d4b0 .concat [ 10 2 0 0], L_000001e51ed6bf70, L_000001e51ed13bd8;
L_000001e51ed6c150 .array/port v000001e51ed105e0, L_000001e51ed6c290;
L_000001e51ed6b570 .part L_000001e51ec45fd0, 2, 10;
L_000001e51ed6c290 .concat [ 10 2 0 0], L_000001e51ed6b570, L_000001e51ed13c20;
S_000001e51ecfa9e0 .scope module, "u_cpu" "riscv_cpu_top" 10 46, 11 6 0, S_000001e51e6fd830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /INPUT 32 "imem_data";
    .port_info 4 /OUTPUT 32 "dmem_addr";
    .port_info 5 /OUTPUT 32 "dmem_wdata";
    .port_info 6 /INPUT 32 "dmem_rdata";
    .port_info 7 /OUTPUT 1 "dmem_we";
    .port_info 8 /OUTPUT 1 "dmem_re";
L_000001e51ec46190 .functor BUFZ 1, L_000001e51ec45710, C4<0>, C4<0>, C4<0>;
L_000001e51ec46200 .functor BUFZ 32, v000001e51ecfec30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e51ed13d40 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e51ed08d20_0 .net/2u *"_ivl_0", 31 0, L_000001e51ed13d40;  1 drivers
v000001e51ed08a00_0 .net "clk", 0 0, v000001e51ed102c0_0;  1 drivers
v000001e51ed08960_0 .net "dmem_addr", 31 0, L_000001e51ec45fd0;  alias, 1 drivers
v000001e51ed08aa0_0 .net "dmem_rdata", 31 0, L_000001e51ec456a0;  alias, 1 drivers
v000001e51ed088c0_0 .net "dmem_re", 0 0, L_000001e51ec463c0;  alias, 1 drivers
v000001e51ed08b40_0 .net "dmem_wdata", 31 0, L_000001e51ec46580;  alias, 1 drivers
v000001e51ed08be0_0 .net "dmem_we", 0 0, L_000001e51ec460b0;  alias, 1 drivers
v000001e51ed08fa0_0 .net "ex_mem_alu_result", 31 0, v000001e51ecfe910_0;  1 drivers
v000001e51ed08dc0_0 .net "ex_mem_branch_taken", 0 0, L_000001e51ec45710;  1 drivers
v000001e51ed08e60_0 .net "ex_mem_branch_target", 31 0, v000001e51ecfec30_0;  1 drivers
v000001e51ed08f00_0 .net "ex_mem_mem_read", 0 0, v000001e51ecff8b0_0;  1 drivers
v000001e51ed10f40_0 .net "ex_mem_mem_to_reg", 0 0, v000001e51ed007b0_0;  1 drivers
v000001e51ed12660_0 .net "ex_mem_mem_write", 0 0, v000001e51ecff9f0_0;  1 drivers
v000001e51ed11b20_0 .net "ex_mem_pc_plus4", 31 0, v000001e51ecffbd0_0;  1 drivers
v000001e51ed10360_0 .net "ex_mem_rd_addr", 4 0, v000001e51ed002b0_0;  1 drivers
v000001e51ed11bc0_0 .net "ex_mem_reg_write", 0 0, v000001e51ed00530_0;  1 drivers
v000001e51ed12700_0 .net "ex_mem_rs2_data", 31 0, v000001e51ed00710_0;  1 drivers
v000001e51ed12480_0 .net "forward_a_ex", 1 0, v000001e51ed000d0_0;  1 drivers
v000001e51ed11440_0 .net "forward_a_id", 1 0, v000001e51ed00c10_0;  1 drivers
v000001e51ed123e0_0 .net "forward_b_ex", 1 0, v000001e51ed00cb0_0;  1 drivers
v000001e51ed12520_0 .net "forward_b_id", 1 0, v000001e51ed00d50_0;  1 drivers
v000001e51ed10fe0_0 .net "id_ex_alu_op", 5 0, v000001e51ed01c00_0;  1 drivers
v000001e51ed116c0_0 .net "id_ex_alu_src_a", 0 0, v000001e51ed01700_0;  1 drivers
v000001e51ed125c0_0 .net "id_ex_alu_src_b", 0 0, v000001e51ed02ec0_0;  1 drivers
v000001e51ed11620_0 .net "id_ex_branch", 0 0, v000001e51ed030a0_0;  1 drivers
v000001e51ed114e0_0 .net "id_ex_flush", 0 0, v000001e51ed02240_0;  1 drivers
v000001e51ed11300_0 .net "id_ex_imm", 31 0, v000001e51ed035a0_0;  1 drivers
v000001e51ed127a0_0 .net "id_ex_jump", 0 0, v000001e51ed01840_0;  1 drivers
v000001e51ed11080_0 .net "id_ex_mem_read", 0 0, v000001e51ed01a20_0;  1 drivers
v000001e51ed11c60_0 .net "id_ex_mem_to_reg", 0 0, v000001e51ed044a0_0;  1 drivers
v000001e51ed10540_0 .net "id_ex_mem_write", 0 0, v000001e51ed053a0_0;  1 drivers
v000001e51ed12840_0 .net "id_ex_pc", 31 0, v000001e51ed03f00_0;  1 drivers
v000001e51ed11580_0 .net "id_ex_pc_plus4", 31 0, v000001e51ed04680_0;  1 drivers
v000001e51ed11260_0 .net "id_ex_rd_addr", 4 0, v000001e51ed05440_0;  1 drivers
v000001e51ed11a80_0 .net "id_ex_reg_write", 0 0, v000001e51ed03dc0_0;  1 drivers
v000001e51ed11760_0 .net "id_ex_rs1_addr", 4 0, v000001e51ed05800_0;  1 drivers
v000001e51ed11940_0 .net "id_ex_rs1_data", 31 0, v000001e51ed05580_0;  1 drivers
v000001e51ed10a40_0 .net "id_ex_rs2_addr", 4 0, v000001e51ed03b40_0;  1 drivers
v000001e51ed11120_0 .net "id_ex_rs2_data", 31 0, v000001e51ed06020_0;  1 drivers
v000001e51ed107c0_0 .net "if_id_instr", 31 0, v000001e51ed05d00_0;  1 drivers
v000001e51ed10ae0_0 .net "if_id_pc", 31 0, v000001e51ed04ea0_0;  1 drivers
v000001e51ed11d00_0 .net "if_id_pc_plus4", 31 0, v000001e51ed05ee0_0;  1 drivers
v000001e51ed10e00_0 .net "if_id_stall", 0 0, v000001e51ed027e0_0;  1 drivers
v000001e51ed10c20_0 .net "imem_addr", 31 0, L_000001e51ec45470;  alias, 1 drivers
v000001e51ed113a0_0 .net "imem_data", 31 0, L_000001e51ec45080;  alias, 1 drivers
v000001e51ed12020_0 .net "mem_wb_alu_result", 31 0, v000001e51ed06a20_0;  1 drivers
v000001e51ed11da0_0 .net "mem_wb_mem_data", 31 0, v000001e51ed07d80_0;  1 drivers
v000001e51ed111c0_0 .net "mem_wb_mem_to_reg", 0 0, v000001e51ed07060_0;  1 drivers
v000001e51ed104a0_0 .net "mem_wb_pc_plus4", 31 0, v000001e51ed06340_0;  1 drivers
v000001e51ed11800_0 .net "mem_wb_rd_addr", 4 0, v000001e51ed07920_0;  1 drivers
v000001e51ed10400_0 .net "mem_wb_reg_write", 0 0, v000001e51ed08820_0;  1 drivers
v000001e51ed118a0_0 .net "pc_src", 0 0, L_000001e51ec46190;  1 drivers
v000001e51ed100e0_0 .net "pc_stall", 0 0, v000001e51ed021a0_0;  1 drivers
v000001e51ed10b80_0 .net "pc_target", 31 0, L_000001e51ec46200;  1 drivers
v000001e51ed10cc0_0 .net "rf_rd_addr", 4 0, L_000001e51ec46120;  1 drivers
v000001e51ed10860_0 .net "rf_rd_data", 31 0, L_000001e51ed6f350;  1 drivers
v000001e51ed10d60_0 .net "rf_reg_write", 0 0, L_000001e51ec46430;  1 drivers
v000001e51ed10ea0_0 .net "rf_rs1_addr", 4 0, L_000001e51ed6b4d0;  1 drivers
v000001e51ed11e40_0 .net "rf_rs1_data", 31 0, L_000001e51ed6ee50;  1 drivers
v000001e51ed10180_0 .net "rf_rs2_addr", 4 0, L_000001e51ed6b890;  1 drivers
v000001e51ed119e0_0 .net "rf_rs2_data", 31 0, L_000001e51ed6d910;  1 drivers
v000001e51ed11ee0_0 .net "rst_n", 0 0, v000001e51ed12d40_0;  1 drivers
L_000001e51ed6c470 .arith/sub 32, v000001e51ecffbd0_0, L_000001e51ed13d40;
L_000001e51ed6fdf0 .part v000001e51ed05d00_0, 15, 5;
L_000001e51ed6e130 .part v000001e51ed05d00_0, 20, 5;
S_000001e51ecfad00 .scope module, "u_ex_stage" "ex_stage" 11 159, 12 6 0, S_000001e51ecfa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 6 "alu_op";
    .port_info 8 /INPUT 1 "alu_src_a";
    .port_info 9 /INPUT 1 "alu_src_b";
    .port_info 10 /INPUT 1 "mem_read";
    .port_info 11 /INPUT 1 "mem_write";
    .port_info 12 /INPUT 1 "mem_to_reg";
    .port_info 13 /INPUT 1 "reg_write";
    .port_info 14 /INPUT 1 "branch";
    .port_info 15 /INPUT 1 "jump";
    .port_info 16 /INPUT 5 "rs1_addr";
    .port_info 17 /INPUT 5 "rs2_addr";
    .port_info 18 /INPUT 5 "rd_addr";
    .port_info 19 /INPUT 32 "forward_mem_data";
    .port_info 20 /INPUT 32 "forward_wb_data";
    .port_info 21 /INPUT 2 "forward_a_sel";
    .port_info 22 /INPUT 2 "forward_b_sel";
    .port_info 23 /OUTPUT 32 "pc_plus4_out";
    .port_info 24 /OUTPUT 32 "alu_result_out";
    .port_info 25 /OUTPUT 32 "rs2_data_out";
    .port_info 26 /OUTPUT 5 "rd_addr_out";
    .port_info 27 /OUTPUT 1 "mem_read_out";
    .port_info 28 /OUTPUT 1 "mem_write_out";
    .port_info 29 /OUTPUT 1 "mem_to_reg_out";
    .port_info 30 /OUTPUT 1 "reg_write_out";
    .port_info 31 /OUTPUT 1 "branch_taken_out";
    .port_info 32 /OUTPUT 32 "branch_target_out";
L_000001e51ec454e0 .functor AND 1, v000001e51ed030a0_0, v000001e51ecfeaf0_0, C4<1>, C4<1>;
L_000001e51ec45710 .functor OR 1, L_000001e51ec454e0, v000001e51ed01840_0, C4<0>, C4<0>;
L_000001e51ed13ea8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e51ecff130_0 .net/2u *"_ivl_0", 1 0, L_000001e51ed13ea8;  1 drivers
L_000001e51ed13f38 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e51ecff810_0 .net/2u *"_ivl_12", 1 0, L_000001e51ed13f38;  1 drivers
v000001e51ecfdc90_0 .net *"_ivl_14", 0 0, L_000001e51ed6c650;  1 drivers
L_000001e51ed13f80 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e51ecfda10_0 .net/2u *"_ivl_16", 1 0, L_000001e51ed13f80;  1 drivers
v000001e51ecfe730_0 .net *"_ivl_18", 0 0, L_000001e51ed6cb50;  1 drivers
v000001e51ecfd790_0 .net *"_ivl_2", 0 0, L_000001e51ed6be30;  1 drivers
v000001e51ecfdab0_0 .net *"_ivl_20", 31 0, L_000001e51ed6ba70;  1 drivers
v000001e51ecfd290_0 .net *"_ivl_34", 0 0, L_000001e51ec454e0;  1 drivers
L_000001e51ed13ef0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e51ecff310_0 .net/2u *"_ivl_4", 1 0, L_000001e51ed13ef0;  1 drivers
v000001e51ecfdbf0_0 .net *"_ivl_6", 0 0, L_000001e51ed6c3d0;  1 drivers
v000001e51ecfdd30_0 .net *"_ivl_8", 31 0, L_000001e51ed6b750;  1 drivers
v000001e51ecfe0f0_0 .net "alu_a_final", 31 0, L_000001e51ed6d410;  1 drivers
v000001e51ecfecd0_0 .net "alu_a_src", 31 0, L_000001e51ed6d870;  1 drivers
v000001e51ecfd3d0_0 .net "alu_b_final", 31 0, L_000001e51ed6bed0;  1 drivers
v000001e51ecfe190_0 .net "alu_op", 5 0, v000001e51ed01c00_0;  alias, 1 drivers
v000001e51ecfe7d0_0 .net "alu_result", 31 0, v000001e51ecff090_0;  1 drivers
v000001e51ecfe910_0 .var "alu_result_out", 31 0;
v000001e51ecff270_0 .net "alu_src_a", 0 0, v000001e51ed01700_0;  alias, 1 drivers
v000001e51ecfe9b0_0 .net "alu_src_b", 0 0, v000001e51ed02ec0_0;  alias, 1 drivers
v000001e51ecfea50_0 .net "branch", 0 0, v000001e51ed030a0_0;  alias, 1 drivers
v000001e51ecfeaf0_0 .var "branch_cond", 0 0;
v000001e51ecfeb90_0 .net "branch_taken_out", 0 0, L_000001e51ec45710;  alias, 1 drivers
v000001e51ecfec30_0 .var "branch_target_out", 31 0;
v000001e51ed00170_0 .net "clk", 0 0, v000001e51ed102c0_0;  alias, 1 drivers
v000001e51ed00490_0 .net "forward_a_sel", 1 0, v000001e51ed000d0_0;  alias, 1 drivers
v000001e51ecffd10_0 .net "forward_b_sel", 1 0, v000001e51ed00cb0_0;  alias, 1 drivers
v000001e51ecffdb0_0 .net "forward_mem_data", 31 0, v000001e51ecfe910_0;  alias, 1 drivers
v000001e51ed00df0_0 .net "forward_wb_data", 31 0, L_000001e51ed6f350;  alias, 1 drivers
v000001e51ed00e90_0 .net "imm", 31 0, v000001e51ed035a0_0;  alias, 1 drivers
v000001e51ed00f30_0 .net "jump", 0 0, v000001e51ed01840_0;  alias, 1 drivers
v000001e51ed00ad0_0 .net "mem_read", 0 0, v000001e51ed01a20_0;  alias, 1 drivers
v000001e51ecff8b0_0 .var "mem_read_out", 0 0;
v000001e51ed00990_0 .net "mem_to_reg", 0 0, v000001e51ed044a0_0;  alias, 1 drivers
v000001e51ed007b0_0 .var "mem_to_reg_out", 0 0;
v000001e51ecff950_0 .net "mem_write", 0 0, v000001e51ed053a0_0;  alias, 1 drivers
v000001e51ecff9f0_0 .var "mem_write_out", 0 0;
v000001e51ed00a30_0 .net "pc", 31 0, v000001e51ed03f00_0;  alias, 1 drivers
v000001e51ecffb30_0 .net "pc_plus4", 31 0, v000001e51ed04680_0;  alias, 1 drivers
v000001e51ecffbd0_0 .var "pc_plus4_out", 31 0;
v000001e51ed00210_0 .net "rd_addr", 4 0, v000001e51ed05440_0;  alias, 1 drivers
v000001e51ed002b0_0 .var "rd_addr_out", 4 0;
v000001e51ed00670_0 .net "reg_write", 0 0, v000001e51ed03dc0_0;  alias, 1 drivers
v000001e51ed00530_0 .var "reg_write_out", 0 0;
v000001e51ed00350_0 .net "rs1_addr", 4 0, v000001e51ed05800_0;  alias, 1 drivers
v000001e51ecffc70_0 .net "rs1_data", 31 0, v000001e51ed05580_0;  alias, 1 drivers
v000001e51ed005d0_0 .net "rs1_eq_rs2", 0 0, L_000001e51ed6d0f0;  1 drivers
v000001e51ecffa90_0 .net "rs1_lt_rs2_signed", 0 0, L_000001e51ed6ff30;  1 drivers
v000001e51ecffe50_0 .net "rs1_lt_rs2_unsigned", 0 0, L_000001e51ed6f5d0;  1 drivers
v000001e51ed00850_0 .net "rs2_addr", 4 0, v000001e51ed03b40_0;  alias, 1 drivers
v000001e51ed00b70_0 .net "rs2_data", 31 0, v000001e51ed06020_0;  alias, 1 drivers
v000001e51ed00710_0 .var "rs2_data_out", 31 0;
v000001e51ed003f0_0 .net "rs2_fwd", 31 0, L_000001e51ed6c6f0;  1 drivers
v000001e51ecffef0_0 .net "rst_n", 0 0, v000001e51ed12d40_0;  alias, 1 drivers
E_000001e51ec2f980/0 .event negedge, v000001e51ecffef0_0;
E_000001e51ec2f980/1 .event posedge, v000001e51ed00170_0;
E_000001e51ec2f980 .event/or E_000001e51ec2f980/0, E_000001e51ec2f980/1;
E_000001e51ec30180 .event anyedge, v000001e51ed00f30_0, v000001e51ecff630_0, v000001e51ecff090_0;
E_000001e51ec2fc40 .event anyedge, v000001e51ecff630_0, v000001e51ed005d0_0, v000001e51ecffa90_0, v000001e51ecffe50_0;
L_000001e51ed6be30 .cmp/eq 2, v000001e51ed000d0_0, L_000001e51ed13ea8;
L_000001e51ed6c3d0 .cmp/eq 2, v000001e51ed000d0_0, L_000001e51ed13ef0;
L_000001e51ed6b750 .functor MUXZ 32, v000001e51ed05580_0, L_000001e51ed6f350, L_000001e51ed6c3d0, C4<>;
L_000001e51ed6d870 .functor MUXZ 32, L_000001e51ed6b750, v000001e51ecfe910_0, L_000001e51ed6be30, C4<>;
L_000001e51ed6c650 .cmp/eq 2, v000001e51ed00cb0_0, L_000001e51ed13f38;
L_000001e51ed6cb50 .cmp/eq 2, v000001e51ed00cb0_0, L_000001e51ed13f80;
L_000001e51ed6ba70 .functor MUXZ 32, v000001e51ed06020_0, L_000001e51ed6f350, L_000001e51ed6cb50, C4<>;
L_000001e51ed6c6f0 .functor MUXZ 32, L_000001e51ed6ba70, v000001e51ecfe910_0, L_000001e51ed6c650, C4<>;
L_000001e51ed6d410 .functor MUXZ 32, L_000001e51ed6d870, v000001e51ed03f00_0, v000001e51ed01700_0, C4<>;
L_000001e51ed6bed0 .functor MUXZ 32, L_000001e51ed6c6f0, v000001e51ed035a0_0, v000001e51ed02ec0_0, C4<>;
L_000001e51ed6d0f0 .cmp/eq 32, L_000001e51ed6d870, L_000001e51ed6c6f0;
L_000001e51ed6ff30 .cmp/gt.s 32, L_000001e51ed6c6f0, L_000001e51ed6d870;
L_000001e51ed6f5d0 .cmp/gt 32, L_000001e51ed6c6f0, L_000001e51ed6d870;
S_000001e51ecfa6c0 .scope module, "alu" "ALU" 12 70, 13 7 0, S_000001e51ecfad00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
P_000001e51ec678e0 .param/l "ALU_ADD" 1 13 15, C4<000000>;
P_000001e51ec67918 .param/l "ALU_AND" 1 13 17, C4<000010>;
P_000001e51ec67950 .param/l "ALU_AUIPC" 1 13 26, C4<010001>;
P_000001e51ec67988 .param/l "ALU_DIV" 1 13 36, C4<100100>;
P_000001e51ec679c0 .param/l "ALU_DIVU" 1 13 37, C4<100101>;
P_000001e51ec679f8 .param/l "ALU_JAL" 1 13 27, C4<010010>;
P_000001e51ec67a30 .param/l "ALU_JALR" 1 13 28, C4<010011>;
P_000001e51ec67a68 .param/l "ALU_LUI" 1 13 25, C4<010000>;
P_000001e51ec67aa0 .param/l "ALU_MUL" 1 13 32, C4<100000>;
P_000001e51ec67ad8 .param/l "ALU_MULH" 1 13 33, C4<100001>;
P_000001e51ec67b10 .param/l "ALU_MULHSU" 1 13 34, C4<100010>;
P_000001e51ec67b48 .param/l "ALU_MULHU" 1 13 35, C4<100011>;
P_000001e51ec67b80 .param/l "ALU_OR" 1 13 18, C4<000011>;
P_000001e51ec67bb8 .param/l "ALU_PASS_B" 1 13 29, C4<011000>;
P_000001e51ec67bf0 .param/l "ALU_REM" 1 13 38, C4<100110>;
P_000001e51ec67c28 .param/l "ALU_REMU" 1 13 39, C4<100111>;
P_000001e51ec67c60 .param/l "ALU_SLL" 1 13 20, C4<000101>;
P_000001e51ec67c98 .param/l "ALU_SLT" 1 13 23, C4<001000>;
P_000001e51ec67cd0 .param/l "ALU_SLTU" 1 13 24, C4<001001>;
P_000001e51ec67d08 .param/l "ALU_SRA" 1 13 22, C4<000111>;
P_000001e51ec67d40 .param/l "ALU_SRL" 1 13 21, C4<000110>;
P_000001e51ec67d78 .param/l "ALU_SUB" 1 13 16, C4<000001>;
P_000001e51ec67db0 .param/l "ALU_XOR" 1 13 19, C4<000100>;
v000001e51ecfd510_0 .net/s *"_ivl_0", 63 0, L_000001e51ed6cfb0;  1 drivers
v000001e51ecfde70_0 .net *"_ivl_10", 32 0, L_000001e51ed6cbf0;  1 drivers
v000001e51ecfe230_0 .net/s *"_ivl_12", 63 0, L_000001e51ed6b1b0;  1 drivers
v000001e51ecfd0b0_0 .net *"_ivl_16", 63 0, L_000001e51ed6bbb0;  1 drivers
L_000001e51ed14010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e51ecfd970_0 .net *"_ivl_19", 31 0, L_000001e51ed14010;  1 drivers
v000001e51ecff590_0 .net/s *"_ivl_2", 63 0, L_000001e51ed6d190;  1 drivers
v000001e51ecfd8d0_0 .net *"_ivl_20", 63 0, L_000001e51ed6cdd0;  1 drivers
L_000001e51ed14058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e51ecfd830_0 .net *"_ivl_23", 31 0, L_000001e51ed14058;  1 drivers
L_000001e51ed140a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e51ecfd650_0 .net/2u *"_ivl_26", 31 0, L_000001e51ed140a0;  1 drivers
v000001e51ecfe550_0 .net *"_ivl_28", 0 0, L_000001e51ed6bcf0;  1 drivers
L_000001e51ed140e8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v000001e51ecfe2d0_0 .net/2u *"_ivl_30", 31 0, L_000001e51ed140e8;  1 drivers
v000001e51ecfeff0_0 .net *"_ivl_32", 31 0, L_000001e51ed6d2d0;  1 drivers
L_000001e51ed14130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e51ecfed70_0 .net/2u *"_ivl_36", 31 0, L_000001e51ed14130;  1 drivers
v000001e51ecfdfb0_0 .net *"_ivl_38", 0 0, L_000001e51ed6ce70;  1 drivers
L_000001e51ed14178 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v000001e51ecfd470_0 .net/2u *"_ivl_40", 31 0, L_000001e51ed14178;  1 drivers
v000001e51ecfe050_0 .net *"_ivl_42", 31 0, L_000001e51ed6bd90;  1 drivers
L_000001e51ed141c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e51ecfe370_0 .net/2u *"_ivl_46", 31 0, L_000001e51ed141c0;  1 drivers
v000001e51ecfdb50_0 .net *"_ivl_48", 0 0, L_000001e51ed6c830;  1 drivers
v000001e51ecfd5b0_0 .net *"_ivl_50", 31 0, L_000001e51ed6c8d0;  1 drivers
L_000001e51ed14208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e51ecfd1f0_0 .net/2u *"_ivl_54", 31 0, L_000001e51ed14208;  1 drivers
v000001e51ecfe690_0 .net *"_ivl_56", 0 0, L_000001e51ed6d690;  1 drivers
v000001e51ecfe410_0 .net *"_ivl_58", 31 0, L_000001e51ed6cf10;  1 drivers
v000001e51ecfd6f0_0 .net/s *"_ivl_6", 63 0, L_000001e51ed6d230;  1 drivers
L_000001e51ed13fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e51ecfe870_0 .net/2u *"_ivl_8", 0 0, L_000001e51ed13fc8;  1 drivers
v000001e51ecff4f0_0 .net "a", 31 0, L_000001e51ed6d410;  alias, 1 drivers
v000001e51ecff630_0 .net "alu_op", 5 0, v000001e51ed01c00_0;  alias, 1 drivers
v000001e51ecff770_0 .net "b", 31 0, L_000001e51ed6bed0;  alias, 1 drivers
v000001e51ecfeeb0_0 .net/s "div_signed", 31 0, L_000001e51ed6d5f0;  1 drivers
v000001e51ecfe5f0_0 .net "div_unsigned", 31 0, L_000001e51ed6c790;  1 drivers
v000001e51ecfee10_0 .net/s "mul_mixed", 63 0, L_000001e51ed6c1f0;  1 drivers
v000001e51ecfdf10_0 .net/s "mul_signed", 63 0, L_000001e51ed6bb10;  1 drivers
v000001e51ecff1d0_0 .net "mul_unsigned", 63 0, L_000001e51ed6bc50;  1 drivers
v000001e51ecfef50_0 .net/s "rem_signed", 31 0, L_000001e51ed6cc90;  1 drivers
v000001e51ecfe4b0_0 .net "rem_unsigned", 31 0, L_000001e51ed6d050;  1 drivers
v000001e51ecff090_0 .var "result", 31 0;
E_000001e51ec2fd40/0 .event anyedge, v000001e51ecff630_0, v000001e51ecff4f0_0, v000001e51ecff770_0, v000001e51ecfdf10_0;
E_000001e51ec2fd40/1 .event anyedge, v000001e51ecfee10_0, v000001e51ecff1d0_0, v000001e51ecfeeb0_0, v000001e51ecfe5f0_0;
E_000001e51ec2fd40/2 .event anyedge, v000001e51ecfef50_0, v000001e51ecfe4b0_0;
E_000001e51ec2fd40 .event/or E_000001e51ec2fd40/0, E_000001e51ec2fd40/1, E_000001e51ec2fd40/2;
L_000001e51ed6cfb0 .extend/s 64, L_000001e51ed6d410;
L_000001e51ed6d190 .extend/s 64, L_000001e51ed6bed0;
L_000001e51ed6bb10 .arith/mult 64, L_000001e51ed6cfb0, L_000001e51ed6d190;
L_000001e51ed6d230 .extend/s 64, L_000001e51ed6d410;
L_000001e51ed6cbf0 .concat [ 32 1 0 0], L_000001e51ed6bed0, L_000001e51ed13fc8;
L_000001e51ed6b1b0 .extend/s 64, L_000001e51ed6cbf0;
L_000001e51ed6c1f0 .arith/mult 64, L_000001e51ed6d230, L_000001e51ed6b1b0;
L_000001e51ed6bbb0 .concat [ 32 32 0 0], L_000001e51ed6d410, L_000001e51ed14010;
L_000001e51ed6cdd0 .concat [ 32 32 0 0], L_000001e51ed6bed0, L_000001e51ed14058;
L_000001e51ed6bc50 .arith/mult 64, L_000001e51ed6bbb0, L_000001e51ed6cdd0;
L_000001e51ed6bcf0 .cmp/eq 32, L_000001e51ed6bed0, L_000001e51ed140a0;
L_000001e51ed6d2d0 .arith/div 32, L_000001e51ed6d410, L_000001e51ed6bed0;
L_000001e51ed6d5f0 .functor MUXZ 32, L_000001e51ed6d2d0, L_000001e51ed140e8, L_000001e51ed6bcf0, C4<>;
L_000001e51ed6ce70 .cmp/eq 32, L_000001e51ed6bed0, L_000001e51ed14130;
L_000001e51ed6bd90 .arith/div 32, L_000001e51ed6d410, L_000001e51ed6bed0;
L_000001e51ed6c790 .functor MUXZ 32, L_000001e51ed6bd90, L_000001e51ed14178, L_000001e51ed6ce70, C4<>;
L_000001e51ed6c830 .cmp/eq 32, L_000001e51ed6bed0, L_000001e51ed141c0;
L_000001e51ed6c8d0 .arith/mod 32, L_000001e51ed6d410, L_000001e51ed6bed0;
L_000001e51ed6cc90 .functor MUXZ 32, L_000001e51ed6c8d0, L_000001e51ed6d410, L_000001e51ed6c830, C4<>;
L_000001e51ed6d690 .cmp/eq 32, L_000001e51ed6bed0, L_000001e51ed14208;
L_000001e51ed6cf10 .arith/mod 32, L_000001e51ed6d410, L_000001e51ed6bed0;
L_000001e51ed6d050 .functor MUXZ 32, L_000001e51ed6cf10, L_000001e51ed6d410, L_000001e51ed6d690, C4<>;
S_000001e51ecfab70 .scope module, "u_hazard_unit" "hazard_unit" 11 253, 14 6 0, S_000001e51ecfa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_mem_read";
    .port_info 8 /INPUT 1 "id_ex_reg_write";
    .port_info 9 /INPUT 5 "ex_mem_rd";
    .port_info 10 /INPUT 1 "ex_mem_reg_write";
    .port_info 11 /INPUT 5 "mem_wb_rd";
    .port_info 12 /INPUT 1 "mem_wb_reg_write";
    .port_info 13 /OUTPUT 2 "forward_a_id";
    .port_info 14 /OUTPUT 2 "forward_b_id";
    .port_info 15 /OUTPUT 2 "forward_a_ex";
    .port_info 16 /OUTPUT 2 "forward_b_ex";
    .port_info 17 /OUTPUT 1 "pc_stall";
    .port_info 18 /OUTPUT 1 "if_id_stall";
    .port_info 19 /OUTPUT 1 "id_ex_stall";
    .port_info 20 /OUTPUT 1 "id_ex_flush";
v000001e51ed008f0_0 .net "clk", 0 0, v000001e51ed102c0_0;  alias, 1 drivers
v000001e51ecfff90_0 .net "ex_mem_rd", 4 0, v000001e51ed002b0_0;  alias, 1 drivers
v000001e51ed00030_0 .net "ex_mem_reg_write", 0 0, v000001e51ed00530_0;  alias, 1 drivers
v000001e51ed000d0_0 .var "forward_a_ex", 1 0;
v000001e51ed00c10_0 .var "forward_a_id", 1 0;
v000001e51ed00cb0_0 .var "forward_b_ex", 1 0;
v000001e51ed00d50_0 .var "forward_b_id", 1 0;
v000001e51ed02240_0 .var "id_ex_flush", 0 0;
v000001e51ed031e0_0 .net "id_ex_mem_read", 0 0, v000001e51ed01a20_0;  alias, 1 drivers
v000001e51ed03000_0 .net "id_ex_rd", 4 0, v000001e51ed05440_0;  alias, 1 drivers
v000001e51ed01980_0 .net "id_ex_reg_write", 0 0, v000001e51ed03dc0_0;  alias, 1 drivers
v000001e51ed02ce0_0 .net "id_ex_rs1", 4 0, v000001e51ed05800_0;  alias, 1 drivers
v000001e51ed01160_0 .net "id_ex_rs2", 4 0, v000001e51ed03b40_0;  alias, 1 drivers
v000001e51ed03780_0 .var "id_ex_stall", 0 0;
v000001e51ed029c0_0 .net "if_id_rs1", 4 0, L_000001e51ed6fdf0;  1 drivers
v000001e51ed01b60_0 .net "if_id_rs2", 4 0, L_000001e51ed6e130;  1 drivers
v000001e51ed027e0_0 .var "if_id_stall", 0 0;
v000001e51ed026a0_0 .net "mem_wb_rd", 4 0, v000001e51ed07920_0;  alias, 1 drivers
v000001e51ed022e0_0 .net "mem_wb_reg_write", 0 0, v000001e51ed08820_0;  alias, 1 drivers
v000001e51ed021a0_0 .var "pc_stall", 0 0;
v000001e51ed02d80_0 .net "rst_n", 0 0, v000001e51ed12d40_0;  alias, 1 drivers
E_000001e51ec2fd80 .event anyedge, v000001e51ed00ad0_0, v000001e51ed00210_0, v000001e51ed029c0_0, v000001e51ed01b60_0;
E_000001e51ec2ffc0/0 .event anyedge, v000001e51ed00530_0, v000001e51ed002b0_0, v000001e51ed00850_0, v000001e51ed022e0_0;
E_000001e51ec2ffc0/1 .event anyedge, v000001e51ed026a0_0;
E_000001e51ec2ffc0 .event/or E_000001e51ec2ffc0/0, E_000001e51ec2ffc0/1;
E_000001e51ec2f3c0/0 .event anyedge, v000001e51ed00530_0, v000001e51ed002b0_0, v000001e51ed00350_0, v000001e51ed022e0_0;
E_000001e51ec2f3c0/1 .event anyedge, v000001e51ed026a0_0;
E_000001e51ec2f3c0 .event/or E_000001e51ec2f3c0/0, E_000001e51ec2f3c0/1;
E_000001e51ec2fec0/0 .event anyedge, v000001e51ed00530_0, v000001e51ed002b0_0, v000001e51ed01b60_0, v000001e51ed022e0_0;
E_000001e51ec2fec0/1 .event anyedge, v000001e51ed026a0_0;
E_000001e51ec2fec0 .event/or E_000001e51ec2fec0/0, E_000001e51ec2fec0/1;
E_000001e51ec2ff00/0 .event anyedge, v000001e51ed00530_0, v000001e51ed002b0_0, v000001e51ed029c0_0, v000001e51ed022e0_0;
E_000001e51ec2ff00/1 .event anyedge, v000001e51ed026a0_0;
E_000001e51ec2ff00 .event/or E_000001e51ec2ff00/0, E_000001e51ec2ff00/1;
S_000001e51ecfae90 .scope module, "u_id_stage" "id_stage" 11 121, 15 6 0, S_000001e51ecfa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "rs1_data";
    .port_info 6 /INPUT 32 "rs2_data";
    .port_info 7 /OUTPUT 5 "rs1_addr";
    .port_info 8 /OUTPUT 5 "rs2_addr";
    .port_info 9 /INPUT 32 "forward_mem_data";
    .port_info 10 /INPUT 32 "forward_wb_data";
    .port_info 11 /INPUT 2 "forward_a_sel";
    .port_info 12 /INPUT 2 "forward_b_sel";
    .port_info 13 /INPUT 1 "stall";
    .port_info 14 /INPUT 1 "flush";
    .port_info 15 /OUTPUT 32 "pc_out";
    .port_info 16 /OUTPUT 32 "pc_plus4_out";
    .port_info 17 /OUTPUT 32 "rs1_data_out";
    .port_info 18 /OUTPUT 32 "rs2_data_out";
    .port_info 19 /OUTPUT 32 "imm_out";
    .port_info 20 /OUTPUT 5 "rs1_addr_out";
    .port_info 21 /OUTPUT 5 "rs2_addr_out";
    .port_info 22 /OUTPUT 5 "rd_addr_out";
    .port_info 23 /OUTPUT 6 "alu_op_out";
    .port_info 24 /OUTPUT 1 "alu_src_a_out";
    .port_info 25 /OUTPUT 1 "alu_src_b_out";
    .port_info 26 /OUTPUT 1 "mem_read_out";
    .port_info 27 /OUTPUT 1 "mem_write_out";
    .port_info 28 /OUTPUT 1 "mem_to_reg_out";
    .port_info 29 /OUTPUT 1 "reg_write_out";
    .port_info 30 /OUTPUT 1 "branch_out";
    .port_info 31 /OUTPUT 1 "jump_out";
    .port_info 32 /OUTPUT 1 "is_ecall";
    .port_info 33 /OUTPUT 1 "is_ebreak";
L_000001e51ed13dd0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e51ed01660_0 .net/2u *"_ivl_10", 1 0, L_000001e51ed13dd0;  1 drivers
v000001e51ed02880_0 .net *"_ivl_12", 0 0, L_000001e51ed6b610;  1 drivers
v000001e51ed02100_0 .net *"_ivl_14", 31 0, L_000001e51ed6d550;  1 drivers
L_000001e51ed13e18 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e51ed01520_0 .net/2u *"_ivl_18", 1 0, L_000001e51ed13e18;  1 drivers
v000001e51ed02600_0 .net *"_ivl_20", 0 0, L_000001e51ed6c010;  1 drivers
L_000001e51ed13e60 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e51ed01fc0_0 .net/2u *"_ivl_22", 1 0, L_000001e51ed13e60;  1 drivers
v000001e51ed01340_0 .net *"_ivl_24", 0 0, L_000001e51ed6d730;  1 drivers
v000001e51ed02a60_0 .net *"_ivl_26", 31 0, L_000001e51ed6cab0;  1 drivers
L_000001e51ed13d88 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e51ed01480_0 .net/2u *"_ivl_6", 1 0, L_000001e51ed13d88;  1 drivers
v000001e51ed01f20_0 .net *"_ivl_8", 0 0, L_000001e51ed6b7f0;  1 drivers
v000001e51ed033c0_0 .net "alu_op_ctrl", 5 0, v000001e51ed02740_0;  1 drivers
v000001e51ed01c00_0 .var "alu_op_out", 5 0;
v000001e51ed02e20_0 .net "alu_src_a_ctrl", 0 0, v000001e51ed02420_0;  1 drivers
v000001e51ed01700_0 .var "alu_src_a_out", 0 0;
v000001e51ed02ba0_0 .net "alu_src_b_ctrl", 0 0, v000001e51ed02380_0;  1 drivers
v000001e51ed02ec0_0 .var "alu_src_b_out", 0 0;
v000001e51ed02f60_0 .net "branch_ctrl", 0 0, v000001e51ed024c0_0;  1 drivers
v000001e51ed030a0_0 .var "branch_out", 0 0;
v000001e51ed015c0_0 .net "clk", 0 0, v000001e51ed102c0_0;  alias, 1 drivers
v000001e51ed03140_0 .net "flush", 0 0, v000001e51ed02240_0;  alias, 1 drivers
v000001e51ed02060_0 .net "forward_a_sel", 1 0, v000001e51ed00c10_0;  alias, 1 drivers
v000001e51ed03820_0 .net "forward_b_sel", 1 0, v000001e51ed00d50_0;  alias, 1 drivers
v000001e51ed03500_0 .net "forward_mem_data", 31 0, v000001e51ecfe910_0;  alias, 1 drivers
v000001e51ed01ca0_0 .net "forward_wb_data", 31 0, L_000001e51ed6f350;  alias, 1 drivers
v000001e51ed01d40_0 .var "imm", 31 0;
v000001e51ed035a0_0 .var "imm_out", 31 0;
v000001e51ed017a0_0 .net "imm_sel", 2 0, v000001e51ed03320_0;  1 drivers
v000001e51ed03640_0 .net "instr", 31 0, v000001e51ed05d00_0;  alias, 1 drivers
v000001e51ed010c0_0 .net "is_ebreak", 0 0, v000001e51ed02c40_0;  1 drivers
v000001e51ed01200_0 .net "is_ecall", 0 0, v000001e51ed02b00_0;  1 drivers
v000001e51ed012a0_0 .net "jump_ctrl", 0 0, v000001e51ed01e80_0;  1 drivers
v000001e51ed01840_0 .var "jump_out", 0 0;
v000001e51ed018e0_0 .net "mem_read_ctrl", 0 0, v000001e51ed013e0_0;  1 drivers
v000001e51ed01a20_0 .var "mem_read_out", 0 0;
v000001e51ed045e0_0 .net "mem_to_reg_ctrl", 0 0, v000001e51ed036e0_0;  1 drivers
v000001e51ed044a0_0 .var "mem_to_reg_out", 0 0;
v000001e51ed056c0_0 .net "mem_write_ctrl", 0 0, v000001e51ed01de0_0;  1 drivers
v000001e51ed053a0_0 .var "mem_write_out", 0 0;
v000001e51ed05940_0 .net "pc", 31 0, v000001e51ed04ea0_0;  alias, 1 drivers
v000001e51ed03f00_0 .var "pc_out", 31 0;
v000001e51ed05260_0 .net "pc_plus4", 31 0, v000001e51ed05ee0_0;  alias, 1 drivers
v000001e51ed04680_0 .var "pc_plus4_out", 31 0;
v000001e51ed04d60_0 .net "rd_addr", 4 0, L_000001e51ed6c5b0;  1 drivers
v000001e51ed05440_0 .var "rd_addr_out", 4 0;
v000001e51ed047c0_0 .net "reg_write_ctrl", 0 0, v000001e51ed02560_0;  1 drivers
v000001e51ed03dc0_0 .var "reg_write_out", 0 0;
v000001e51ed05f80_0 .net "rs1_addr", 4 0, L_000001e51ed6b4d0;  alias, 1 drivers
v000001e51ed05800_0 .var "rs1_addr_out", 4 0;
v000001e51ed042c0_0 .net "rs1_data", 31 0, L_000001e51ed6ee50;  alias, 1 drivers
v000001e51ed03960_0 .net "rs1_data_fwd", 31 0, L_000001e51ed6c510;  1 drivers
v000001e51ed05580_0 .var "rs1_data_out", 31 0;
v000001e51ed04720_0 .net "rs2_addr", 4 0, L_000001e51ed6b890;  alias, 1 drivers
v000001e51ed03b40_0 .var "rs2_addr_out", 4 0;
v000001e51ed04c20_0 .net "rs2_data", 31 0, L_000001e51ed6d910;  alias, 1 drivers
v000001e51ed03fa0_0 .net "rs2_data_fwd", 31 0, L_000001e51ed6b110;  1 drivers
v000001e51ed06020_0 .var "rs2_data_out", 31 0;
v000001e51ed04a40_0 .net "rst_n", 0 0, v000001e51ed12d40_0;  alias, 1 drivers
v000001e51ed059e0_0 .net "stall", 0 0, v000001e51ed027e0_0;  alias, 1 drivers
E_000001e51ec2ff40 .event anyedge, v000001e51ed03320_0, v000001e51ed01ac0_0;
L_000001e51ed6b4d0 .part v000001e51ed05d00_0, 15, 5;
L_000001e51ed6b890 .part v000001e51ed05d00_0, 20, 5;
L_000001e51ed6c5b0 .part v000001e51ed05d00_0, 7, 5;
L_000001e51ed6b7f0 .cmp/eq 2, v000001e51ed00c10_0, L_000001e51ed13d88;
L_000001e51ed6b610 .cmp/eq 2, v000001e51ed00c10_0, L_000001e51ed13dd0;
L_000001e51ed6d550 .functor MUXZ 32, L_000001e51ed6ee50, L_000001e51ed6f350, L_000001e51ed6b610, C4<>;
L_000001e51ed6c510 .functor MUXZ 32, L_000001e51ed6d550, v000001e51ecfe910_0, L_000001e51ed6b7f0, C4<>;
L_000001e51ed6c010 .cmp/eq 2, v000001e51ed00d50_0, L_000001e51ed13e18;
L_000001e51ed6d730 .cmp/eq 2, v000001e51ed00d50_0, L_000001e51ed13e60;
L_000001e51ed6cab0 .functor MUXZ 32, L_000001e51ed6d910, L_000001e51ed6f350, L_000001e51ed6d730, C4<>;
L_000001e51ed6b110 .functor MUXZ 32, L_000001e51ed6cab0, v000001e51ecfe910_0, L_000001e51ed6c010, C4<>;
S_000001e51ecfa080 .scope module, "ctrl" "control_unit" 15 101, 16 6 0, S_000001e51ecfae90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 6 "alu_op";
    .port_info 2 /OUTPUT 1 "alu_src_a";
    .port_info 3 /OUTPUT 1 "alu_src_b";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "reg_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "imm_sel";
    .port_info 11 /OUTPUT 1 "is_ecall";
    .port_info 12 /OUTPUT 1 "is_ebreak";
P_000001e51e72ccb0 .param/l "IMM_B" 1 16 44, C4<010>;
P_000001e51e72cce8 .param/l "IMM_I" 1 16 42, C4<000>;
P_000001e51e72cd20 .param/l "IMM_J" 1 16 46, C4<100>;
P_000001e51e72cd58 .param/l "IMM_S" 1 16 43, C4<001>;
P_000001e51e72cd90 .param/l "IMM_U" 1 16 45, C4<011>;
P_000001e51e72cdc8 .param/l "OPCODE_AUIPC" 1 16 35, C4<0010111>;
P_000001e51e72ce00 .param/l "OPCODE_BRANCH" 1 16 38, C4<1100011>;
P_000001e51e72ce38 .param/l "OPCODE_JAL" 1 16 36, C4<1101111>;
P_000001e51e72ce70 .param/l "OPCODE_JALR" 1 16 37, C4<1100111>;
P_000001e51e72cea8 .param/l "OPCODE_LOAD" 1 16 30, C4<0000011>;
P_000001e51e72cee0 .param/l "OPCODE_LUI" 1 16 34, C4<0110111>;
P_000001e51e72cf18 .param/l "OPCODE_OP" 1 16 33, C4<0110011>;
P_000001e51e72cf50 .param/l "OPCODE_OP_IMM" 1 16 32, C4<0010011>;
P_000001e51e72cf88 .param/l "OPCODE_STORE" 1 16 31, C4<0100011>;
P_000001e51e72cfc0 .param/l "OPCODE_SYSTEM" 1 16 39, C4<1110011>;
v000001e51ed02740_0 .var "alu_op", 5 0;
v000001e51ed02420_0 .var "alu_src_a", 0 0;
v000001e51ed02380_0 .var "alu_src_b", 0 0;
v000001e51ed024c0_0 .var "branch", 0 0;
v000001e51ed02920_0 .net "funct3", 2 0, L_000001e51ed6b930;  1 drivers
v000001e51ed03280_0 .net "funct7", 6 0, L_000001e51ed6b9d0;  1 drivers
v000001e51ed03320_0 .var "imm_sel", 2 0;
v000001e51ed01ac0_0 .net "instr", 31 0, v000001e51ed05d00_0;  alias, 1 drivers
v000001e51ed02c40_0 .var "is_ebreak", 0 0;
v000001e51ed02b00_0 .var "is_ecall", 0 0;
v000001e51ed01e80_0 .var "jump", 0 0;
v000001e51ed013e0_0 .var "mem_read", 0 0;
v000001e51ed036e0_0 .var "mem_to_reg", 0 0;
v000001e51ed01de0_0 .var "mem_write", 0 0;
v000001e51ed03460_0 .net "opcode", 6 0, L_000001e51ed6c0b0;  1 drivers
v000001e51ed02560_0 .var "reg_write", 0 0;
E_000001e51ec30d00 .event anyedge, v000001e51ed03460_0, v000001e51ed02920_0, v000001e51ed03280_0, v000001e51ed01ac0_0;
L_000001e51ed6c0b0 .part v000001e51ed05d00_0, 0, 7;
L_000001e51ed6b930 .part v000001e51ed05d00_0, 12, 3;
L_000001e51ed6b9d0 .part v000001e51ed05d00_0, 25, 7;
S_000001e51ecfa210 .scope module, "u_if_stage" "if_stage_bp" 11 101, 17 6 0, S_000001e51ecfa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "pc_target";
    .port_info 5 /INPUT 1 "branch_valid";
    .port_info 6 /INPUT 32 "branch_pc";
    .port_info 7 /INPUT 1 "branch_taken";
    .port_info 8 /INPUT 32 "branch_target";
    .port_info 9 /OUTPUT 32 "imem_addr";
    .port_info 10 /INPUT 32 "imem_data";
    .port_info 11 /OUTPUT 32 "pc_out";
    .port_info 12 /OUTPUT 32 "pc_plus4_out";
    .port_info 13 /OUTPUT 32 "instr_out";
    .port_info 14 /OUTPUT 1 "predict_taken_out";
    .port_info 15 /OUTPUT 32 "predict_target_out";
L_000001e51ec45010 .functor AND 1, v000001e51ed04360_0, v000001e51ed04b80_0, C4<1>, C4<1>;
L_000001e51ec45470 .functor BUFZ 32, v000001e51ed04400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e51ed049a0_0 .net *"_ivl_1", 0 0, L_000001e51ec45010;  1 drivers
L_000001e51ed13c68 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e51ed05760_0 .net/2u *"_ivl_4", 31 0, L_000001e51ed13c68;  1 drivers
v000001e51ed05b20_0 .net "branch_pc", 31 0, L_000001e51ed6c470;  1 drivers
v000001e51ed05bc0_0 .net "branch_taken", 0 0, L_000001e51ec45710;  alias, 1 drivers
v000001e51ed04e00_0 .net "branch_target", 31 0, v000001e51ecfec30_0;  alias, 1 drivers
v000001e51ed04fe0_0 .net "branch_valid", 0 0, L_000001e51ec45710;  alias, 1 drivers
v000001e51ed05da0_0 .net "clk", 0 0, v000001e51ed102c0_0;  alias, 1 drivers
v000001e51ed03aa0_0 .net "imem_addr", 31 0, L_000001e51ec45470;  alias, 1 drivers
v000001e51ed05c60_0 .net "imem_data", 31 0, L_000001e51ec45080;  alias, 1 drivers
v000001e51ed05d00_0 .var "instr_out", 31 0;
v000001e51ed05e40_0 .net "pc", 31 0, v000001e51ed04400_0;  1 drivers
v000001e51ed038c0_0 .net "pc_next", 31 0, L_000001e51ed6c330;  1 drivers
v000001e51ed04ea0_0 .var "pc_out", 31 0;
v000001e51ed03d20_0 .net "pc_plus4", 31 0, L_000001e51ed6b6b0;  1 drivers
v000001e51ed05ee0_0 .var "pc_plus4_out", 31 0;
v000001e51ed03c80_0 .net "pc_predicted", 31 0, L_000001e51ed6d370;  1 drivers
v000001e51ed04400_0 .var "pc_reg", 31 0;
v000001e51ed05080_0 .net "pc_src", 0 0, L_000001e51ec46190;  alias, 1 drivers
v000001e51ed05120_0 .net "pc_stall", 0 0, v000001e51ed021a0_0;  alias, 1 drivers
v000001e51ed051c0_0 .net "pc_target", 31 0, L_000001e51ec46200;  alias, 1 drivers
v000001e51ed06980_0 .net "predict_taken", 0 0, v000001e51ed04b80_0;  1 drivers
v000001e51ed08500_0 .var "predict_taken_out", 0 0;
v000001e51ed06f20_0 .net "predict_target", 31 0, v000001e51ed040e0_0;  1 drivers
v000001e51ed076a0_0 .var "predict_target_out", 31 0;
v000001e51ed07ec0_0 .net "predict_valid", 0 0, v000001e51ed04360_0;  1 drivers
v000001e51ed06660_0 .net "rst_n", 0 0, v000001e51ed12d40_0;  alias, 1 drivers
L_000001e51ed6d370 .functor MUXZ 32, L_000001e51ed6b6b0, v000001e51ed040e0_0, L_000001e51ec45010, C4<>;
L_000001e51ed6b6b0 .arith/sum 32, v000001e51ed04400_0, L_000001e51ed13c68;
L_000001e51ed6c330 .functor MUXZ 32, L_000001e51ed6d370, L_000001e51ec46200, L_000001e51ec46190, C4<>;
S_000001e51ed090c0 .scope module, "u_bp" "branch_predictor" 17 66, 18 6 0, S_000001e51ecfa210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_target";
    .port_info 5 /OUTPUT 1 "predict_valid";
    .port_info 6 /INPUT 1 "branch_valid";
    .port_info 7 /INPUT 32 "branch_pc";
    .port_info 8 /INPUT 1 "branch_taken";
    .port_info 9 /INPUT 32 "branch_target";
    .port_info 10 /INPUT 1 "branch_is_cond";
P_000001e51e72d000 .param/l "ADDR_WIDTH" 0 18 8, +C4<00000000000000000000000000100000>;
P_000001e51e72d038 .param/l "BTB_ENTRIES" 0 18 7, +C4<00000000000000000000000000001000>;
P_000001e51e72d070 .param/l "STRONGLY_NOT_TAKEN" 1 18 28, C4<00>;
P_000001e51e72d0a8 .param/l "STRONGLY_TAKEN" 1 18 31, C4<11>;
P_000001e51e72d0e0 .param/l "WEAKLY_NOT_TAKEN" 1 18 29, C4<01>;
P_000001e51e72d118 .param/l "WEAKLY_TAKEN" 1 18 30, C4<10>;
v000001e51ed054e0_0 .net *"_ivl_3", 26 0, L_000001e51ed6d7d0;  1 drivers
L_000001e51ed13cb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e51ed03a00_0 .net *"_ivl_7", 4 0, L_000001e51ed13cb0;  1 drivers
v000001e51ed04f40 .array "bht", 7 0, 1 0;
L_000001e51ed13cf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e51ed04540_0 .net "branch_is_cond", 0 0, L_000001e51ed13cf8;  1 drivers
v000001e51ed04860_0 .net "branch_pc", 31 0, L_000001e51ed6c470;  alias, 1 drivers
v000001e51ed05300_0 .net "branch_taken", 0 0, L_000001e51ec45710;  alias, 1 drivers
v000001e51ed05620_0 .net "branch_target", 31 0, v000001e51ecfec30_0;  alias, 1 drivers
v000001e51ed04900_0 .net "branch_valid", 0 0, L_000001e51ec45710;  alias, 1 drivers
v000001e51ed03e60 .array "btb_tag", 7 0, 31 0;
v000001e51ed03be0 .array "btb_target", 7 0, 31 0;
v000001e51ed04cc0 .array "btb_valid", 7 0, 0 0;
v000001e51ed04ae0_0 .net "clk", 0 0, v000001e51ed102c0_0;  alias, 1 drivers
v000001e51ed05a80_0 .var/i "i", 31 0;
v000001e51ed058a0_0 .net "pc", 31 0, v000001e51ed04400_0;  alias, 1 drivers
v000001e51ed04180_0 .net "pc_index", 2 0, L_000001e51ed6b430;  1 drivers
v000001e51ed04040_0 .net "pc_tag", 31 0, L_000001e51ed6c970;  1 drivers
v000001e51ed04b80_0 .var "predict_taken", 0 0;
v000001e51ed040e0_0 .var "predict_target", 31 0;
v000001e51ed04360_0 .var "predict_valid", 0 0;
v000001e51ed04220_0 .net "rst_n", 0 0, v000001e51ed12d40_0;  alias, 1 drivers
v000001e51ed04cc0_0 .array/port v000001e51ed04cc0, 0;
v000001e51ed04cc0_1 .array/port v000001e51ed04cc0, 1;
v000001e51ed04cc0_2 .array/port v000001e51ed04cc0, 2;
E_000001e51ec31180/0 .event anyedge, v000001e51ed04180_0, v000001e51ed04cc0_0, v000001e51ed04cc0_1, v000001e51ed04cc0_2;
v000001e51ed04cc0_3 .array/port v000001e51ed04cc0, 3;
v000001e51ed04cc0_4 .array/port v000001e51ed04cc0, 4;
v000001e51ed04cc0_5 .array/port v000001e51ed04cc0, 5;
v000001e51ed04cc0_6 .array/port v000001e51ed04cc0, 6;
E_000001e51ec31180/1 .event anyedge, v000001e51ed04cc0_3, v000001e51ed04cc0_4, v000001e51ed04cc0_5, v000001e51ed04cc0_6;
v000001e51ed04cc0_7 .array/port v000001e51ed04cc0, 7;
v000001e51ed03e60_0 .array/port v000001e51ed03e60, 0;
v000001e51ed03e60_1 .array/port v000001e51ed03e60, 1;
v000001e51ed03e60_2 .array/port v000001e51ed03e60, 2;
E_000001e51ec31180/2 .event anyedge, v000001e51ed04cc0_7, v000001e51ed03e60_0, v000001e51ed03e60_1, v000001e51ed03e60_2;
v000001e51ed03e60_3 .array/port v000001e51ed03e60, 3;
v000001e51ed03e60_4 .array/port v000001e51ed03e60, 4;
v000001e51ed03e60_5 .array/port v000001e51ed03e60, 5;
v000001e51ed03e60_6 .array/port v000001e51ed03e60, 6;
E_000001e51ec31180/3 .event anyedge, v000001e51ed03e60_3, v000001e51ed03e60_4, v000001e51ed03e60_5, v000001e51ed03e60_6;
v000001e51ed03e60_7 .array/port v000001e51ed03e60, 7;
v000001e51ed03be0_0 .array/port v000001e51ed03be0, 0;
v000001e51ed03be0_1 .array/port v000001e51ed03be0, 1;
E_000001e51ec31180/4 .event anyedge, v000001e51ed03e60_7, v000001e51ed04040_0, v000001e51ed03be0_0, v000001e51ed03be0_1;
v000001e51ed03be0_2 .array/port v000001e51ed03be0, 2;
v000001e51ed03be0_3 .array/port v000001e51ed03be0, 3;
v000001e51ed03be0_4 .array/port v000001e51ed03be0, 4;
v000001e51ed03be0_5 .array/port v000001e51ed03be0, 5;
E_000001e51ec31180/5 .event anyedge, v000001e51ed03be0_2, v000001e51ed03be0_3, v000001e51ed03be0_4, v000001e51ed03be0_5;
v000001e51ed03be0_6 .array/port v000001e51ed03be0, 6;
v000001e51ed03be0_7 .array/port v000001e51ed03be0, 7;
v000001e51ed04f40_0 .array/port v000001e51ed04f40, 0;
v000001e51ed04f40_1 .array/port v000001e51ed04f40, 1;
E_000001e51ec31180/6 .event anyedge, v000001e51ed03be0_6, v000001e51ed03be0_7, v000001e51ed04f40_0, v000001e51ed04f40_1;
v000001e51ed04f40_2 .array/port v000001e51ed04f40, 2;
v000001e51ed04f40_3 .array/port v000001e51ed04f40, 3;
v000001e51ed04f40_4 .array/port v000001e51ed04f40, 4;
v000001e51ed04f40_5 .array/port v000001e51ed04f40, 5;
E_000001e51ec31180/7 .event anyedge, v000001e51ed04f40_2, v000001e51ed04f40_3, v000001e51ed04f40_4, v000001e51ed04f40_5;
v000001e51ed04f40_6 .array/port v000001e51ed04f40, 6;
v000001e51ed04f40_7 .array/port v000001e51ed04f40, 7;
E_000001e51ec31180/8 .event anyedge, v000001e51ed04f40_6, v000001e51ed04f40_7;
E_000001e51ec31180 .event/or E_000001e51ec31180/0, E_000001e51ec31180/1, E_000001e51ec31180/2, E_000001e51ec31180/3, E_000001e51ec31180/4, E_000001e51ec31180/5, E_000001e51ec31180/6, E_000001e51ec31180/7, E_000001e51ec31180/8;
L_000001e51ed6b430 .part v000001e51ed04400_0, 2, 3;
L_000001e51ed6d7d0 .part v000001e51ed04400_0, 5, 27;
L_000001e51ed6c970 .concat [ 27 5 0 0], L_000001e51ed6d7d0, L_000001e51ed13cb0;
S_000001e51ed09ed0 .scope module, "u_mem_stage" "mem_stage" 11 196, 19 6 0, S_000001e51ecfa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "rs2_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /INPUT 1 "mem_to_reg";
    .port_info 9 /INPUT 1 "reg_write";
    .port_info 10 /OUTPUT 32 "dmem_addr";
    .port_info 11 /OUTPUT 32 "dmem_wdata";
    .port_info 12 /INPUT 32 "dmem_rdata";
    .port_info 13 /OUTPUT 1 "dmem_we";
    .port_info 14 /OUTPUT 1 "dmem_re";
    .port_info 15 /OUTPUT 32 "pc_plus4_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "mem_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 1 "mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
L_000001e51ec45fd0 .functor BUFZ 32, v000001e51ecfe910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e51ec46580 .functor BUFZ 32, v000001e51ed00710_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e51ec460b0 .functor BUFZ 1, v000001e51ecff9f0_0, C4<0>, C4<0>, C4<0>;
L_000001e51ec463c0 .functor BUFZ 1, v000001e51ecff8b0_0, C4<0>, C4<0>, C4<0>;
v000001e51ed060c0_0 .net "alu_result", 31 0, v000001e51ecfe910_0;  alias, 1 drivers
v000001e51ed06a20_0 .var "alu_result_out", 31 0;
v000001e51ed085a0_0 .net "clk", 0 0, v000001e51ed102c0_0;  alias, 1 drivers
v000001e51ed067a0_0 .net "dmem_addr", 31 0, L_000001e51ec45fd0;  alias, 1 drivers
v000001e51ed06fc0_0 .net "dmem_rdata", 31 0, L_000001e51ec456a0;  alias, 1 drivers
v000001e51ed06700_0 .net "dmem_re", 0 0, L_000001e51ec463c0;  alias, 1 drivers
v000001e51ed07380_0 .net "dmem_wdata", 31 0, L_000001e51ec46580;  alias, 1 drivers
v000001e51ed065c0_0 .net "dmem_we", 0 0, L_000001e51ec460b0;  alias, 1 drivers
v000001e51ed07d80_0 .var "mem_data_out", 31 0;
v000001e51ed063e0_0 .net "mem_read", 0 0, v000001e51ecff8b0_0;  alias, 1 drivers
v000001e51ed080a0_0 .net "mem_to_reg", 0 0, v000001e51ed007b0_0;  alias, 1 drivers
v000001e51ed07060_0 .var "mem_to_reg_out", 0 0;
v000001e51ed06480_0 .net "mem_write", 0 0, v000001e51ecff9f0_0;  alias, 1 drivers
v000001e51ed06840_0 .net "pc_plus4", 31 0, v000001e51ecffbd0_0;  alias, 1 drivers
v000001e51ed06340_0 .var "pc_plus4_out", 31 0;
v000001e51ed08780_0 .net "rd_addr", 4 0, v000001e51ed002b0_0;  alias, 1 drivers
v000001e51ed07920_0 .var "rd_addr_out", 4 0;
v000001e51ed06160_0 .net "reg_write", 0 0, v000001e51ed00530_0;  alias, 1 drivers
v000001e51ed08820_0 .var "reg_write_out", 0 0;
v000001e51ed06b60_0 .net "rs2_data", 31 0, v000001e51ed00710_0;  alias, 1 drivers
v000001e51ed07420_0 .net "rst_n", 0 0, v000001e51ed12d40_0;  alias, 1 drivers
S_000001e51ed09250 .scope module, "u_regfile" "regfile" 11 240, 20 6 0, S_000001e51ecfa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 5 "rd_addr";
    .port_info 8 /INPUT 32 "rd_data";
L_000001e51ed14298 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e51ed06520_0 .net/2u *"_ivl_0", 4 0, L_000001e51ed14298;  1 drivers
L_000001e51ed14328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ed06ca0_0 .net *"_ivl_11", 1 0, L_000001e51ed14328;  1 drivers
L_000001e51ed14370 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e51ed06ac0_0 .net/2u *"_ivl_14", 4 0, L_000001e51ed14370;  1 drivers
v000001e51ed06200_0 .net *"_ivl_16", 0 0, L_000001e51ed6e950;  1 drivers
L_000001e51ed143b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e51ed06c00_0 .net/2u *"_ivl_18", 31 0, L_000001e51ed143b8;  1 drivers
v000001e51ed068e0_0 .net *"_ivl_2", 0 0, L_000001e51ed6d9b0;  1 drivers
v000001e51ed06d40_0 .net *"_ivl_20", 31 0, L_000001e51ed6ffd0;  1 drivers
v000001e51ed062a0_0 .net *"_ivl_22", 6 0, L_000001e51ed6e8b0;  1 drivers
L_000001e51ed14400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e51ed06de0_0 .net *"_ivl_25", 1 0, L_000001e51ed14400;  1 drivers
L_000001e51ed142e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e51ed06e80_0 .net/2u *"_ivl_4", 31 0, L_000001e51ed142e0;  1 drivers
v000001e51ed07f60_0 .net *"_ivl_6", 31 0, L_000001e51ed6da50;  1 drivers
v000001e51ed07560_0 .net *"_ivl_8", 6 0, L_000001e51ed6e810;  1 drivers
v000001e51ed07e20_0 .net "clk", 0 0, v000001e51ed102c0_0;  alias, 1 drivers
v000001e51ed07100_0 .var/i "i", 31 0;
v000001e51ed07a60_0 .net "rd_addr", 4 0, L_000001e51ec46120;  alias, 1 drivers
v000001e51ed071a0_0 .net "rd_data", 31 0, L_000001e51ed6f350;  alias, 1 drivers
v000001e51ed07600 .array "registers", 31 0, 31 0;
v000001e51ed07c40_0 .net "rs1_addr", 4 0, L_000001e51ed6b4d0;  alias, 1 drivers
v000001e51ed07240_0 .net "rs1_data", 31 0, L_000001e51ed6ee50;  alias, 1 drivers
v000001e51ed072e0_0 .net "rs2_addr", 4 0, L_000001e51ed6b890;  alias, 1 drivers
v000001e51ed074c0_0 .net "rs2_data", 31 0, L_000001e51ed6d910;  alias, 1 drivers
v000001e51ed07740_0 .net "rst_n", 0 0, v000001e51ed12d40_0;  alias, 1 drivers
v000001e51ed077e0_0 .net "we", 0 0, L_000001e51ec46430;  alias, 1 drivers
L_000001e51ed6d9b0 .cmp/eq 5, L_000001e51ed6b4d0, L_000001e51ed14298;
L_000001e51ed6da50 .array/port v000001e51ed07600, L_000001e51ed6e810;
L_000001e51ed6e810 .concat [ 5 2 0 0], L_000001e51ed6b4d0, L_000001e51ed14328;
L_000001e51ed6ee50 .functor MUXZ 32, L_000001e51ed6da50, L_000001e51ed142e0, L_000001e51ed6d9b0, C4<>;
L_000001e51ed6e950 .cmp/eq 5, L_000001e51ed6b890, L_000001e51ed14370;
L_000001e51ed6ffd0 .array/port v000001e51ed07600, L_000001e51ed6e8b0;
L_000001e51ed6e8b0 .concat [ 5 2 0 0], L_000001e51ed6b890, L_000001e51ed14400;
L_000001e51ed6d910 .functor MUXZ 32, L_000001e51ed6ffd0, L_000001e51ed143b8, L_000001e51ed6e950, C4<>;
S_000001e51ed09570 .scope module, "u_wb_stage" "wb_stage" 11 221, 21 6 0, S_000001e51ecfa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "mem_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_to_reg";
    .port_info 7 /INPUT 1 "reg_write";
    .port_info 8 /OUTPUT 5 "wb_rd_addr";
    .port_info 9 /OUTPUT 32 "wb_rd_data";
    .port_info 10 /OUTPUT 1 "wb_reg_write";
L_000001e51ec46120 .functor BUFZ 5, v000001e51ed07920_0, C4<00000>, C4<00000>, C4<00000>;
L_000001e51ec46430 .functor BUFZ 1, v000001e51ed08820_0, C4<0>, C4<0>, C4<0>;
L_000001e51ed14250 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e51ed07880_0 .net/2u *"_ivl_0", 4 0, L_000001e51ed14250;  1 drivers
v000001e51ed079c0_0 .net *"_ivl_2", 0 0, L_000001e51ed6f530;  1 drivers
v000001e51ed07b00_0 .net *"_ivl_4", 31 0, L_000001e51ed6e770;  1 drivers
v000001e51ed081e0_0 .net "alu_result", 31 0, v000001e51ed06a20_0;  alias, 1 drivers
v000001e51ed08000_0 .net "clk", 0 0, v000001e51ed102c0_0;  alias, 1 drivers
v000001e51ed07ba0_0 .net "mem_data", 31 0, v000001e51ed07d80_0;  alias, 1 drivers
v000001e51ed07ce0_0 .net "mem_to_reg", 0 0, v000001e51ed07060_0;  alias, 1 drivers
v000001e51ed08280_0 .net "pc_plus4", 31 0, v000001e51ed06340_0;  alias, 1 drivers
v000001e51ed08320_0 .net "rd_addr", 4 0, v000001e51ed07920_0;  alias, 1 drivers
v000001e51ed083c0_0 .net "reg_write", 0 0, v000001e51ed08820_0;  alias, 1 drivers
v000001e51ed08460_0 .net "rst_n", 0 0, v000001e51ed12d40_0;  alias, 1 drivers
v000001e51ed08640_0 .net "wb_rd_addr", 4 0, L_000001e51ec46120;  alias, 1 drivers
v000001e51ed086e0_0 .net "wb_rd_data", 31 0, L_000001e51ed6f350;  alias, 1 drivers
v000001e51ed08c80_0 .net "wb_reg_write", 0 0, L_000001e51ec46430;  alias, 1 drivers
L_000001e51ed6f530 .cmp/eq 5, v000001e51ed07920_0, L_000001e51ed14250;
L_000001e51ed6e770 .functor MUXZ 32, v000001e51ed06a20_0, v000001e51ed06340_0, L_000001e51ed6f530, C4<>;
L_000001e51ed6f350 .functor MUXZ 32, L_000001e51ed6e770, v000001e51ed07d80_0, v000001e51ed07060_0, C4<>;
    .scope S_000001e51e6db070;
T_3 ;
    %wait E_000001e51ec2ff80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ec78550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ec79b30_0, 0, 1;
    %load/vec4 v000001e51ec79e50_0;
    %store/vec4 v000001e51ec787d0_0, 0, 32;
    %load/vec4 v000001e51ecd3970_0;
    %load/vec4 v000001e51ec78410_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ec78550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ec79b30_0, 0, 1;
    %load/vec4 v000001e51ec78af0_0;
    %store/vec4 v000001e51ec787d0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001e51ecd38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ec78550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ec79b30_0, 0, 1;
    %load/vec4 v000001e51ecd3c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001e51ecd3ab0_0;
    %store/vec4 v000001e51ec787d0_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001e51ecd0c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v000001e51ecd33d0_0;
    %store/vec4 v000001e51ec787d0_0, 0, 32;
T_3.6 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001e51ecd3b50_0;
    %load/vec4 v000001e51ecd0c70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ec78550_0, 0, 1;
    %load/vec4 v000001e51ec79db0_0;
    %store/vec4 v000001e51ec79b30_0, 0, 1;
    %load/vec4 v000001e51ecd33d0_0;
    %store/vec4 v000001e51ec787d0_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000001e51ecd3c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ec78550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ec79b30_0, 0, 1;
    %load/vec4 v000001e51ecd3ab0_0;
    %store/vec4 v000001e51ec787d0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v000001e51ecd2b10_0;
    %load/vec4 v000001e51ecd0c70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ec78550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ec79b30_0, 0, 1;
    %load/vec4 v000001e51ecd33d0_0;
    %store/vec4 v000001e51ec787d0_0, 0, 32;
T_3.12 ;
T_3.11 ;
T_3.9 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e51e6db070;
T_4 ;
    %wait E_000001e51ec2da40;
    %load/vec4 v000001e51ec798b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ecd3830_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e51ecd3830_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001e51ecd3830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd2d90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e51ecd3830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd2c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e51ecd3830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd2cf0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001e51ecd3830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd3790, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001e51ecd3830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd2930, 0, 4;
    %load/vec4 v000001e51ecd3830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ecd3830_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ecd3830_0, 0, 32;
T_4.4 ;
    %load/vec4 v000001e51ecd3830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v000001e51ecd3830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd2bb0, 0, 4;
    %load/vec4 v000001e51ecd3830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ecd3830_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ecd3830_0, 0, 32;
T_4.6 ;
    %load/vec4 v000001e51ecd3830_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000001e51ecd3830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd3290, 0, 4;
    %load/vec4 v000001e51ecd3830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ecd3830_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001e51ecd2ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ecd3830_0, 0, 32;
T_4.8 ;
    %load/vec4 v000001e51ecd3830_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_4.9, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000001e51ecd3830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd30b0, 0, 4;
    %load/vec4 v000001e51ecd3830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ecd3830_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ecd3830_0, 0, 32;
T_4.10 ;
    %load/vec4 v000001e51ecd3830_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_4.11, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000001e51ecd3830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd2a70, 0, 4;
    %load/vec4 v000001e51ecd3830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ecd3830_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e51ec79a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ecd3830_0, 0, 32;
T_4.12 ;
    %load/vec4 v000001e51ecd3830_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.13, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e51ecd3830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ec796d0, 0, 4;
    %load/vec4 v000001e51ecd3830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ecd3830_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e51ecd38d0_0;
    %load/vec4 v000001e51ecd26b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v000001e51ec79a90_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_4.16, 5;
    %load/vec4 v000001e51ec79e50_0;
    %load/vec4 v000001e51ec79a90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ec796d0, 0, 4;
    %load/vec4 v000001e51ec79a90_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e51ec79a90_0, 0;
T_4.16 ;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000001e51ecd3970_0;
    %load/vec4 v000001e51ecd26b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v000001e51ec79a90_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.20, 5;
    %load/vec4 v000001e51ec79a90_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001e51ec79a90_0, 0;
T_4.20 ;
T_4.18 ;
T_4.15 ;
    %load/vec4 v000001e51ecd13f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001e51ec79950_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd2d90, 0, 4;
    %load/vec4 v000001e51ec7a170_0;
    %load/vec4 v000001e51ec79950_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd2c50, 0, 4;
    %load/vec4 v000001e51ecd0a90_0;
    %load/vec4 v000001e51ec79950_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd2cf0, 0, 4;
    %load/vec4 v000001e51ecd1210_0;
    %load/vec4 v000001e51ec79950_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd3790, 0, 4;
    %load/vec4 v000001e51ecd2250_0;
    %load/vec4 v000001e51ec79950_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd2930, 0, 4;
    %load/vec4 v000001e51ecd1210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %load/vec4 v000001e51ec79a90_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_4.26, 5;
    %load/vec4 v000001e51ecd0810_0;
    %addi 4, 0, 32;
    %load/vec4 v000001e51ec79a90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ec796d0, 0, 4;
    %load/vec4 v000001e51ec79a90_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e51ec79a90_0, 0;
T_4.26 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v000001e51ecd2250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %load/vec4 v000001e51ec79a90_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.30, 5;
    %load/vec4 v000001e51ec79a90_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001e51ec79a90_0, 0;
T_4.30 ;
T_4.28 ;
T_4.25 ;
    %load/vec4 v000001e51ecd12b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %load/vec4 v000001e51ecd2ed0_0;
    %parti/s 9, 0, 2;
    %load/vec4 v000001e51ecd1350_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e51ecd2ed0_0, 0;
    %load/vec4 v000001e51ec7a5d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001e51ecd2bb0, 4;
    %parti/s 9, 0, 2;
    %load/vec4 v000001e51ecd1350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e51ec7a5d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd2bb0, 0, 4;
    %load/vec4 v000001e51ecd1350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %load/vec4 v000001e51ec789b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e51ecd3290, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v000001e51ec789b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e51ecd3290, 4;
    %addi 1, 0, 2;
    %load/vec4 v000001e51ec789b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd3290, 0, 4;
T_4.36 ;
    %jmp T_4.35;
T_4.34 ;
    %load/vec4 v000001e51ec789b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e51ecd3290, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.38, 4;
    %load/vec4 v000001e51ec789b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e51ecd3290, 4;
    %subi 1, 0, 2;
    %load/vec4 v000001e51ec789b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd3290, 0, 4;
T_4.38 ;
T_4.35 ;
    %load/vec4 v000001e51ecd1350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %load/vec4 v000001e51ec78910_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001e51ecd30b0, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.42, 4;
    %load/vec4 v000001e51ec78910_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001e51ecd30b0, 4;
    %addi 1, 0, 2;
    %load/vec4 v000001e51ec78910_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd30b0, 0, 4;
T_4.42 ;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v000001e51ec78910_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001e51ecd30b0, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.44, 4;
    %load/vec4 v000001e51ec78910_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001e51ecd30b0, 4;
    %subi 1, 0, 2;
    %load/vec4 v000001e51ec78910_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd30b0, 0, 4;
T_4.44 ;
T_4.41 ;
    %load/vec4 v000001e51ecd3150_0;
    %load/vec4 v000001e51ecd3010_0;
    %cmp/ne;
    %jmp/0xz  T_4.46, 4;
    %load/vec4 v000001e51ecd3010_0;
    %load/vec4 v000001e51ecd1350_0;
    %cmp/e;
    %jmp/0xz  T_4.48, 4;
    %load/vec4 v000001e51ec79770_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001e51ecd2a70, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.50, 4;
    %load/vec4 v000001e51ec79770_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001e51ecd2a70, 4;
    %addi 1, 0, 2;
    %load/vec4 v000001e51ec79770_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd2a70, 0, 4;
T_4.50 ;
    %jmp T_4.49;
T_4.48 ;
    %load/vec4 v000001e51ec79770_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001e51ecd2a70, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.52, 4;
    %load/vec4 v000001e51ec79770_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001e51ecd2a70, 4;
    %subi 1, 0, 2;
    %load/vec4 v000001e51ec79770_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecd2a70, 0, 4;
T_4.52 ;
T_4.49 ;
T_4.46 ;
T_4.32 ;
    %load/vec4 v000001e51ecd26b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %load/vec4 v000001e51ecd2ed0_0;
    %parti/s 9, 0, 2;
    %load/vec4 v000001e51ecd1350_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e51ecd2ed0_0, 0;
T_4.54 ;
T_4.22 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e51ec65650;
T_5 ;
    %wait E_000001e51ec2f9c0;
    %load/vec4 v000001e51ec78730_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 769, 0, 12;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 2816, 0, 12;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 2944, 0, 12;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 3857, 0, 12;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3858, 0, 12;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 3859, 0, 12;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 3860, 0, 12;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.0 ;
    %load/vec4 v000001e51ec7c150_0;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.1 ;
    %load/vec4 v000001e51ec7b430_0;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.2 ;
    %load/vec4 v000001e51ec78370_0;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.3 ;
    %load/vec4 v000001e51ec78b90_0;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.4 ;
    %load/vec4 v000001e51ec78cd0_0;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.5 ;
    %load/vec4 v000001e51ec7adf0_0;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.6 ;
    %load/vec4 v000001e51ec7bd90_0;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.7 ;
    %load/vec4 v000001e51ec7a530_0;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.8 ;
    %load/vec4 v000001e51ec793b0_0;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.9 ;
    %load/vec4 v000001e51ec7b250_0;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.10 ;
    %load/vec4 v000001e51ec791d0_0;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.11 ;
    %load/vec4 v000001e51ec7a3f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.12 ;
    %load/vec4 v000001e51ec78ff0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.13 ;
    %load/vec4 v000001e51ec7a3f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.14 ;
    %load/vec4 v000001e51ec78ff0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.17 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ec79130_0, 0, 32;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001e51ec65650;
T_6 ;
    %wait E_000001e51ec2f6c0;
    %load/vec4 v000001e51ec7b890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ec7c150_0, 0;
    %pushi/vec4 1073746176, 0, 32;
    %assign/vec4 v000001e51ec7b430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ec78370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ec78b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ec78cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ec7adf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ec7bd90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ec7a530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ec793b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ec7b250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ec791d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001e51ec7a3f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001e51ec78ff0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001e51ec7a3f0_0;
    %addi 1, 0, 64;
    %assign/vec4 v000001e51ec7a3f0_0, 0;
    %load/vec4 v000001e51ec7ad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001e51ec7c150_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e51ec7c150_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e51ec7c150_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e51ec7c150_0, 4, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001e51ec7bb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001e51ec799f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.6, 8;
    %load/vec4 v000001e51ec7a350_0;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v000001e51ec7a530_0;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %assign/vec4 v000001e51ec7a530_0, 0;
    %load/vec4 v000001e51ec799f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %load/vec4 v000001e51ec79590_0;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %load/vec4 v000001e51ec793b0_0;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v000001e51ec793b0_0, 0;
    %load/vec4 v000001e51ec7a710_0;
    %assign/vec4 v000001e51ec7b250_0, 0;
    %load/vec4 v000001e51ec7c150_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e51ec7c150_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e51ec7c150_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e51ec7c150_0, 4, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001e51ec78a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v000001e51ec78730_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %jmp T_6.24;
T_6.12 ;
    %load/vec4 v000001e51ec7a2b0_0;
    %assign/vec4 v000001e51ec7c150_0, 0;
    %jmp T_6.24;
T_6.13 ;
    %load/vec4 v000001e51ec7a2b0_0;
    %assign/vec4 v000001e51ec78370_0, 0;
    %jmp T_6.24;
T_6.14 ;
    %load/vec4 v000001e51ec7a2b0_0;
    %assign/vec4 v000001e51ec78b90_0, 0;
    %jmp T_6.24;
T_6.15 ;
    %load/vec4 v000001e51ec7a2b0_0;
    %assign/vec4 v000001e51ec78cd0_0, 0;
    %jmp T_6.24;
T_6.16 ;
    %load/vec4 v000001e51ec7a2b0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v000001e51ec7adf0_0, 0;
    %jmp T_6.24;
T_6.17 ;
    %load/vec4 v000001e51ec7a2b0_0;
    %assign/vec4 v000001e51ec7bd90_0, 0;
    %jmp T_6.24;
T_6.18 ;
    %load/vec4 v000001e51ec7a2b0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v000001e51ec7a530_0, 0;
    %jmp T_6.24;
T_6.19 ;
    %load/vec4 v000001e51ec7a2b0_0;
    %assign/vec4 v000001e51ec793b0_0, 0;
    %jmp T_6.24;
T_6.20 ;
    %load/vec4 v000001e51ec7a2b0_0;
    %assign/vec4 v000001e51ec7b250_0, 0;
    %jmp T_6.24;
T_6.21 ;
    %load/vec4 v000001e51ec7a2b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e51ec78ff0_0, 4, 5;
    %jmp T_6.24;
T_6.22 ;
    %load/vec4 v000001e51ec7a2b0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e51ec78ff0_0, 4, 5;
    %jmp T_6.24;
T_6.24 ;
    %pop/vec4 1;
T_6.10 ;
T_6.5 ;
T_6.3 ;
    %load/vec4 v000001e51ec79bd0_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e51ec791d0_0, 4, 5;
    %load/vec4 v000001e51ec7b750_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e51ec791d0_0, 4, 5;
    %load/vec4 v000001e51ec7b6b0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e51ec791d0_0, 4, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e51ec641a0;
T_7 ;
    %wait E_000001e51ec2fcc0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e51ec7b7f0_0, 0, 4;
    %load/vec4 v000001e51ec7bf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e51ec7b7f0_0, 0, 4;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v000001e51ec7b930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e51ec7b7f0_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e51ec7b7f0_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e51ec7b7f0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e51ec7b7f0_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000001e51ec7b930_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e51ec7b7f0_0, 0, 4;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e51ec7b7f0_0, 0, 4;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001e51ec7b7f0_0, 0, 4;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e51ec641a0;
T_8 ;
    %wait E_000001e51ec30200;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ec7acb0_0, 0, 32;
    %load/vec4 v000001e51ec7bf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ec7acb0_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000001e51ec7b930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e51ec7b110_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e51ec7acb0_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001e51ec7b110_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v000001e51ec7acb0_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001e51ec7b110_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v000001e51ec7acb0_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v000001e51ec7b110_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v000001e51ec7acb0_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000001e51ec7b930_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001e51ec7b110_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e51ec7acb0_0, 0, 32;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v000001e51ec7b110_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v000001e51ec7acb0_0, 0, 32;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000001e51ec7b110_0;
    %store/vec4 v000001e51ec7acb0_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e51ec641a0;
T_9 ;
    %wait E_000001e51ec2f740;
    %load/vec4 v000001e51ec7bc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001e51ec7c0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ec7bbb0_0, 0, 32;
T_9.4 ;
    %load/vec4 v000001e51ec7bbb0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.5, 5;
    %load/vec4 v000001e51ec7b7f0_0;
    %load/vec4 v000001e51ec7bbb0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v000001e51ec7acb0_0;
    %load/vec4 v000001e51ec7bbb0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v000001e51ec7c1f0_0;
    %pad/u 14;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v000001e51ec7bbb0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000001e51ec7bcf0, 5, 6;
T_9.6 ;
    %load/vec4 v000001e51ec7bbb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ec7bbb0_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e51ec641a0;
T_10 ;
    %wait E_000001e51ec2f740;
    %load/vec4 v000001e51ec7bc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ec7ae90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e51ec7b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001e51ec7c1f0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001e51ec7bcf0, 4;
    %assign/vec4 v000001e51ec7b4d0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e51ec641a0;
T_11 ;
    %wait E_000001e51ec301c0;
    %load/vec4 v000001e51ec7b4d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001e51ec7af30_0, 0, 8;
    %load/vec4 v000001e51ec7b4d0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001e51ec7b070_0, 0, 8;
    %load/vec4 v000001e51ec7b4d0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000001e51ec7b1b0_0, 0, 8;
    %load/vec4 v000001e51ec7b4d0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000001e51ec7ac10_0, 0, 8;
    %load/vec4 v000001e51ec7bf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ec7ae90_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v000001e51ec7b930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v000001e51ec7c010_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e51ec7af30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %load/vec4 v000001e51ec7af30_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001e51ec7af30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %store/vec4 v000001e51ec7ae90_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v000001e51ec7c010_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e51ec7b070_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %load/vec4 v000001e51ec7b070_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001e51ec7b070_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %store/vec4 v000001e51ec7ae90_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v000001e51ec7c010_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e51ec7b1b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %load/vec4 v000001e51ec7b1b0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001e51ec7b1b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v000001e51ec7ae90_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v000001e51ec7c010_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e51ec7ac10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %load/vec4 v000001e51ec7ac10_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001e51ec7ac10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v000001e51ec7ae90_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v000001e51ec7b930_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %jmp T_11.20;
T_11.18 ;
    %load/vec4 v000001e51ec7c010_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.21, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001e51ec7b070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e51ec7af30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.22, 8;
T_11.21 ; End of true expr.
    %load/vec4 v000001e51ec7b070_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v000001e51ec7b070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e51ec7af30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.22, 8;
 ; End of false expr.
    %blend;
T_11.22;
    %store/vec4 v000001e51ec7ae90_0, 0, 32;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v000001e51ec7c010_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.23, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001e51ec7ac10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e51ec7b1b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.24, 8;
T_11.23 ; End of true expr.
    %load/vec4 v000001e51ec7ac10_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v000001e51ec7ac10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e51ec7b1b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.24, 8;
 ; End of false expr.
    %blend;
T_11.24;
    %store/vec4 v000001e51ec7ae90_0, 0, 32;
    %jmp T_11.20;
T_11.20 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v000001e51ec7b4d0_0;
    %store/vec4 v000001e51ec7ae90_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001e51ec641a0;
T_12 ;
    %end;
    .thread T_12;
    .scope S_000001e51ec64330;
T_13 ;
    %wait E_000001e51ec2f880;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e51ecf78e0_0, 0, 4;
    %load/vec4 v000001e51ecf7200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e51ecf78e0_0, 0, 4;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v000001e51ecf73e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e51ecf78e0_0, 0, 4;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e51ecf78e0_0, 0, 4;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e51ecf78e0_0, 0, 4;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e51ecf78e0_0, 0, 4;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v000001e51ecf73e0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %jmp T_13.12;
T_13.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e51ecf78e0_0, 0, 4;
    %jmp T_13.12;
T_13.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e51ecf78e0_0, 0, 4;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001e51ecf78e0_0, 0, 4;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001e51ec64330;
T_14 ;
    %wait E_000001e51ec30040;
    %load/vec4 v000001e51ecf7200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ecf6a80_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v000001e51ecf73e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e51ecf8560_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e51ecf6a80_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001e51ecf8560_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v000001e51ecf6a80_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001e51ecf8560_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v000001e51ecf6a80_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v000001e51ecf8560_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v000001e51ecf6a80_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v000001e51ecf73e0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001e51ecf8560_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e51ecf6a80_0, 0, 32;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v000001e51ecf8560_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v000001e51ecf6a80_0, 0, 32;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v000001e51ecf8560_0;
    %store/vec4 v000001e51ecf6a80_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001e51ec64330;
T_15 ;
    %wait E_000001e51ec2fe40;
    %load/vec4 v000001e51ecf8740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ecf6800_0, 0, 32;
T_15.2 ;
    %load/vec4 v000001e51ecf6800_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.3, 5;
    %load/vec4 v000001e51ecf78e0_0;
    %load/vec4 v000001e51ecf6800_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v000001e51ecf6a80_0;
    %load/vec4 v000001e51ecf6800_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v000001e51ecf6b20_0;
    %pad/u 14;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v000001e51ecf6800_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000001e51ecf6620, 5, 6;
T_15.4 ;
    %load/vec4 v000001e51ecf6800_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ecf6800_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001e51ec64330;
T_16 ;
    %wait E_000001e51ec2fac0;
    %load/vec4 v000001e51ecf7de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ecf7d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e51ecf6300_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e51ecf6440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ecf63a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ecf7980_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001e51ecf6580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001e51ecf6b20_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001e51ecf6620, 4;
    %assign/vec4 v000001e51ecf7d40_0, 0;
    %load/vec4 v000001e51ecf73e0_0;
    %assign/vec4 v000001e51ecf6300_0, 0;
    %load/vec4 v000001e51ecf7200_0;
    %assign/vec4 v000001e51ecf6440_0, 0;
    %load/vec4 v000001e51ecf6f80_0;
    %assign/vec4 v000001e51ecf63a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e51ecf7980_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ecf7980_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001e51ec64330;
T_17 ;
    %wait E_000001e51ec30080;
    %load/vec4 v000001e51ecf7980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001e51ecf6440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ecf68a0_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v000001e51ecf6300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %jmp T_17.11;
T_17.7 ;
    %load/vec4 v000001e51ecf63a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %store/vec4 v000001e51ecf68a0_0, 0, 32;
    %jmp T_17.11;
T_17.8 ;
    %load/vec4 v000001e51ecf63a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.15, 8;
T_17.14 ; End of true expr.
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.15, 8;
 ; End of false expr.
    %blend;
T_17.15;
    %store/vec4 v000001e51ecf68a0_0, 0, 32;
    %jmp T_17.11;
T_17.9 ;
    %load/vec4 v000001e51ecf63a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.17, 8;
T_17.16 ; End of true expr.
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.17, 8;
 ; End of false expr.
    %blend;
T_17.17;
    %store/vec4 v000001e51ecf68a0_0, 0, 32;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v000001e51ecf63a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.18, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.19, 8;
T_17.18 ; End of true expr.
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.19, 8;
 ; End of false expr.
    %blend;
T_17.19;
    %store/vec4 v000001e51ecf68a0_0, 0, 32;
    %jmp T_17.11;
T_17.11 ;
    %pop/vec4 1;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v000001e51ecf6300_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %jmp T_17.22;
T_17.20 ;
    %load/vec4 v000001e51ecf63a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.23, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.24, 8;
T_17.23 ; End of true expr.
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.24, 8;
 ; End of false expr.
    %blend;
T_17.24;
    %store/vec4 v000001e51ecf68a0_0, 0, 32;
    %jmp T_17.22;
T_17.21 ;
    %load/vec4 v000001e51ecf63a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.25, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.26, 8;
T_17.25 ; End of true expr.
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v000001e51ecf7d40_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.26, 8;
 ; End of false expr.
    %blend;
T_17.26;
    %store/vec4 v000001e51ecf68a0_0, 0, 32;
    %jmp T_17.22;
T_17.22 ;
    %pop/vec4 1;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v000001e51ecf7d40_0;
    %store/vec4 v000001e51ecf68a0_0, 0, 32;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ecf68a0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001e51ec64330;
T_18 ;
    %end;
    .thread T_18;
    .scope S_000001e51eabca40;
T_19 ;
    %wait E_000001e51ec2fbc0;
    %load/vec4 v000001e51ecf6bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ecf6e40_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001e51ecf6ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000001e51ecf81a0_0;
    %assign/vec4 v000001e51ecf6e40_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001e51eabca40;
T_20 ;
    %wait E_000001e51ec2fbc0;
    %load/vec4 v000001e51ecf6bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ecf7f20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ecf70c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ecf7020_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001e51ecf6ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000001e51ecf6e40_0;
    %assign/vec4 v000001e51ecf7f20_0, 0;
    %load/vec4 v000001e51ecf72a0_0;
    %assign/vec4 v000001e51ecf70c0_0, 0;
    %load/vec4 v000001e51ecf61c0_0;
    %assign/vec4 v000001e51ecf7020_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001e51eabcbd0;
T_21 ;
    %wait E_000001e51ec2fb40;
    %load/vec4 v000001e51ecf7520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001e51ecf7160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ecf64e0_0, 0, 32;
T_21.4 ;
    %load/vec4 v000001e51ecf64e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.5, 5;
    %load/vec4 v000001e51ecf8060_0;
    %load/vec4 v000001e51ecf64e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v000001e51ecf6260_0;
    %load/vec4 v000001e51ecf64e0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v000001e51ecf8240_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v000001e51ecf64e0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000001e51ecf8100, 5, 6;
T_21.6 ;
    %load/vec4 v000001e51ecf64e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ecf64e0_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001e51eabcbd0;
T_22 ;
    %end;
    .thread T_22;
    .scope S_000001e51eabcd60;
T_23 ;
    %wait E_000001e51ec2f700;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ecf84c0_0, 0, 1;
    %load/vec4 v000001e51ecf93c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001e51ecf9d20_0;
    %load/vec4 v000001e51ecf96e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ecf84c0_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v000001e51ecf9460_0;
    %load/vec4 v000001e51ecf9640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ecf84c0_0, 0, 1;
T_23.4 ;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001e51eabcd60;
T_24 ;
    %wait E_000001e51ec2f2c0;
    %load/vec4 v000001e51ecf8e20_0;
    %store/vec4 v000001e51ecf8420_0, 0, 3;
    %load/vec4 v000001e51ecf8e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v000001e51ecf9d20_0;
    %load/vec4 v000001e51ecf9460_0;
    %or;
    %load/vec4 v000001e51ecf77a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e51ecf8420_0, 0, 3;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v000001e51ecf9d20_0;
    %flag_set/vec4 8;
    %load/vec4 v000001e51ecf9460_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.9, 9;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e51ecf8420_0, 0, 3;
T_24.9 ;
T_24.8 ;
    %jmp T_24.6;
T_24.1 ;
    %load/vec4 v000001e51ecf93c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.11, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001e51ecf8420_0, 0, 3;
    %jmp T_24.12;
T_24.11 ;
    %load/vec4 v000001e51ecf9640_0;
    %flag_set/vec4 8;
    %load/vec4 v000001e51ecf89c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.13, 9;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e51ecf8420_0, 0, 3;
    %jmp T_24.14;
T_24.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e51ecf8420_0, 0, 3;
T_24.14 ;
T_24.12 ;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v000001e51ecf93c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v000001e51ecf9640_0;
    %load/vec4 v000001e51ecf89c0_0;
    %or;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.15, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001e51ecf8420_0, 0, 3;
    %jmp T_24.16;
T_24.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e51ecf8420_0, 0, 3;
T_24.16 ;
    %jmp T_24.6;
T_24.3 ;
    %load/vec4 v000001e51ecf84c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e51ecf8420_0, 0, 3;
    %jmp T_24.18;
T_24.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001e51ecf8420_0, 0, 3;
T_24.18 ;
    %jmp T_24.6;
T_24.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e51ecf8420_0, 0, 3;
    %jmp T_24.6;
T_24.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e51ecf8420_0, 0, 3;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001e51eabcd60;
T_25 ;
    %wait E_000001e51ec2f4c0;
    %load/vec4 v000001e51ecf9820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e51ecf8e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ecf9c80_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001e51ecf8420_0;
    %assign/vec4 v000001e51ecf8e20_0, 0;
    %load/vec4 v000001e51ecf8e20_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v000001e51ecf9500_0;
    %assign/vec4 v000001e51ecf9c80_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001e51eabcd60;
T_26 ;
    %wait E_000001e51ec2f500;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ecf90a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ecf9960_0, 0, 1;
    %load/vec4 v000001e51ecf98c0_0;
    %store/vec4 v000001e51ecf82e0_0, 0, 32;
    %load/vec4 v000001e51ecf9460_0;
    %load/vec4 v000001e51ecf77a0_0;
    %nor/r;
    %and;
    %store/vec4 v000001e51ecf7660_0, 0, 1;
    %load/vec4 v000001e51ecf9d20_0;
    %load/vec4 v000001e51ecf77a0_0;
    %nor/r;
    %and;
    %store/vec4 v000001e51ecf7700_0, 0, 1;
    %load/vec4 v000001e51ecf8e20_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001e51ecf8e20_0;
    %pushi/vec4 4, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e51ecf8e20_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001e51ecf6da0_0, 0, 1;
    %load/vec4 v000001e51ecf98c0_0;
    %store/vec4 v000001e51ecf7ac0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ecf7b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ecf6940_0, 0, 1;
    %load/vec4 v000001e51ecf8e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %jmp T_26.6;
T_26.0 ;
    %load/vec4 v000001e51ecf77a0_0;
    %load/vec4 v000001e51ecf9d20_0;
    %load/vec4 v000001e51ecf9460_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.7, 8;
    %load/vec4 v000001e51ecf9be0_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v000001e51ecf9b40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v000001e51ecf90a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ecf9960_0, 0, 1;
T_26.7 ;
    %jmp T_26.6;
T_26.1 ;
    %load/vec4 v000001e51ecf9640_0;
    %flag_set/vec4 8;
    %load/vec4 v000001e51ecf89c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_26.9, 9;
    %load/vec4 v000001e51ecf9780_0;
    %parti/s 20, 0, 2;
    %load/vec4 v000001e51ecf9000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e51ecf7c00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000001e51ecf7ac0_0, 0, 32;
    %jmp T_26.10;
T_26.9 ;
    %load/vec4 v000001e51ecf9780_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v000001e51ecf9000_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v000001e51ecf90a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ecf9960_0, 0, 1;
T_26.10 ;
    %jmp T_26.6;
T_26.2 ;
    %load/vec4 v000001e51ecf9780_0;
    %load/vec4 v000001e51ecf7c00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000001e51ecf7ac0_0, 0, 32;
    %jmp T_26.6;
T_26.3 ;
    %load/vec4 v000001e51ecf8e20_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e51ecf9640_0;
    %load/vec4 v000001e51ecf89c0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.11, 8;
    %load/vec4 v000001e51ecf9780_0;
    %parti/s 20, 0, 2;
    %load/vec4 v000001e51ecf9000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e51ecf7c00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000001e51ecf7ac0_0, 0, 32;
    %jmp T_26.12;
T_26.11 ;
    %load/vec4 v000001e51ecf9780_0;
    %load/vec4 v000001e51ecf7c00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000001e51ecf7ac0_0, 0, 32;
T_26.12 ;
    %jmp T_26.6;
T_26.4 ;
    %load/vec4 v000001e51ecf77a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.13, 8;
    %load/vec4 v000001e51ecf98c0_0;
    %store/vec4 v000001e51ecf7ac0_0, 0, 32;
    %load/vec4 v000001e51ecf98c0_0;
    %store/vec4 v000001e51ecf82e0_0, 0, 32;
    %load/vec4 v000001e51ecf9460_0;
    %store/vec4 v000001e51ecf7660_0, 0, 1;
    %load/vec4 v000001e51ecf9d20_0;
    %store/vec4 v000001e51ecf7700_0, 0, 1;
    %jmp T_26.14;
T_26.13 ;
    %load/vec4 v000001e51ecf7ac0_0;
    %store/vec4 v000001e51ecf82e0_0, 0, 32;
    %load/vec4 v000001e51ecf9460_0;
    %store/vec4 v000001e51ecf7660_0, 0, 1;
    %load/vec4 v000001e51ecf9d20_0;
    %store/vec4 v000001e51ecf7700_0, 0, 1;
T_26.14 ;
    %jmp T_26.6;
T_26.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ecf7b60_0, 0, 1;
    %jmp T_26.6;
T_26.6 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001e51ea94380;
T_27 ;
    %wait E_000001e51ec2f300;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ec7c550, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ec7d9f0_0, 0, 32;
T_27.0 ;
    %load/vec4 v000001e51ec7d9f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.1, 5;
    %ix/getv/s 4, v000001e51ec7d9f0_0;
    %load/vec4a v000001e51ec7ddb0, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v000001e51ec7d9f0_0;
    %store/vec4a v000001e51ec7dd10, 4, 0;
    %ix/getv/s 4, v000001e51ec7d9f0_0;
    %load/vec4a v000001e51ec7ddb0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001e51ec7d9f0_0;
    %store/vec4a v000001e51ec7c410, 4, 0;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v000001e51ec7d9f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.7, 5;
    %load/vec4 v000001e51ec7d9f0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000001e51ec7c410, 4;
    %ix/getv/s 4, v000001e51ec7d9f0_0;
    %store/vec4a v000001e51ec7c550, 4, 0;
T_27.7 ;
    %ix/getv/s 4, v000001e51ec7d9f0_0;
    %load/vec4a v000001e51ec7d770, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v000001e51ec7d9f0_0;
    %store/vec4a v000001e51ec7c410, 4, 0;
    %jmp T_27.6;
T_27.4 ;
    %ix/getv/s 4, v000001e51ec7d9f0_0;
    %load/vec4a v000001e51ec7d770, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v000001e51ec7d9f0_0;
    %store/vec4a v000001e51ec7c550, 4, 0;
    %ix/getv/s 4, v000001e51ec7d9f0_0;
    %load/vec4a v000001e51ec7c550, 4;
    %addi 4, 0, 32;
    %ix/getv/s 4, v000001e51ec7d9f0_0;
    %store/vec4a v000001e51ec7c410, 4, 0;
    %jmp T_27.6;
T_27.5 ;
    %ix/getv/s 4, v000001e51ec7d9f0_0;
    %load/vec4a v000001e51ec7d770, 4;
    %store/vec4 v000001e51ecf8c40_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_000001e51e6baa50;
    %ix/getv/s 4, v000001e51ec7d9f0_0;
    %store/vec4a v000001e51ec7c550, 4, 0;
    %ix/getv/s 4, v000001e51ec7d9f0_0;
    %load/vec4a v000001e51ec7d770, 4;
    %store/vec4 v000001e51ecf8880_0, 0, 32;
    %callf/vec4 TD_pmp.napot_end, S_000001e51e6ba8c0;
    %ix/getv/s 4, v000001e51ec7d9f0_0;
    %store/vec4a v000001e51ec7c410, 4, 0;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %load/vec4 v000001e51ec7d9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ec7d9f0_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001e51ea94380;
T_28 ;
    %wait E_000001e51ec2f240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ec7c5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ecf91e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ec7dbd0_0, 0, 32;
T_28.0 ;
    %load/vec4 v000001e51ec7dbd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.1, 5;
    %ix/getv/s 4, v000001e51ec7dbd0_0;
    %load/vec4a v000001e51ec7dd10, 4;
    %ix/getv/s 4, v000001e51ec7dbd0_0;
    %load/vec4a v000001e51ec7c550, 4;
    %load/vec4 v000001e51ec7c370_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v000001e51ec7c370_0;
    %ix/getv/s 4, v000001e51ec7dbd0_0;
    %load/vec4a v000001e51ec7c410, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %ix/getv/s 4, v000001e51ec7dbd0_0;
    %store/vec4a v000001e51ec7e210, 4, 0;
    %load/vec4 v000001e51ec7cf50_0;
    %ix/getv/s 4, v000001e51ec7dbd0_0;
    %load/vec4a v000001e51ec7d810, 4;
    %and;
    %load/vec4 v000001e51ec7c870_0;
    %ix/getv/s 4, v000001e51ec7dbd0_0;
    %load/vec4a v000001e51ec7d6d0, 4;
    %and;
    %or;
    %load/vec4 v000001e51ec7d310_0;
    %ix/getv/s 4, v000001e51ec7dbd0_0;
    %load/vec4a v000001e51ec7c4b0, 4;
    %and;
    %or;
    %ix/getv/s 4, v000001e51ec7dbd0_0;
    %store/vec4a v000001e51ec7d450, 4, 0;
    %ix/getv/s 4, v000001e51ec7dbd0_0;
    %load/vec4a v000001e51ec7e210, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ec7c5f0_0, 0, 1;
    %ix/getv/s 4, v000001e51ec7dbd0_0;
    %load/vec4a v000001e51ec7d450, 4;
    %store/vec4 v000001e51ecf91e0_0, 0, 1;
T_28.2 ;
    %load/vec4 v000001e51ec7dbd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ec7dbd0_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001e51ea94380;
T_29 ;
    %wait E_000001e51ec2f400;
    %load/vec4 v000001e51ec7c7d0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v000001e51ec7c5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v000001e51ecf91e0_0;
    %store/vec4 v000001e51ec7d950_0, 0, 1;
    %load/vec4 v000001e51ecf91e0_0;
    %nor/r;
    %store/vec4 v000001e51ec39470_0, 0, 1;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ec7d950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ec39470_0, 0, 1;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001e51ec7c5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v000001e51ecf91e0_0;
    %store/vec4 v000001e51ec7d950_0, 0, 1;
    %load/vec4 v000001e51ecf91e0_0;
    %nor/r;
    %store/vec4 v000001e51ec39470_0, 0, 1;
    %jmp T_29.5;
T_29.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ec7d950_0, 0, 1;
    %load/vec4 v000001e51ec7c870_0;
    %load/vec4 v000001e51ec7cf50_0;
    %or;
    %load/vec4 v000001e51ec7d310_0;
    %or;
    %store/vec4 v000001e51ec39470_0, 0, 1;
T_29.5 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001e51e6fd6a0;
T_30 ;
    %wait E_000001e51ec2f340;
    %load/vec4 v000001e51ecff450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e51ecfd330_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ec7cd70_0, 0, 32;
T_30.2 ;
    %load/vec4 v000001e51ec7cd70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e51ec7cd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecff6d0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v000001e51ec7cd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecfd150, 0, 4;
    %load/vec4 v000001e51ec7cd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ec7cd70_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001e51ec7cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v000001e51ec7d630_0;
    %assign/vec4 v000001e51ecfd330_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v000001e51ec7ce10_0;
    %load/vec4 v000001e51ec7d090_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v000001e51ecfd330_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_30.8, 5;
    %load/vec4 v000001e51ec7d3b0_0;
    %addi 4, 0, 32;
    %load/vec4 v000001e51ecfd330_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecff6d0, 0, 4;
    %load/vec4 v000001e51ecfd330_0;
    %addi 1, 0, 4;
    %load/vec4 v000001e51ecfd330_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecfd150, 0, 4;
    %load/vec4 v000001e51ecfd330_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e51ecfd330_0, 0;
    %jmp T_30.9;
T_30.8 ;
    %load/vec4 v000001e51ec7d3b0_0;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecff6d0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e51ecfd330_0, 0;
T_30.9 ;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v000001e51ec7d090_0;
    %load/vec4 v000001e51ec7ce10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %load/vec4 v000001e51ecfd330_0;
    %cmpi/u 0, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.12, 5;
    %load/vec4 v000001e51ecfd330_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001e51ecfd330_0, 0;
T_30.12 ;
T_30.10 ;
T_30.7 ;
    %load/vec4 v000001e51ec7c730_0;
    %load/vec4 v000001e51ec7ce10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %load/vec4 v000001e51ecfd330_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_30.16, 5;
    %load/vec4 v000001e51ec7c9b0_0;
    %load/vec4 v000001e51ecfd330_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ecff6d0, 0, 4;
    %load/vec4 v000001e51ecfd330_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e51ecfd330_0, 0;
T_30.16 ;
T_30.14 ;
T_30.5 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001e51ed090c0;
T_31 ;
    %wait E_000001e51ec31180;
    %load/vec4 v000001e51ed04180_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001e51ed04cc0, 4;
    %load/vec4 v000001e51ed04180_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001e51ed03e60, 4;
    %load/vec4 v000001e51ed04040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed04360_0, 0, 1;
    %load/vec4 v000001e51ed04180_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001e51ed03be0, 4;
    %store/vec4 v000001e51ed040e0_0, 0, 32;
    %load/vec4 v000001e51ed04180_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001e51ed04f40, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v000001e51ed04b80_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed04360_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ed040e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed04b80_0, 0, 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000001e51ed090c0;
T_32 ;
    %wait E_000001e51ec2f980;
    %load/vec4 v000001e51ed04220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ed05a80_0, 0, 32;
T_32.2 ;
    %load/vec4 v000001e51ed05a80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000001e51ed05a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ed04f40, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001e51ed05a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ed04cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e51ed05a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ed03be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e51ed05a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ed03e60, 0, 4;
    %load/vec4 v000001e51ed05a80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ed05a80_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001e51ed04900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001e51ed04180_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ed04cc0, 0, 4;
    %load/vec4 v000001e51ed05620_0;
    %load/vec4 v000001e51ed04180_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ed03be0, 0, 4;
    %load/vec4 v000001e51ed04040_0;
    %load/vec4 v000001e51ed04180_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ed03e60, 0, 4;
    %load/vec4 v000001e51ed05300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v000001e51ed04180_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001e51ed04f40, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_32.8, 4;
    %load/vec4 v000001e51ed04180_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001e51ed04f40, 4;
    %addi 1, 0, 2;
    %load/vec4 v000001e51ed04180_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ed04f40, 0, 4;
T_32.8 ;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v000001e51ed04180_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001e51ed04f40, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_32.10, 4;
    %load/vec4 v000001e51ed04180_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001e51ed04f40, 4;
    %subi 1, 0, 2;
    %load/vec4 v000001e51ed04180_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ed04f40, 0, 4;
T_32.10 ;
T_32.7 ;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001e51ecfa210;
T_33 ;
    %wait E_000001e51ec2f980;
    %load/vec4 v000001e51ed06660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed04400_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001e51ed05120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v000001e51ed038c0_0;
    %assign/vec4 v000001e51ed04400_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001e51ecfa210;
T_34 ;
    %wait E_000001e51ec2f980;
    %load/vec4 v000001e51ed06660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed04ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed05ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed05d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed08500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed076a0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001e51ed05120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000001e51ed05e40_0;
    %assign/vec4 v000001e51ed04ea0_0, 0;
    %load/vec4 v000001e51ed03d20_0;
    %assign/vec4 v000001e51ed05ee0_0, 0;
    %load/vec4 v000001e51ed05c60_0;
    %assign/vec4 v000001e51ed05d00_0, 0;
    %load/vec4 v000001e51ed06980_0;
    %assign/vec4 v000001e51ed08500_0, 0;
    %load/vec4 v000001e51ed06f20_0;
    %assign/vec4 v000001e51ed076a0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001e51ecfa080;
T_35 ;
    %wait E_000001e51ec30d00;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed02420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed02380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed013e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed01de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed036e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed02560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed024c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed01e80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e51ed03320_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed02b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed02c40_0, 0, 1;
    %load/vec4 v000001e51ed03460_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %jmp T_35.11;
T_35.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02380_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e51ed03320_0, 0, 3;
    %load/vec4 v000001e51ed02920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.19, 6;
    %jmp T_35.20;
T_35.12 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.20;
T_35.13 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.20;
T_35.14 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.20;
T_35.15 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.20;
T_35.16 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.20;
T_35.17 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.20;
T_35.18 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.20;
T_35.19 ;
    %load/vec4 v000001e51ed03280_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.21, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_35.22, 8;
T_35.21 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_35.22, 8;
 ; End of false expr.
    %blend;
T_35.22;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.20;
T_35.20 ;
    %pop/vec4 1;
    %jmp T_35.11;
T_35.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02560_0, 0, 1;
    %load/vec4 v000001e51ed03280_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_35.23, 4;
    %load/vec4 v000001e51ed02920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.32, 6;
    %jmp T_35.33;
T_35.25 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.33;
T_35.26 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.33;
T_35.27 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.33;
T_35.28 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.33;
T_35.29 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.33;
T_35.30 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.33;
T_35.31 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.33;
T_35.32 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.33;
T_35.33 ;
    %pop/vec4 1;
    %jmp T_35.24;
T_35.23 ;
    %load/vec4 v000001e51ed02920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.41, 6;
    %jmp T_35.42;
T_35.34 ;
    %load/vec4 v000001e51ed03280_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.43, 8;
    %pushi/vec4 1, 0, 6;
    %jmp/1 T_35.44, 8;
T_35.43 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_35.44, 8;
 ; End of false expr.
    %blend;
T_35.44;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.42;
T_35.35 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.42;
T_35.36 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.42;
T_35.37 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.42;
T_35.38 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.42;
T_35.39 ;
    %load/vec4 v000001e51ed03280_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.45, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_35.46, 8;
T_35.45 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_35.46, 8;
 ; End of false expr.
    %blend;
T_35.46;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.42;
T_35.40 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.42;
T_35.41 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.42;
T_35.42 ;
    %pop/vec4 1;
T_35.24 ;
    %jmp T_35.11;
T_35.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02560_0, 0, 1;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02380_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e51ed03320_0, 0, 3;
    %jmp T_35.11;
T_35.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02560_0, 0, 1;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02380_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e51ed03320_0, 0, 3;
    %jmp T_35.11;
T_35.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02560_0, 0, 1;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed01e80_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e51ed03320_0, 0, 3;
    %jmp T_35.11;
T_35.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02560_0, 0, 1;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed01e80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e51ed03320_0, 0, 3;
    %jmp T_35.11;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed024c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e51ed03320_0, 0, 3;
    %load/vec4 v000001e51ed02920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.52, 6;
    %jmp T_35.53;
T_35.47 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.53;
T_35.48 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.53;
T_35.49 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.53;
T_35.50 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.53;
T_35.51 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.53;
T_35.52 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %jmp T_35.53;
T_35.53 ;
    %pop/vec4 1;
    %jmp T_35.11;
T_35.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed013e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed036e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02380_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e51ed03320_0, 0, 3;
    %jmp T_35.11;
T_35.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed01de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02380_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001e51ed02740_0, 0, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e51ed03320_0, 0, 3;
    %jmp T_35.11;
T_35.9 ;
    %load/vec4 v000001e51ed02920_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_35.54, 4;
    %load/vec4 v000001e51ed01ac0_0;
    %parti/s 12, 20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_35.56, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/u;
    %jmp/1 T_35.57, 6;
    %jmp T_35.58;
T_35.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02b00_0, 0, 1;
    %jmp T_35.58;
T_35.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02c40_0, 0, 1;
    %jmp T_35.58;
T_35.58 ;
    %pop/vec4 1;
T_35.54 ;
    %jmp T_35.11;
T_35.11 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001e51ecfae90;
T_36 ;
    %wait E_000001e51ec2ff40;
    %load/vec4 v000001e51ed017a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ed01d40_0, 0, 32;
    %jmp T_36.6;
T_36.0 ;
    %load/vec4 v000001e51ed03640_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001e51ed03640_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e51ed01d40_0, 0, 32;
    %jmp T_36.6;
T_36.1 ;
    %load/vec4 v000001e51ed03640_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001e51ed03640_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e51ed03640_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e51ed01d40_0, 0, 32;
    %jmp T_36.6;
T_36.2 ;
    %load/vec4 v000001e51ed03640_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001e51ed03640_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e51ed03640_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e51ed03640_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001e51ed01d40_0, 0, 32;
    %jmp T_36.6;
T_36.3 ;
    %load/vec4 v000001e51ed03640_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001e51ed01d40_0, 0, 32;
    %jmp T_36.6;
T_36.4 ;
    %load/vec4 v000001e51ed03640_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001e51ed03640_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e51ed03640_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e51ed03640_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001e51ed01d40_0, 0, 32;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001e51ecfae90;
T_37 ;
    %wait E_000001e51ec2f980;
    %load/vec4 v000001e51ed04a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed03f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed04680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed05580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed06020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed035a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e51ed05800_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e51ed03b40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e51ed05440_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e51ed01c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed01700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed02ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed01a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed053a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed044a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed03dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed030a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed01840_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001e51ed03140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed03f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed04680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed05580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed06020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed035a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e51ed05800_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e51ed03b40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e51ed05440_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e51ed01c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed01700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed02ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed01a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed053a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed044a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed03dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed030a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed01840_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v000001e51ed059e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v000001e51ed05940_0;
    %assign/vec4 v000001e51ed03f00_0, 0;
    %load/vec4 v000001e51ed05260_0;
    %assign/vec4 v000001e51ed04680_0, 0;
    %load/vec4 v000001e51ed03960_0;
    %assign/vec4 v000001e51ed05580_0, 0;
    %load/vec4 v000001e51ed03fa0_0;
    %assign/vec4 v000001e51ed06020_0, 0;
    %load/vec4 v000001e51ed01d40_0;
    %assign/vec4 v000001e51ed035a0_0, 0;
    %load/vec4 v000001e51ed05f80_0;
    %assign/vec4 v000001e51ed05800_0, 0;
    %load/vec4 v000001e51ed04720_0;
    %assign/vec4 v000001e51ed03b40_0, 0;
    %load/vec4 v000001e51ed04d60_0;
    %assign/vec4 v000001e51ed05440_0, 0;
    %load/vec4 v000001e51ed033c0_0;
    %assign/vec4 v000001e51ed01c00_0, 0;
    %load/vec4 v000001e51ed02e20_0;
    %assign/vec4 v000001e51ed01700_0, 0;
    %load/vec4 v000001e51ed02ba0_0;
    %assign/vec4 v000001e51ed02ec0_0, 0;
    %load/vec4 v000001e51ed018e0_0;
    %assign/vec4 v000001e51ed01a20_0, 0;
    %load/vec4 v000001e51ed056c0_0;
    %assign/vec4 v000001e51ed053a0_0, 0;
    %load/vec4 v000001e51ed045e0_0;
    %assign/vec4 v000001e51ed044a0_0, 0;
    %load/vec4 v000001e51ed047c0_0;
    %assign/vec4 v000001e51ed03dc0_0, 0;
    %load/vec4 v000001e51ed02f60_0;
    %assign/vec4 v000001e51ed030a0_0, 0;
    %load/vec4 v000001e51ed012a0_0;
    %assign/vec4 v000001e51ed01840_0, 0;
T_37.4 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001e51ecfa6c0;
T_38 ;
    %wait E_000001e51ec2fd40;
    %load/vec4 v000001e51ecff630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_38.17, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_38.18, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_38.19, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_38.20, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_38.21, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_38.22, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.0 ;
    %load/vec4 v000001e51ecff4f0_0;
    %load/vec4 v000001e51ecff770_0;
    %add;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.1 ;
    %load/vec4 v000001e51ecff4f0_0;
    %load/vec4 v000001e51ecff770_0;
    %sub;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.2 ;
    %load/vec4 v000001e51ecff4f0_0;
    %load/vec4 v000001e51ecff770_0;
    %and;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.3 ;
    %load/vec4 v000001e51ecff4f0_0;
    %load/vec4 v000001e51ecff770_0;
    %or;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.4 ;
    %load/vec4 v000001e51ecff4f0_0;
    %load/vec4 v000001e51ecff770_0;
    %xor;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.5 ;
    %load/vec4 v000001e51ecff4f0_0;
    %load/vec4 v000001e51ecff770_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.6 ;
    %load/vec4 v000001e51ecff4f0_0;
    %load/vec4 v000001e51ecff770_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.7 ;
    %load/vec4 v000001e51ecff4f0_0;
    %load/vec4 v000001e51ecff770_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.8 ;
    %load/vec4 v000001e51ecff4f0_0;
    %load/vec4 v000001e51ecff770_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_38.25, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_38.26, 8;
T_38.25 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_38.26, 8;
 ; End of false expr.
    %blend;
T_38.26;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.9 ;
    %load/vec4 v000001e51ecff4f0_0;
    %load/vec4 v000001e51ecff770_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_38.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_38.28, 8;
T_38.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_38.28, 8;
 ; End of false expr.
    %blend;
T_38.28;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.10 ;
    %load/vec4 v000001e51ecff770_0;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.11 ;
    %load/vec4 v000001e51ecff4f0_0;
    %load/vec4 v000001e51ecff770_0;
    %add;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.12 ;
    %load/vec4 v000001e51ecff4f0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.13 ;
    %load/vec4 v000001e51ecff4f0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.14 ;
    %load/vec4 v000001e51ecff770_0;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.15 ;
    %load/vec4 v000001e51ecfdf10_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.16 ;
    %load/vec4 v000001e51ecfdf10_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.17 ;
    %load/vec4 v000001e51ecfee10_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.18 ;
    %load/vec4 v000001e51ecff1d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.19 ;
    %load/vec4 v000001e51ecfeeb0_0;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.20 ;
    %load/vec4 v000001e51ecfe5f0_0;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.21 ;
    %load/vec4 v000001e51ecfef50_0;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.22 ;
    %load/vec4 v000001e51ecfe4b0_0;
    %store/vec4 v000001e51ecff090_0, 0, 32;
    %jmp T_38.24;
T_38.24 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000001e51ecfad00;
T_39 ;
    %wait E_000001e51ec2fc40;
    %load/vec4 v000001e51ecfe190_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ecfeaf0_0, 0, 1;
    %jmp T_39.7;
T_39.0 ;
    %load/vec4 v000001e51ed005d0_0;
    %store/vec4 v000001e51ecfeaf0_0, 0, 1;
    %jmp T_39.7;
T_39.1 ;
    %load/vec4 v000001e51ed005d0_0;
    %nor/r;
    %store/vec4 v000001e51ecfeaf0_0, 0, 1;
    %jmp T_39.7;
T_39.2 ;
    %load/vec4 v000001e51ecffa90_0;
    %store/vec4 v000001e51ecfeaf0_0, 0, 1;
    %jmp T_39.7;
T_39.3 ;
    %load/vec4 v000001e51ecffa90_0;
    %nor/r;
    %store/vec4 v000001e51ecfeaf0_0, 0, 1;
    %jmp T_39.7;
T_39.4 ;
    %load/vec4 v000001e51ecffe50_0;
    %store/vec4 v000001e51ecfeaf0_0, 0, 1;
    %jmp T_39.7;
T_39.5 ;
    %load/vec4 v000001e51ecffe50_0;
    %nor/r;
    %store/vec4 v000001e51ecfeaf0_0, 0, 1;
    %jmp T_39.7;
T_39.7 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000001e51ecfad00;
T_40 ;
    %wait E_000001e51ec30180;
    %load/vec4 v000001e51ed00f30_0;
    %load/vec4 v000001e51ecfe190_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v000001e51ecfe7d0_0;
    %parti/s 31, 1, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001e51ecfec30_0, 0, 32;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000001e51ecfe7d0_0;
    %store/vec4 v000001e51ecfec30_0, 0, 32;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_000001e51ecfad00;
T_41 ;
    %wait E_000001e51ec2f980;
    %load/vec4 v000001e51ecffef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ecffbd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ecfe910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed00710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e51ed002b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ecff8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ecff9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed007b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed00530_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001e51ecffb30_0;
    %assign/vec4 v000001e51ecffbd0_0, 0;
    %load/vec4 v000001e51ecfe7d0_0;
    %assign/vec4 v000001e51ecfe910_0, 0;
    %load/vec4 v000001e51ed003f0_0;
    %assign/vec4 v000001e51ed00710_0, 0;
    %load/vec4 v000001e51ed00210_0;
    %assign/vec4 v000001e51ed002b0_0, 0;
    %load/vec4 v000001e51ed00ad0_0;
    %assign/vec4 v000001e51ecff8b0_0, 0;
    %load/vec4 v000001e51ecff950_0;
    %assign/vec4 v000001e51ecff9f0_0, 0;
    %load/vec4 v000001e51ed00990_0;
    %assign/vec4 v000001e51ed007b0_0, 0;
    %load/vec4 v000001e51ed00670_0;
    %assign/vec4 v000001e51ed00530_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001e51ed09ed0;
T_42 ;
    %wait E_000001e51ec2f980;
    %load/vec4 v000001e51ed07420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed06340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed06a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e51ed07d80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e51ed07920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed07060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e51ed08820_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001e51ed06840_0;
    %assign/vec4 v000001e51ed06340_0, 0;
    %load/vec4 v000001e51ed060c0_0;
    %assign/vec4 v000001e51ed06a20_0, 0;
    %load/vec4 v000001e51ed06fc0_0;
    %assign/vec4 v000001e51ed07d80_0, 0;
    %load/vec4 v000001e51ed08780_0;
    %assign/vec4 v000001e51ed07920_0, 0;
    %load/vec4 v000001e51ed080a0_0;
    %assign/vec4 v000001e51ed07060_0, 0;
    %load/vec4 v000001e51ed06160_0;
    %assign/vec4 v000001e51ed08820_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001e51ed09250;
T_43 ;
    %wait E_000001e51ec2f980;
    %load/vec4 v000001e51ed07740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ed07100_0, 0, 32;
T_43.2 ;
    %load/vec4 v000001e51ed07100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_43.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e51ed07100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ed07600, 0, 4;
    %load/vec4 v000001e51ed07100_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ed07100_0, 0, 32;
    %jmp T_43.2;
T_43.3 ;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000001e51ed077e0_0;
    %load/vec4 v000001e51ed07a60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v000001e51ed071a0_0;
    %load/vec4 v000001e51ed07a60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ed07600, 0, 4;
T_43.4 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001e51ecfab70;
T_44 ;
    %wait E_000001e51ec2ff00;
    %load/vec4 v000001e51ed00030_0;
    %load/vec4 v000001e51ecfff90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e51ecfff90_0;
    %load/vec4 v000001e51ed029c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e51ed00c10_0, 0, 2;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001e51ed022e0_0;
    %load/vec4 v000001e51ed026a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e51ed026a0_0;
    %load/vec4 v000001e51ed029c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e51ed00c10_0, 0, 2;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e51ed00c10_0, 0, 2;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_000001e51ecfab70;
T_45 ;
    %wait E_000001e51ec2fec0;
    %load/vec4 v000001e51ed00030_0;
    %load/vec4 v000001e51ecfff90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e51ecfff90_0;
    %load/vec4 v000001e51ed01b60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e51ed00d50_0, 0, 2;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000001e51ed022e0_0;
    %load/vec4 v000001e51ed026a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e51ed026a0_0;
    %load/vec4 v000001e51ed01b60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e51ed00d50_0, 0, 2;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e51ed00d50_0, 0, 2;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000001e51ecfab70;
T_46 ;
    %wait E_000001e51ec2f3c0;
    %load/vec4 v000001e51ed00030_0;
    %load/vec4 v000001e51ecfff90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e51ecfff90_0;
    %load/vec4 v000001e51ed02ce0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e51ed000d0_0, 0, 2;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000001e51ed022e0_0;
    %load/vec4 v000001e51ed026a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e51ed026a0_0;
    %load/vec4 v000001e51ed02ce0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e51ed000d0_0, 0, 2;
    %jmp T_46.3;
T_46.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e51ed000d0_0, 0, 2;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_000001e51ecfab70;
T_47 ;
    %wait E_000001e51ec2ffc0;
    %load/vec4 v000001e51ed00030_0;
    %load/vec4 v000001e51ecfff90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e51ecfff90_0;
    %load/vec4 v000001e51ed01160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e51ed00cb0_0, 0, 2;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000001e51ed022e0_0;
    %load/vec4 v000001e51ed026a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e51ed026a0_0;
    %load/vec4 v000001e51ed01160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e51ed00cb0_0, 0, 2;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e51ed00cb0_0, 0, 2;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_000001e51ecfab70;
T_48 ;
    %wait E_000001e51ec2fd80;
    %load/vec4 v000001e51ed031e0_0;
    %load/vec4 v000001e51ed03000_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e51ed03000_0;
    %load/vec4 v000001e51ed029c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e51ed03000_0;
    %load/vec4 v000001e51ed01b60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed021a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed027e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed02240_0, 0, 1;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed021a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed027e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed02240_0, 0, 1;
T_48.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed03780_0, 0, 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_000001e51e6fd830;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed102c0_0, 0, 1;
T_49.0 ;
    %delay 10000, 0;
    %load/vec4 v000001e51ed102c0_0;
    %inv;
    %store/vec4 v000001e51ed102c0_0, 0, 1;
    %jmp T_49.0;
    %end;
    .thread T_49;
    .scope S_000001e51e6fd830;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e51ed12d40_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e51ed12d40_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_000001e51e6fd830;
T_51 ;
    %wait E_000001e51ec2fe80;
    %load/vec4 v000001e51ed12a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v000001e51ed12c00_0;
    %load/vec4 v000001e51ed10680_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e51ed105e0, 0, 4;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001e51e6fd830;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ed12980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ed12ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e51ed12f20_0, 0, 32;
T_52.0 ;
    %load/vec4 v000001e51ed12f20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_52.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v000001e51ed12f20_0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001e51ed12f20_0;
    %store/vec4a v000001e51ed105e0, 4, 0;
    %load/vec4 v000001e51ed12f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ed12f20_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %pushi/vec4 10485907, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %pushi/vec4 20971795, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %pushi/vec4 3153955, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %pushi/vec4 7340563, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %pushi/vec4 37847603, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %pushi/vec4 4203043, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %pushi/vec4 1082979, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %pushi/vec4 44040851, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %pushi/vec4 5252131, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %pushi/vec4 8963, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %pushi/vec4 10683155, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %pushi/vec4 6301219, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e51ed12ca0, 4, 0;
    %vpi_call 10 97 "$display", "========================================" {0 0 0};
    %vpi_call 10 98 "$display", "  RISC-V CPU Simple Test" {0 0 0};
    %vpi_call 10 99 "$display", "========================================" {0 0 0};
    %delay 800000, 0;
    %vpi_call 10 105 "$display", "\012--- Results ---" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e51ed105e0, 4;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_52.2, 6;
    %vpi_call 10 109 "$display", "[PASS] Test 1: ADD 10+20=30" {0 0 0};
    %load/vec4 v000001e51ed12980_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ed12980_0, 0, 32;
    %jmp T_52.3;
T_52.2 ;
    %vpi_call 10 112 "$display", "[FAIL] Test 1: ADD - Got %0d, Expected 30", &A<v000001e51ed105e0, 0> {0 0 0};
    %load/vec4 v000001e51ed12ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ed12ac0_0, 0, 32;
T_52.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e51ed105e0, 4;
    %cmpi/e 210, 0, 32;
    %jmp/0xz  T_52.4, 6;
    %vpi_call 10 118 "$display", "[PASS] Test 2: MUL 30*7=210" {0 0 0};
    %load/vec4 v000001e51ed12980_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ed12980_0, 0, 32;
    %jmp T_52.5;
T_52.4 ;
    %vpi_call 10 121 "$display", "[FAIL] Test 2: MUL - Got %0d, Expected 210", &A<v000001e51ed105e0, 1> {0 0 0};
    %load/vec4 v000001e51ed12ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ed12ac0_0, 0, 32;
T_52.5 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e51ed105e0, 4;
    %cmpi/e 42, 0, 32;
    %jmp/0xz  T_52.6, 6;
    %vpi_call 10 127 "$display", "[PASS] Test 3: BEQ branch taken" {0 0 0};
    %load/vec4 v000001e51ed12980_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ed12980_0, 0, 32;
    %jmp T_52.7;
T_52.6 ;
    %vpi_call 10 130 "$display", "[FAIL] Test 3: BEQ - Got %0d, Expected 42", &A<v000001e51ed105e0, 2> {0 0 0};
    %load/vec4 v000001e51ed12ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ed12ac0_0, 0, 32;
T_52.7 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e51ed105e0, 4;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_52.8, 6;
    %vpi_call 10 136 "$display", "[PASS] Test 4: Load-Use hazard" {0 0 0};
    %load/vec4 v000001e51ed12980_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ed12980_0, 0, 32;
    %jmp T_52.9;
T_52.8 ;
    %vpi_call 10 139 "$display", "[FAIL] Test 4: LW-ADD - Got %0d, Expected 40", &A<v000001e51ed105e0, 3> {0 0 0};
    %load/vec4 v000001e51ed12ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e51ed12ac0_0, 0, 32;
T_52.9 ;
    %vpi_call 10 144 "$display", "\012========================================" {0 0 0};
    %load/vec4 v000001e51ed12980_0;
    %load/vec4 v000001e51ed12ac0_0;
    %add;
    %vpi_call 10 145 "$display", "  Total: %0d, Passed: %0d, Failed: %0d", S<0,vec4,s32>, v000001e51ed12980_0, v000001e51ed12ac0_0 {1 0 0};
    %load/vec4 v000001e51ed12ac0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_52.10, 4;
    %vpi_call 10 148 "$display", "  STATUS: ALL TESTS PASSED!" {0 0 0};
    %jmp T_52.11;
T_52.10 ;
    %vpi_call 10 150 "$display", "  STATUS: %0d TESTS FAILED", v000001e51ed12ac0_0 {0 0 0};
T_52.11 ;
    %vpi_call 10 151 "$display", "========================================" {0 0 0};
    %vpi_call 10 153 "$finish" {0 0 0};
    %end;
    .thread T_52;
    .scope S_000001e51e6fd830;
T_53 ;
    %delay 2000000, 0;
    %vpi_call 10 159 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call 10 160 "$finish" {0 0 0};
    %end;
    .thread T_53;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "src/utils/advanced_branch_predictor.v";
    "src/utils/csr_reg.v";
    "src/memory/data_bram.v";
    "src/pipeline/if_stage.v";
    "src/memory/inst_bram.v";
    "src/utils/mmu.v";
    "src/utils/pmp.v";
    "src/utils/return_address_stack.v";
    "sim/tb_riscv_cpu_simple.v";
    "src/riscv_cpu_top.v";
    "src/pipeline/ex_stage.v";
    "src/core/ALU.v";
    "src/core/hazard_unit.v";
    "src/pipeline/id_stage.v";
    "src/core/control_unit.v";
    "src/pipeline/if_stage_bp.v";
    "src/utils/branch_predictor.v";
    "src/pipeline/mem_stage.v";
    "src/pipeline/regfile.v";
    "src/pipeline/wb_stage.v";
