#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000026c2d209f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000026c2d46b150_0 .net "PC", 31 0, L_0000026c2d4eecc0;  1 drivers
v0000026c2d46b010_0 .net "cycles_consumed", 31 0, v0000026c2d46c2d0_0;  1 drivers
v0000026c2d46cb90_0 .var "input_clk", 0 0;
v0000026c2d46c870_0 .var "rst", 0 0;
S_0000026c2d2196a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000026c2d209f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000026c2d3acb20 .functor NOR 1, v0000026c2d46cb90_0, v0000026c2d45a180_0, C4<0>, C4<0>;
L_0000026c2d3ac730 .functor AND 1, v0000026c2d43db40_0, v0000026c2d43d3c0_0, C4<1>, C4<1>;
L_0000026c2d3abee0 .functor AND 1, L_0000026c2d3ac730, L_0000026c2d46ca50, C4<1>, C4<1>;
L_0000026c2d3ac420 .functor AND 1, v0000026c2d42e7e0_0, v0000026c2d42da20_0, C4<1>, C4<1>;
L_0000026c2d3ac1f0 .functor AND 1, L_0000026c2d3ac420, L_0000026c2d46cff0, C4<1>, C4<1>;
L_0000026c2d3acab0 .functor AND 1, v0000026c2d458380_0, v0000026c2d45a040_0, C4<1>, C4<1>;
L_0000026c2d3ace30 .functor AND 1, L_0000026c2d3acab0, L_0000026c2d46ab10, C4<1>, C4<1>;
L_0000026c2d3ac5e0 .functor AND 1, v0000026c2d43db40_0, v0000026c2d43d3c0_0, C4<1>, C4<1>;
L_0000026c2d3acb90 .functor AND 1, L_0000026c2d3ac5e0, L_0000026c2d46a9d0, C4<1>, C4<1>;
L_0000026c2d3ac650 .functor AND 1, v0000026c2d42e7e0_0, v0000026c2d42da20_0, C4<1>, C4<1>;
L_0000026c2d3ad370 .functor AND 1, L_0000026c2d3ac650, L_0000026c2d46b290, C4<1>, C4<1>;
L_0000026c2d3acce0 .functor AND 1, v0000026c2d458380_0, v0000026c2d45a040_0, C4<1>, C4<1>;
L_0000026c2d3acf80 .functor AND 1, L_0000026c2d3acce0, L_0000026c2d46b330, C4<1>, C4<1>;
L_0000026c2d4756f0 .functor NOT 1, L_0000026c2d3acb20, C4<0>, C4<0>, C4<0>;
L_0000026c2d4753e0 .functor NOT 1, L_0000026c2d3acb20, C4<0>, C4<0>, C4<0>;
L_0000026c2d4da120 .functor NOT 1, L_0000026c2d3acb20, C4<0>, C4<0>, C4<0>;
L_0000026c2d4dbe70 .functor NOT 1, L_0000026c2d3acb20, C4<0>, C4<0>, C4<0>;
L_0000026c2d4dbe00 .functor NOT 1, L_0000026c2d3acb20, C4<0>, C4<0>, C4<0>;
L_0000026c2d4eecc0 .functor BUFZ 32, v0000026c2d457c00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026c2d45c3e0_0 .net "EX1_ALU_OPER1", 31 0, L_0000026c2d475f40;  1 drivers
v0000026c2d45cb60_0 .net "EX1_ALU_OPER2", 31 0, L_0000026c2d4da430;  1 drivers
v0000026c2d45ce80_0 .net "EX1_PC", 31 0, v0000026c2d440200_0;  1 drivers
v0000026c2d45c5c0_0 .net "EX1_PFC", 31 0, v0000026c2d43f9e0_0;  1 drivers
v0000026c2d45b800_0 .net "EX1_PFC_to_IF", 31 0, L_0000026c2d469490;  1 drivers
v0000026c2d45bee0_0 .net "EX1_forward_to_B", 31 0, v0000026c2d43ff80_0;  1 drivers
v0000026c2d45b6c0_0 .net "EX1_is_beq", 0 0, v0000026c2d440340_0;  1 drivers
v0000026c2d45d240_0 .net "EX1_is_bne", 0 0, v0000026c2d43fee0_0;  1 drivers
v0000026c2d45c340_0 .net "EX1_is_jal", 0 0, v0000026c2d43f1c0_0;  1 drivers
v0000026c2d45c200_0 .net "EX1_is_jr", 0 0, v0000026c2d43f4e0_0;  1 drivers
v0000026c2d45cc00_0 .net "EX1_is_oper2_immed", 0 0, v0000026c2d440020_0;  1 drivers
v0000026c2d45d060_0 .net "EX1_memread", 0 0, v0000026c2d4403e0_0;  1 drivers
v0000026c2d45c160_0 .net "EX1_memwrite", 0 0, v0000026c2d4400c0_0;  1 drivers
v0000026c2d45cd40_0 .net "EX1_opcode", 11 0, v0000026c2d43f580_0;  1 drivers
v0000026c2d45b080_0 .net "EX1_predicted", 0 0, v0000026c2d43f260_0;  1 drivers
v0000026c2d45c2a0_0 .net "EX1_rd_ind", 4 0, v0000026c2d43f620_0;  1 drivers
v0000026c2d45c480_0 .net "EX1_rd_indzero", 0 0, v0000026c2d440480_0;  1 drivers
v0000026c2d45bf80_0 .net "EX1_regwrite", 0 0, v0000026c2d43fa80_0;  1 drivers
v0000026c2d45ba80_0 .net "EX1_rs1", 31 0, v0000026c2d43fbc0_0;  1 drivers
v0000026c2d45c520_0 .net "EX1_rs1_ind", 4 0, v0000026c2d43f6c0_0;  1 drivers
v0000026c2d45c7a0_0 .net "EX1_rs2", 31 0, v0000026c2d440160_0;  1 drivers
v0000026c2d45b4e0_0 .net "EX1_rs2_ind", 4 0, v0000026c2d43f760_0;  1 drivers
v0000026c2d45b620_0 .net "EX1_rs2_out", 31 0, L_0000026c2d4db000;  1 drivers
v0000026c2d45c020_0 .net "EX2_ALU_OPER1", 31 0, v0000026c2d43efe0_0;  1 drivers
v0000026c2d45b120_0 .net "EX2_ALU_OPER2", 31 0, v0000026c2d43e7c0_0;  1 drivers
v0000026c2d45c8e0_0 .net "EX2_ALU_OUT", 31 0, L_0000026c2d4697b0;  1 drivers
v0000026c2d45b940_0 .net "EX2_PC", 31 0, v0000026c2d43e5e0_0;  1 drivers
v0000026c2d45cf20_0 .net "EX2_PFC_to_IF", 31 0, v0000026c2d43c920_0;  1 drivers
v0000026c2d45b1c0_0 .net "EX2_forward_to_B", 31 0, v0000026c2d43e860_0;  1 drivers
v0000026c2d45aea0_0 .net "EX2_is_beq", 0 0, v0000026c2d43e900_0;  1 drivers
v0000026c2d45c0c0_0 .net "EX2_is_bne", 0 0, v0000026c2d43cb00_0;  1 drivers
v0000026c2d45c660_0 .net "EX2_is_jal", 0 0, v0000026c2d43e9a0_0;  1 drivers
v0000026c2d45c700_0 .net "EX2_is_jr", 0 0, v0000026c2d43eb80_0;  1 drivers
v0000026c2d45b260_0 .net "EX2_is_oper2_immed", 0 0, v0000026c2d43cf60_0;  1 drivers
v0000026c2d45acc0_0 .net "EX2_memread", 0 0, v0000026c2d43d000_0;  1 drivers
v0000026c2d45cfc0_0 .net "EX2_memwrite", 0 0, v0000026c2d43d0a0_0;  1 drivers
v0000026c2d45cca0_0 .net "EX2_opcode", 11 0, v0000026c2d43d140_0;  1 drivers
v0000026c2d45b760_0 .net "EX2_predicted", 0 0, v0000026c2d43d280_0;  1 drivers
v0000026c2d45af40_0 .net "EX2_rd_ind", 4 0, v0000026c2d43d5a0_0;  1 drivers
v0000026c2d45b8a0_0 .net "EX2_rd_indzero", 0 0, v0000026c2d43d3c0_0;  1 drivers
v0000026c2d45bda0_0 .net "EX2_regwrite", 0 0, v0000026c2d43db40_0;  1 drivers
v0000026c2d45c840_0 .net "EX2_rs1", 31 0, v0000026c2d43d640_0;  1 drivers
v0000026c2d45aae0_0 .net "EX2_rs1_ind", 4 0, v0000026c2d43d820_0;  1 drivers
v0000026c2d45ad60_0 .net "EX2_rs2_ind", 4 0, v0000026c2d43da00_0;  1 drivers
v0000026c2d45b300_0 .net "EX2_rs2_out", 31 0, v0000026c2d43daa0_0;  1 drivers
v0000026c2d45be40_0 .net "ID_INST", 31 0, v0000026c2d445170_0;  1 drivers
v0000026c2d45b3a0_0 .net "ID_PC", 31 0, v0000026c2d445210_0;  1 drivers
v0000026c2d45c980_0 .net "ID_PFC_to_EX", 31 0, L_0000026c2d46e530;  1 drivers
v0000026c2d45d100_0 .net "ID_PFC_to_IF", 31 0, L_0000026c2d46d450;  1 drivers
v0000026c2d45ca20_0 .net "ID_forward_to_B", 31 0, L_0000026c2d46ea30;  1 drivers
v0000026c2d45b580_0 .net "ID_is_beq", 0 0, L_0000026c2d46d310;  1 drivers
v0000026c2d45cac0_0 .net "ID_is_bne", 0 0, L_0000026c2d46e710;  1 drivers
v0000026c2d45b9e0_0 .net "ID_is_j", 0 0, L_0000026c2d46fe30;  1 drivers
v0000026c2d45d1a0_0 .net "ID_is_jal", 0 0, L_0000026c2d46fd90;  1 drivers
v0000026c2d45ab80_0 .net "ID_is_jr", 0 0, L_0000026c2d46d6d0;  1 drivers
v0000026c2d45bb20_0 .net "ID_is_oper2_immed", 0 0, L_0000026c2d475b50;  1 drivers
v0000026c2d45ac20_0 .net "ID_memread", 0 0, L_0000026c2d46fb10;  1 drivers
v0000026c2d45bbc0_0 .net "ID_memwrite", 0 0, L_0000026c2d46fc50;  1 drivers
v0000026c2d45bc60_0 .net "ID_opcode", 11 0, v0000026c2d456260_0;  1 drivers
v0000026c2d45bd00_0 .net "ID_predicted", 0 0, v0000026c2d447150_0;  1 drivers
v0000026c2d45d600_0 .net "ID_rd_ind", 4 0, v0000026c2d455ae0_0;  1 drivers
v0000026c2d45d920_0 .net "ID_regwrite", 0 0, L_0000026c2d46f930;  1 drivers
v0000026c2d45d9c0_0 .net "ID_rs1", 31 0, v0000026c2d441610_0;  1 drivers
v0000026c2d45d2e0_0 .net "ID_rs1_ind", 4 0, v0000026c2d457520_0;  1 drivers
v0000026c2d45d880_0 .net "ID_rs2", 31 0, v0000026c2d441bb0_0;  1 drivers
v0000026c2d45d420_0 .net "ID_rs2_ind", 4 0, v0000026c2d456300_0;  1 drivers
v0000026c2d45d6a0_0 .net "IF_INST", 31 0, L_0000026c2d474340;  1 drivers
v0000026c2d45d380_0 .net "IF_pc", 31 0, v0000026c2d457c00_0;  1 drivers
v0000026c2d45d7e0_0 .net "MEM_ALU_OUT", 31 0, v0000026c2d42f500_0;  1 drivers
v0000026c2d45d560_0 .net "MEM_Data_mem_out", 31 0, v0000026c2d45a860_0;  1 drivers
v0000026c2d45d740_0 .net "MEM_memread", 0 0, v0000026c2d42f6e0_0;  1 drivers
v0000026c2d45d4c0_0 .net "MEM_memwrite", 0 0, v0000026c2d42d200_0;  1 drivers
v0000026c2d46cc30_0 .net "MEM_opcode", 11 0, v0000026c2d42e740_0;  1 drivers
v0000026c2d46cf50_0 .net "MEM_rd_ind", 4 0, v0000026c2d42ed80_0;  1 drivers
v0000026c2d46a890_0 .net "MEM_rd_indzero", 0 0, v0000026c2d42da20_0;  1 drivers
v0000026c2d46ccd0_0 .net "MEM_regwrite", 0 0, v0000026c2d42e7e0_0;  1 drivers
v0000026c2d46abb0_0 .net "MEM_rs2", 31 0, v0000026c2d42d160_0;  1 drivers
v0000026c2d46bdd0_0 .net "PC", 31 0, L_0000026c2d4eecc0;  alias, 1 drivers
v0000026c2d46bab0_0 .net "STALL_ID1_FLUSH", 0 0, v0000026c2d446570_0;  1 drivers
v0000026c2d46b830_0 .net "STALL_ID2_FLUSH", 0 0, v0000026c2d447970_0;  1 drivers
v0000026c2d46c4b0_0 .net "STALL_IF_FLUSH", 0 0, v0000026c2d448eb0_0;  1 drivers
v0000026c2d46c190_0 .net "WB_ALU_OUT", 31 0, v0000026c2d458ec0_0;  1 drivers
v0000026c2d46c910_0 .net "WB_Data_mem_out", 31 0, v0000026c2d458f60_0;  1 drivers
v0000026c2d46cd70_0 .net "WB_memread", 0 0, v0000026c2d459f00_0;  1 drivers
v0000026c2d46a930_0 .net "WB_rd_ind", 4 0, v0000026c2d459fa0_0;  1 drivers
v0000026c2d46b650_0 .net "WB_rd_indzero", 0 0, v0000026c2d45a040_0;  1 drivers
v0000026c2d46b5b0_0 .net "WB_regwrite", 0 0, v0000026c2d458380_0;  1 drivers
v0000026c2d46c730_0 .net "Wrong_prediction", 0 0, L_0000026c2d4dbc40;  1 drivers
v0000026c2d46b1f0_0 .net *"_ivl_1", 0 0, L_0000026c2d3ac730;  1 drivers
v0000026c2d46bc90_0 .net *"_ivl_13", 0 0, L_0000026c2d3acab0;  1 drivers
v0000026c2d46b8d0_0 .net *"_ivl_14", 0 0, L_0000026c2d46ab10;  1 drivers
v0000026c2d46bb50_0 .net *"_ivl_19", 0 0, L_0000026c2d3ac5e0;  1 drivers
v0000026c2d46bbf0_0 .net *"_ivl_2", 0 0, L_0000026c2d46ca50;  1 drivers
v0000026c2d46b6f0_0 .net *"_ivl_20", 0 0, L_0000026c2d46a9d0;  1 drivers
v0000026c2d46bfb0_0 .net *"_ivl_25", 0 0, L_0000026c2d3ac650;  1 drivers
v0000026c2d46ce10_0 .net *"_ivl_26", 0 0, L_0000026c2d46b290;  1 drivers
v0000026c2d46bf10_0 .net *"_ivl_31", 0 0, L_0000026c2d3acce0;  1 drivers
v0000026c2d46caf0_0 .net *"_ivl_32", 0 0, L_0000026c2d46b330;  1 drivers
v0000026c2d46aa70_0 .net *"_ivl_40", 31 0, L_0000026c2d46fed0;  1 drivers
L_0000026c2d490c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d46c050_0 .net *"_ivl_43", 26 0, L_0000026c2d490c58;  1 drivers
L_0000026c2d490ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d46c0f0_0 .net/2u *"_ivl_44", 31 0, L_0000026c2d490ca0;  1 drivers
v0000026c2d46bd30_0 .net *"_ivl_52", 31 0, L_0000026c2d4e1af0;  1 drivers
L_0000026c2d490d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d46b970_0 .net *"_ivl_55", 26 0, L_0000026c2d490d30;  1 drivers
L_0000026c2d490d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d46c550_0 .net/2u *"_ivl_56", 31 0, L_0000026c2d490d78;  1 drivers
v0000026c2d46ac50_0 .net *"_ivl_7", 0 0, L_0000026c2d3ac420;  1 drivers
v0000026c2d46be70_0 .net *"_ivl_8", 0 0, L_0000026c2d46cff0;  1 drivers
v0000026c2d46b3d0_0 .net "alu_selA", 1 0, L_0000026c2d46b0b0;  1 drivers
v0000026c2d46c230_0 .net "alu_selB", 1 0, L_0000026c2d46e670;  1 drivers
v0000026c2d46ad90_0 .net "clk", 0 0, L_0000026c2d3acb20;  1 drivers
v0000026c2d46c2d0_0 .var "cycles_consumed", 31 0;
v0000026c2d46b790_0 .net "exhaz", 0 0, L_0000026c2d3ac1f0;  1 drivers
v0000026c2d46c370_0 .net "exhaz2", 0 0, L_0000026c2d3ad370;  1 drivers
v0000026c2d46c9b0_0 .net "hlt", 0 0, v0000026c2d45a180_0;  1 drivers
v0000026c2d46c410_0 .net "idhaz", 0 0, L_0000026c2d3abee0;  1 drivers
v0000026c2d46acf0_0 .net "idhaz2", 0 0, L_0000026c2d3acb90;  1 drivers
v0000026c2d46c5f0_0 .net "if_id_write", 0 0, v0000026c2d448c30_0;  1 drivers
v0000026c2d46ceb0_0 .net "input_clk", 0 0, v0000026c2d46cb90_0;  1 drivers
v0000026c2d46c690_0 .net "is_branch_and_taken", 0 0, L_0000026c2d474f80;  1 drivers
v0000026c2d46b470_0 .net "memhaz", 0 0, L_0000026c2d3ace30;  1 drivers
v0000026c2d46aed0_0 .net "memhaz2", 0 0, L_0000026c2d3acf80;  1 drivers
v0000026c2d46c7d0_0 .net "pc_src", 2 0, L_0000026c2d46f610;  1 drivers
v0000026c2d46b510_0 .net "pc_write", 0 0, v0000026c2d448f50_0;  1 drivers
v0000026c2d46ae30_0 .net "rst", 0 0, v0000026c2d46c870_0;  1 drivers
v0000026c2d46af70_0 .net "store_rs2_forward", 1 0, L_0000026c2d46edf0;  1 drivers
v0000026c2d46ba10_0 .net "wdata_to_reg_file", 31 0, L_0000026c2d4ef510;  1 drivers
E_0000026c2d3cb5c0/0 .event negedge, v0000026c2d447b50_0;
E_0000026c2d3cb5c0/1 .event posedge, v0000026c2d42dde0_0;
E_0000026c2d3cb5c0 .event/or E_0000026c2d3cb5c0/0, E_0000026c2d3cb5c0/1;
L_0000026c2d46ca50 .cmp/eq 5, v0000026c2d43d5a0_0, v0000026c2d43f6c0_0;
L_0000026c2d46cff0 .cmp/eq 5, v0000026c2d42ed80_0, v0000026c2d43f6c0_0;
L_0000026c2d46ab10 .cmp/eq 5, v0000026c2d459fa0_0, v0000026c2d43f6c0_0;
L_0000026c2d46a9d0 .cmp/eq 5, v0000026c2d43d5a0_0, v0000026c2d43f760_0;
L_0000026c2d46b290 .cmp/eq 5, v0000026c2d42ed80_0, v0000026c2d43f760_0;
L_0000026c2d46b330 .cmp/eq 5, v0000026c2d459fa0_0, v0000026c2d43f760_0;
L_0000026c2d46fed0 .concat [ 5 27 0 0], v0000026c2d455ae0_0, L_0000026c2d490c58;
L_0000026c2d46fcf0 .cmp/ne 32, L_0000026c2d46fed0, L_0000026c2d490ca0;
L_0000026c2d4e1af0 .concat [ 5 27 0 0], v0000026c2d43d5a0_0, L_0000026c2d490d30;
L_0000026c2d4e0e70 .cmp/ne 32, L_0000026c2d4e1af0, L_0000026c2d490d78;
S_0000026c2d18d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000026c2d2196a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000026c2d3ac960 .functor NOT 1, L_0000026c2d3ac1f0, C4<0>, C4<0>, C4<0>;
L_0000026c2d3acf10 .functor AND 1, L_0000026c2d3ace30, L_0000026c2d3ac960, C4<1>, C4<1>;
L_0000026c2d3abf50 .functor OR 1, L_0000026c2d3abee0, L_0000026c2d3acf10, C4<0>, C4<0>;
L_0000026c2d3abcb0 .functor OR 1, L_0000026c2d3abee0, L_0000026c2d3ac1f0, C4<0>, C4<0>;
v0000026c2d3c7090_0 .net *"_ivl_12", 0 0, L_0000026c2d3abcb0;  1 drivers
v0000026c2d3c6690_0 .net *"_ivl_2", 0 0, L_0000026c2d3ac960;  1 drivers
v0000026c2d3c6eb0_0 .net *"_ivl_5", 0 0, L_0000026c2d3acf10;  1 drivers
v0000026c2d3c60f0_0 .net *"_ivl_7", 0 0, L_0000026c2d3abf50;  1 drivers
v0000026c2d3c69b0_0 .net "alu_selA", 1 0, L_0000026c2d46b0b0;  alias, 1 drivers
v0000026c2d3c7310_0 .net "exhaz", 0 0, L_0000026c2d3ac1f0;  alias, 1 drivers
v0000026c2d3c5e70_0 .net "idhaz", 0 0, L_0000026c2d3abee0;  alias, 1 drivers
v0000026c2d3c6c30_0 .net "memhaz", 0 0, L_0000026c2d3ace30;  alias, 1 drivers
L_0000026c2d46b0b0 .concat8 [ 1 1 0 0], L_0000026c2d3abf50, L_0000026c2d3abcb0;
S_0000026c2d18d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000026c2d2196a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000026c2d3ad140 .functor NOT 1, L_0000026c2d3ad370, C4<0>, C4<0>, C4<0>;
L_0000026c2d3ad220 .functor AND 1, L_0000026c2d3acf80, L_0000026c2d3ad140, C4<1>, C4<1>;
L_0000026c2d3ab7e0 .functor OR 1, L_0000026c2d3acb90, L_0000026c2d3ad220, C4<0>, C4<0>;
L_0000026c2d3ab850 .functor NOT 1, v0000026c2d440020_0, C4<0>, C4<0>, C4<0>;
L_0000026c2d3abd90 .functor AND 1, L_0000026c2d3ab7e0, L_0000026c2d3ab850, C4<1>, C4<1>;
L_0000026c2d3abfc0 .functor OR 1, L_0000026c2d3acb90, L_0000026c2d3ad370, C4<0>, C4<0>;
L_0000026c2d3ad610 .functor NOT 1, v0000026c2d440020_0, C4<0>, C4<0>, C4<0>;
L_0000026c2d3ad3e0 .functor AND 1, L_0000026c2d3abfc0, L_0000026c2d3ad610, C4<1>, C4<1>;
v0000026c2d3c6a50_0 .net "EX1_is_oper2_immed", 0 0, v0000026c2d440020_0;  alias, 1 drivers
v0000026c2d3c7630_0 .net *"_ivl_11", 0 0, L_0000026c2d3abd90;  1 drivers
v0000026c2d3c5bf0_0 .net *"_ivl_16", 0 0, L_0000026c2d3abfc0;  1 drivers
v0000026c2d3c6b90_0 .net *"_ivl_17", 0 0, L_0000026c2d3ad610;  1 drivers
v0000026c2d3c5970_0 .net *"_ivl_2", 0 0, L_0000026c2d3ad140;  1 drivers
v0000026c2d3c6cd0_0 .net *"_ivl_20", 0 0, L_0000026c2d3ad3e0;  1 drivers
v0000026c2d3c7270_0 .net *"_ivl_5", 0 0, L_0000026c2d3ad220;  1 drivers
v0000026c2d3c6f50_0 .net *"_ivl_7", 0 0, L_0000026c2d3ab7e0;  1 drivers
v0000026c2d3c6190_0 .net *"_ivl_8", 0 0, L_0000026c2d3ab850;  1 drivers
v0000026c2d3c7130_0 .net "alu_selB", 1 0, L_0000026c2d46e670;  alias, 1 drivers
v0000026c2d3c6050_0 .net "exhaz", 0 0, L_0000026c2d3ad370;  alias, 1 drivers
v0000026c2d3c76d0_0 .net "idhaz", 0 0, L_0000026c2d3acb90;  alias, 1 drivers
v0000026c2d3c5ab0_0 .net "memhaz", 0 0, L_0000026c2d3acf80;  alias, 1 drivers
L_0000026c2d46e670 .concat8 [ 1 1 0 0], L_0000026c2d3abd90, L_0000026c2d3ad3e0;
S_0000026c2d1869c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000026c2d2196a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000026c2d3ad530 .functor NOT 1, L_0000026c2d3ad370, C4<0>, C4<0>, C4<0>;
L_0000026c2d3ad5a0 .functor AND 1, L_0000026c2d3acf80, L_0000026c2d3ad530, C4<1>, C4<1>;
L_0000026c2d3ad680 .functor OR 1, L_0000026c2d3acb90, L_0000026c2d3ad5a0, C4<0>, C4<0>;
L_0000026c2d3ad6f0 .functor OR 1, L_0000026c2d3acb90, L_0000026c2d3ad370, C4<0>, C4<0>;
v0000026c2d3c5b50_0 .net *"_ivl_12", 0 0, L_0000026c2d3ad6f0;  1 drivers
v0000026c2d3c5c90_0 .net *"_ivl_2", 0 0, L_0000026c2d3ad530;  1 drivers
v0000026c2d3c62d0_0 .net *"_ivl_5", 0 0, L_0000026c2d3ad5a0;  1 drivers
v0000026c2d3c6370_0 .net *"_ivl_7", 0 0, L_0000026c2d3ad680;  1 drivers
v0000026c2d3c6410_0 .net "exhaz", 0 0, L_0000026c2d3ad370;  alias, 1 drivers
v0000026c2d3c6550_0 .net "idhaz", 0 0, L_0000026c2d3acb90;  alias, 1 drivers
v0000026c2d352980_0 .net "memhaz", 0 0, L_0000026c2d3acf80;  alias, 1 drivers
v0000026c2d351bc0_0 .net "store_rs2_forward", 1 0, L_0000026c2d46edf0;  alias, 1 drivers
L_0000026c2d46edf0 .concat8 [ 1 1 0 0], L_0000026c2d3ad680, L_0000026c2d3ad6f0;
S_0000026c2d186b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000026c2d2196a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000026c2d351120_0 .net "EX_ALU_OUT", 31 0, L_0000026c2d4697b0;  alias, 1 drivers
v0000026c2d3516c0_0 .net "EX_memread", 0 0, v0000026c2d43d000_0;  alias, 1 drivers
v0000026c2d32cec0_0 .net "EX_memwrite", 0 0, v0000026c2d43d0a0_0;  alias, 1 drivers
v0000026c2d32d500_0 .net "EX_opcode", 11 0, v0000026c2d43d140_0;  alias, 1 drivers
v0000026c2d42d840_0 .net "EX_rd_ind", 4 0, v0000026c2d43d5a0_0;  alias, 1 drivers
v0000026c2d42d980_0 .net "EX_rd_indzero", 0 0, L_0000026c2d4e0e70;  1 drivers
v0000026c2d42e880_0 .net "EX_regwrite", 0 0, v0000026c2d43db40_0;  alias, 1 drivers
v0000026c2d42e6a0_0 .net "EX_rs2_out", 31 0, v0000026c2d43daa0_0;  alias, 1 drivers
v0000026c2d42f500_0 .var "MEM_ALU_OUT", 31 0;
v0000026c2d42f6e0_0 .var "MEM_memread", 0 0;
v0000026c2d42d200_0 .var "MEM_memwrite", 0 0;
v0000026c2d42e740_0 .var "MEM_opcode", 11 0;
v0000026c2d42ed80_0 .var "MEM_rd_ind", 4 0;
v0000026c2d42da20_0 .var "MEM_rd_indzero", 0 0;
v0000026c2d42e7e0_0 .var "MEM_regwrite", 0 0;
v0000026c2d42d160_0 .var "MEM_rs2", 31 0;
v0000026c2d42d3e0_0 .net "clk", 0 0, L_0000026c2d4dbe70;  1 drivers
v0000026c2d42dde0_0 .net "rst", 0 0, v0000026c2d46c870_0;  alias, 1 drivers
E_0000026c2d3cb640 .event posedge, v0000026c2d42dde0_0, v0000026c2d42d3e0_0;
S_0000026c2d1f9ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000026c2d2196a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000026c2d1e1470 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026c2d1e14a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026c2d1e14e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026c2d1e1518 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026c2d1e1550 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026c2d1e1588 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026c2d1e15c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026c2d1e15f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026c2d1e1630 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026c2d1e1668 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026c2d1e16a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026c2d1e16d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026c2d1e1710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026c2d1e1748 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026c2d1e1780 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026c2d1e17b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026c2d1e17f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026c2d1e1828 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026c2d1e1860 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026c2d1e1898 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026c2d1e18d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026c2d1e1908 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026c2d1e1940 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026c2d1e1978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026c2d1e19b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026c2d4dbb60 .functor XOR 1, L_0000026c2d4da820, v0000026c2d43d280_0, C4<0>, C4<0>;
L_0000026c2d4dbd90 .functor NOT 1, L_0000026c2d4dbb60, C4<0>, C4<0>, C4<0>;
L_0000026c2d4dbbd0 .functor OR 1, v0000026c2d46c870_0, L_0000026c2d4dbd90, C4<0>, C4<0>;
L_0000026c2d4dbc40 .functor NOT 1, L_0000026c2d4dbbd0, C4<0>, C4<0>, C4<0>;
v0000026c2d4335b0_0 .net "ALU_OP", 3 0, v0000026c2d4329d0_0;  1 drivers
v0000026c2d431350_0 .net "BranchDecision", 0 0, L_0000026c2d4da820;  1 drivers
v0000026c2d431e90_0 .net "CF", 0 0, v0000026c2d432070_0;  1 drivers
v0000026c2d433510_0 .net "EX_opcode", 11 0, v0000026c2d43d140_0;  alias, 1 drivers
v0000026c2d431df0_0 .net "Wrong_prediction", 0 0, L_0000026c2d4dbc40;  alias, 1 drivers
v0000026c2d431cb0_0 .net "ZF", 0 0, L_0000026c2d4da190;  1 drivers
L_0000026c2d490ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026c2d431fd0_0 .net/2u *"_ivl_0", 31 0, L_0000026c2d490ce8;  1 drivers
v0000026c2d432110_0 .net *"_ivl_11", 0 0, L_0000026c2d4dbbd0;  1 drivers
v0000026c2d433150_0 .net *"_ivl_2", 31 0, L_0000026c2d46a430;  1 drivers
v0000026c2d433290_0 .net *"_ivl_6", 0 0, L_0000026c2d4dbb60;  1 drivers
v0000026c2d432250_0 .net *"_ivl_8", 0 0, L_0000026c2d4dbd90;  1 drivers
v0000026c2d432f70_0 .net "alu_out", 31 0, L_0000026c2d4697b0;  alias, 1 drivers
v0000026c2d4324d0_0 .net "alu_outw", 31 0, v0000026c2d432d90_0;  1 drivers
v0000026c2d432570_0 .net "is_beq", 0 0, v0000026c2d43e900_0;  alias, 1 drivers
v0000026c2d431210_0 .net "is_bne", 0 0, v0000026c2d43cb00_0;  alias, 1 drivers
v0000026c2d432b10_0 .net "is_jal", 0 0, v0000026c2d43e9a0_0;  alias, 1 drivers
v0000026c2d432bb0_0 .net "oper1", 31 0, v0000026c2d43efe0_0;  alias, 1 drivers
v0000026c2d433650_0 .net "oper2", 31 0, v0000026c2d43e7c0_0;  alias, 1 drivers
v0000026c2d432c50_0 .net "pc", 31 0, v0000026c2d43e5e0_0;  alias, 1 drivers
v0000026c2d432610_0 .net "predicted", 0 0, v0000026c2d43d280_0;  alias, 1 drivers
v0000026c2d4317b0_0 .net "rst", 0 0, v0000026c2d46c870_0;  alias, 1 drivers
L_0000026c2d46a430 .arith/sum 32, v0000026c2d43e5e0_0, L_0000026c2d490ce8;
L_0000026c2d4697b0 .functor MUXZ 32, v0000026c2d432d90_0, L_0000026c2d46a430, v0000026c2d43e9a0_0, C4<>;
S_0000026c2d1f9c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000026c2d1f9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000026c2d4db930 .functor AND 1, v0000026c2d43e900_0, L_0000026c2d4db690, C4<1>, C4<1>;
L_0000026c2d4da6d0 .functor NOT 1, L_0000026c2d4db690, C4<0>, C4<0>, C4<0>;
L_0000026c2d4da740 .functor AND 1, v0000026c2d43cb00_0, L_0000026c2d4da6d0, C4<1>, C4<1>;
L_0000026c2d4da820 .functor OR 1, L_0000026c2d4db930, L_0000026c2d4da740, C4<0>, C4<0>;
v0000026c2d431170_0 .net "BranchDecision", 0 0, L_0000026c2d4da820;  alias, 1 drivers
v0000026c2d432a70_0 .net *"_ivl_2", 0 0, L_0000026c2d4da6d0;  1 drivers
v0000026c2d432e30_0 .net "is_beq", 0 0, v0000026c2d43e900_0;  alias, 1 drivers
v0000026c2d432750_0 .net "is_beq_taken", 0 0, L_0000026c2d4db930;  1 drivers
v0000026c2d4331f0_0 .net "is_bne", 0 0, v0000026c2d43cb00_0;  alias, 1 drivers
v0000026c2d431710_0 .net "is_bne_taken", 0 0, L_0000026c2d4da740;  1 drivers
v0000026c2d432390_0 .net "is_eq", 0 0, L_0000026c2d4db690;  1 drivers
v0000026c2d4326b0_0 .net "oper1", 31 0, v0000026c2d43efe0_0;  alias, 1 drivers
v0000026c2d431f30_0 .net "oper2", 31 0, v0000026c2d43e7c0_0;  alias, 1 drivers
S_0000026c2d243170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000026c2d1f9c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000026c2d4dad60 .functor XOR 1, L_0000026c2d468090, L_0000026c2d469990, C4<0>, C4<0>;
L_0000026c2d4db8c0 .functor XOR 1, L_0000026c2d469ad0, L_0000026c2d46a2f0, C4<0>, C4<0>;
L_0000026c2d4dadd0 .functor XOR 1, L_0000026c2d468ef0, L_0000026c2d469c10, C4<0>, C4<0>;
L_0000026c2d4dae40 .functor XOR 1, L_0000026c2d46a390, L_0000026c2d46a610, C4<0>, C4<0>;
L_0000026c2d4da270 .functor XOR 1, L_0000026c2d46a750, L_0000026c2d46a7f0, C4<0>, C4<0>;
L_0000026c2d4db070 .functor XOR 1, L_0000026c2d468f90, L_0000026c2d4695d0, C4<0>, C4<0>;
L_0000026c2d4db4d0 .functor XOR 1, L_0000026c2d4df930, L_0000026c2d4de030, C4<0>, C4<0>;
L_0000026c2d4da900 .functor XOR 1, L_0000026c2d4df890, L_0000026c2d4e01f0, C4<0>, C4<0>;
L_0000026c2d4db1c0 .functor XOR 1, L_0000026c2d4de170, L_0000026c2d4e06f0, C4<0>, C4<0>;
L_0000026c2d4db0e0 .functor XOR 1, L_0000026c2d4ded50, L_0000026c2d4e0010, C4<0>, C4<0>;
L_0000026c2d4daf20 .functor XOR 1, L_0000026c2d4e0290, L_0000026c2d4df7f0, C4<0>, C4<0>;
L_0000026c2d4da890 .functor XOR 1, L_0000026c2d4e00b0, L_0000026c2d4dfc50, C4<0>, C4<0>;
L_0000026c2d4db380 .functor XOR 1, L_0000026c2d4dfd90, L_0000026c2d4de8f0, C4<0>, C4<0>;
L_0000026c2d4db230 .functor XOR 1, L_0000026c2d4e0330, L_0000026c2d4de530, C4<0>, C4<0>;
L_0000026c2d4da2e0 .functor XOR 1, L_0000026c2d4df750, L_0000026c2d4deb70, C4<0>, C4<0>;
L_0000026c2d4da3c0 .functor XOR 1, L_0000026c2d4de5d0, L_0000026c2d4de670, C4<0>, C4<0>;
L_0000026c2d4da970 .functor XOR 1, L_0000026c2d4ddf90, L_0000026c2d4dedf0, C4<0>, C4<0>;
L_0000026c2d4db2a0 .functor XOR 1, L_0000026c2d4dec10, L_0000026c2d4dfed0, C4<0>, C4<0>;
L_0000026c2d4da350 .functor XOR 1, L_0000026c2d4de3f0, L_0000026c2d4decb0, C4<0>, C4<0>;
L_0000026c2d4da510 .functor XOR 1, L_0000026c2d4dff70, L_0000026c2d4dee90, C4<0>, C4<0>;
L_0000026c2d4da7b0 .functor XOR 1, L_0000026c2d4e0150, L_0000026c2d4df570, C4<0>, C4<0>;
L_0000026c2d4dba80 .functor XOR 1, L_0000026c2d4df250, L_0000026c2d4de990, C4<0>, C4<0>;
L_0000026c2d4da580 .functor XOR 1, L_0000026c2d4de7b0, L_0000026c2d4e03d0, C4<0>, C4<0>;
L_0000026c2d4db5b0 .functor XOR 1, L_0000026c2d4de0d0, L_0000026c2d4def30, C4<0>, C4<0>;
L_0000026c2d4da660 .functor XOR 1, L_0000026c2d4de210, L_0000026c2d4e0470, C4<0>, C4<0>;
L_0000026c2d4db310 .functor XOR 1, L_0000026c2d4de710, L_0000026c2d4dfe30, C4<0>, C4<0>;
L_0000026c2d4db9a0 .functor XOR 1, L_0000026c2d4df390, L_0000026c2d4de850, C4<0>, C4<0>;
L_0000026c2d4db7e0 .functor XOR 1, L_0000026c2d4dea30, L_0000026c2d4df9d0, C4<0>, C4<0>;
L_0000026c2d4db3f0 .functor XOR 1, L_0000026c2d4df2f0, L_0000026c2d4de2b0, C4<0>, C4<0>;
L_0000026c2d4db460 .functor XOR 1, L_0000026c2d4dfb10, L_0000026c2d4e0510, C4<0>, C4<0>;
L_0000026c2d4db620 .functor XOR 1, L_0000026c2d4df430, L_0000026c2d4dead0, C4<0>, C4<0>;
L_0000026c2d4da9e0 .functor XOR 1, L_0000026c2d4defd0, L_0000026c2d4de350, C4<0>, C4<0>;
L_0000026c2d4db690/0/0 .functor OR 1, L_0000026c2d4df4d0, L_0000026c2d4e05b0, L_0000026c2d4df6b0, L_0000026c2d4df070;
L_0000026c2d4db690/0/4 .functor OR 1, L_0000026c2d4df610, L_0000026c2d4df110, L_0000026c2d4e0650, L_0000026c2d4dfbb0;
L_0000026c2d4db690/0/8 .functor OR 1, L_0000026c2d4de490, L_0000026c2d4dfcf0, L_0000026c2d4df1b0, L_0000026c2d4e1b90;
L_0000026c2d4db690/0/12 .functor OR 1, L_0000026c2d4e0c90, L_0000026c2d4e2590, L_0000026c2d4e15f0, L_0000026c2d4e1d70;
L_0000026c2d4db690/0/16 .functor OR 1, L_0000026c2d4e28b0, L_0000026c2d4e1c30, L_0000026c2d4e0b50, L_0000026c2d4e1cd0;
L_0000026c2d4db690/0/20 .functor OR 1, L_0000026c2d4e2130, L_0000026c2d4e0f10, L_0000026c2d4e0970, L_0000026c2d4e2c70;
L_0000026c2d4db690/0/24 .functor OR 1, L_0000026c2d4e2810, L_0000026c2d4e12d0, L_0000026c2d4e29f0, L_0000026c2d4e2630;
L_0000026c2d4db690/0/28 .functor OR 1, L_0000026c2d4e2310, L_0000026c2d4e1690, L_0000026c2d4e21d0, L_0000026c2d4e2e50;
L_0000026c2d4db690/1/0 .functor OR 1, L_0000026c2d4db690/0/0, L_0000026c2d4db690/0/4, L_0000026c2d4db690/0/8, L_0000026c2d4db690/0/12;
L_0000026c2d4db690/1/4 .functor OR 1, L_0000026c2d4db690/0/16, L_0000026c2d4db690/0/20, L_0000026c2d4db690/0/24, L_0000026c2d4db690/0/28;
L_0000026c2d4db690 .functor NOR 1, L_0000026c2d4db690/1/0, L_0000026c2d4db690/1/4, C4<0>, C4<0>;
v0000026c2d42eb00_0 .net *"_ivl_0", 0 0, L_0000026c2d4dad60;  1 drivers
v0000026c2d42e4c0_0 .net *"_ivl_101", 0 0, L_0000026c2d4dedf0;  1 drivers
v0000026c2d42f5a0_0 .net *"_ivl_102", 0 0, L_0000026c2d4db2a0;  1 drivers
v0000026c2d42eec0_0 .net *"_ivl_105", 0 0, L_0000026c2d4dec10;  1 drivers
v0000026c2d42e600_0 .net *"_ivl_107", 0 0, L_0000026c2d4dfed0;  1 drivers
v0000026c2d42d660_0 .net *"_ivl_108", 0 0, L_0000026c2d4da350;  1 drivers
v0000026c2d42d480_0 .net *"_ivl_11", 0 0, L_0000026c2d46a2f0;  1 drivers
v0000026c2d42f820_0 .net *"_ivl_111", 0 0, L_0000026c2d4de3f0;  1 drivers
v0000026c2d42f640_0 .net *"_ivl_113", 0 0, L_0000026c2d4decb0;  1 drivers
v0000026c2d42f1e0_0 .net *"_ivl_114", 0 0, L_0000026c2d4da510;  1 drivers
v0000026c2d42d2a0_0 .net *"_ivl_117", 0 0, L_0000026c2d4dff70;  1 drivers
v0000026c2d42d520_0 .net *"_ivl_119", 0 0, L_0000026c2d4dee90;  1 drivers
v0000026c2d42d8e0_0 .net *"_ivl_12", 0 0, L_0000026c2d4dadd0;  1 drivers
v0000026c2d42e920_0 .net *"_ivl_120", 0 0, L_0000026c2d4da7b0;  1 drivers
v0000026c2d42f780_0 .net *"_ivl_123", 0 0, L_0000026c2d4e0150;  1 drivers
v0000026c2d42ee20_0 .net *"_ivl_125", 0 0, L_0000026c2d4df570;  1 drivers
v0000026c2d42e9c0_0 .net *"_ivl_126", 0 0, L_0000026c2d4dba80;  1 drivers
v0000026c2d42d700_0 .net *"_ivl_129", 0 0, L_0000026c2d4df250;  1 drivers
v0000026c2d42e2e0_0 .net *"_ivl_131", 0 0, L_0000026c2d4de990;  1 drivers
v0000026c2d42d7a0_0 .net *"_ivl_132", 0 0, L_0000026c2d4da580;  1 drivers
v0000026c2d42f0a0_0 .net *"_ivl_135", 0 0, L_0000026c2d4de7b0;  1 drivers
v0000026c2d42dca0_0 .net *"_ivl_137", 0 0, L_0000026c2d4e03d0;  1 drivers
v0000026c2d42d5c0_0 .net *"_ivl_138", 0 0, L_0000026c2d4db5b0;  1 drivers
v0000026c2d42ea60_0 .net *"_ivl_141", 0 0, L_0000026c2d4de0d0;  1 drivers
v0000026c2d42d0c0_0 .net *"_ivl_143", 0 0, L_0000026c2d4def30;  1 drivers
v0000026c2d42dac0_0 .net *"_ivl_144", 0 0, L_0000026c2d4da660;  1 drivers
v0000026c2d42db60_0 .net *"_ivl_147", 0 0, L_0000026c2d4de210;  1 drivers
v0000026c2d42ec40_0 .net *"_ivl_149", 0 0, L_0000026c2d4e0470;  1 drivers
v0000026c2d42e1a0_0 .net *"_ivl_15", 0 0, L_0000026c2d468ef0;  1 drivers
v0000026c2d42dc00_0 .net *"_ivl_150", 0 0, L_0000026c2d4db310;  1 drivers
v0000026c2d42dd40_0 .net *"_ivl_153", 0 0, L_0000026c2d4de710;  1 drivers
v0000026c2d42de80_0 .net *"_ivl_155", 0 0, L_0000026c2d4dfe30;  1 drivers
v0000026c2d42df20_0 .net *"_ivl_156", 0 0, L_0000026c2d4db9a0;  1 drivers
v0000026c2d42ef60_0 .net *"_ivl_159", 0 0, L_0000026c2d4df390;  1 drivers
v0000026c2d42f000_0 .net *"_ivl_161", 0 0, L_0000026c2d4de850;  1 drivers
v0000026c2d42eba0_0 .net *"_ivl_162", 0 0, L_0000026c2d4db7e0;  1 drivers
v0000026c2d42ece0_0 .net *"_ivl_165", 0 0, L_0000026c2d4dea30;  1 drivers
v0000026c2d42e380_0 .net *"_ivl_167", 0 0, L_0000026c2d4df9d0;  1 drivers
v0000026c2d42f460_0 .net *"_ivl_168", 0 0, L_0000026c2d4db3f0;  1 drivers
v0000026c2d42f3c0_0 .net *"_ivl_17", 0 0, L_0000026c2d469c10;  1 drivers
v0000026c2d42f140_0 .net *"_ivl_171", 0 0, L_0000026c2d4df2f0;  1 drivers
v0000026c2d42e420_0 .net *"_ivl_173", 0 0, L_0000026c2d4de2b0;  1 drivers
v0000026c2d42f280_0 .net *"_ivl_174", 0 0, L_0000026c2d4db460;  1 drivers
v0000026c2d42f320_0 .net *"_ivl_177", 0 0, L_0000026c2d4dfb10;  1 drivers
v0000026c2d42dfc0_0 .net *"_ivl_179", 0 0, L_0000026c2d4e0510;  1 drivers
v0000026c2d42e560_0 .net *"_ivl_18", 0 0, L_0000026c2d4dae40;  1 drivers
v0000026c2d42e060_0 .net *"_ivl_180", 0 0, L_0000026c2d4db620;  1 drivers
v0000026c2d42e100_0 .net *"_ivl_183", 0 0, L_0000026c2d4df430;  1 drivers
v0000026c2d42e240_0 .net *"_ivl_185", 0 0, L_0000026c2d4dead0;  1 drivers
v0000026c2d4304a0_0 .net *"_ivl_186", 0 0, L_0000026c2d4da9e0;  1 drivers
v0000026c2d430180_0 .net *"_ivl_190", 0 0, L_0000026c2d4defd0;  1 drivers
v0000026c2d4305e0_0 .net *"_ivl_192", 0 0, L_0000026c2d4de350;  1 drivers
v0000026c2d430b80_0 .net *"_ivl_194", 0 0, L_0000026c2d4df4d0;  1 drivers
v0000026c2d430d60_0 .net *"_ivl_196", 0 0, L_0000026c2d4e05b0;  1 drivers
v0000026c2d430860_0 .net *"_ivl_198", 0 0, L_0000026c2d4df6b0;  1 drivers
v0000026c2d430040_0 .net *"_ivl_200", 0 0, L_0000026c2d4df070;  1 drivers
v0000026c2d42fd20_0 .net *"_ivl_202", 0 0, L_0000026c2d4df610;  1 drivers
v0000026c2d430220_0 .net *"_ivl_204", 0 0, L_0000026c2d4df110;  1 drivers
v0000026c2d430f40_0 .net *"_ivl_206", 0 0, L_0000026c2d4e0650;  1 drivers
v0000026c2d4300e0_0 .net *"_ivl_208", 0 0, L_0000026c2d4dfbb0;  1 drivers
v0000026c2d430c20_0 .net *"_ivl_21", 0 0, L_0000026c2d46a390;  1 drivers
v0000026c2d430680_0 .net *"_ivl_210", 0 0, L_0000026c2d4de490;  1 drivers
v0000026c2d430540_0 .net *"_ivl_212", 0 0, L_0000026c2d4dfcf0;  1 drivers
v0000026c2d430cc0_0 .net *"_ivl_214", 0 0, L_0000026c2d4df1b0;  1 drivers
v0000026c2d430720_0 .net *"_ivl_216", 0 0, L_0000026c2d4e1b90;  1 drivers
v0000026c2d42fdc0_0 .net *"_ivl_218", 0 0, L_0000026c2d4e0c90;  1 drivers
v0000026c2d4302c0_0 .net *"_ivl_220", 0 0, L_0000026c2d4e2590;  1 drivers
v0000026c2d4307c0_0 .net *"_ivl_222", 0 0, L_0000026c2d4e15f0;  1 drivers
v0000026c2d42fe60_0 .net *"_ivl_224", 0 0, L_0000026c2d4e1d70;  1 drivers
v0000026c2d430400_0 .net *"_ivl_226", 0 0, L_0000026c2d4e28b0;  1 drivers
v0000026c2d42f8c0_0 .net *"_ivl_228", 0 0, L_0000026c2d4e1c30;  1 drivers
v0000026c2d42fbe0_0 .net *"_ivl_23", 0 0, L_0000026c2d46a610;  1 drivers
v0000026c2d42ff00_0 .net *"_ivl_230", 0 0, L_0000026c2d4e0b50;  1 drivers
v0000026c2d430900_0 .net *"_ivl_232", 0 0, L_0000026c2d4e1cd0;  1 drivers
v0000026c2d42fc80_0 .net *"_ivl_234", 0 0, L_0000026c2d4e2130;  1 drivers
v0000026c2d42fb40_0 .net *"_ivl_236", 0 0, L_0000026c2d4e0f10;  1 drivers
v0000026c2d42f960_0 .net *"_ivl_238", 0 0, L_0000026c2d4e0970;  1 drivers
v0000026c2d430ea0_0 .net *"_ivl_24", 0 0, L_0000026c2d4da270;  1 drivers
v0000026c2d4309a0_0 .net *"_ivl_240", 0 0, L_0000026c2d4e2c70;  1 drivers
v0000026c2d430e00_0 .net *"_ivl_242", 0 0, L_0000026c2d4e2810;  1 drivers
v0000026c2d42ffa0_0 .net *"_ivl_244", 0 0, L_0000026c2d4e12d0;  1 drivers
v0000026c2d430360_0 .net *"_ivl_246", 0 0, L_0000026c2d4e29f0;  1 drivers
v0000026c2d42fa00_0 .net *"_ivl_248", 0 0, L_0000026c2d4e2630;  1 drivers
v0000026c2d430ae0_0 .net *"_ivl_250", 0 0, L_0000026c2d4e2310;  1 drivers
v0000026c2d430a40_0 .net *"_ivl_252", 0 0, L_0000026c2d4e1690;  1 drivers
v0000026c2d42faa0_0 .net *"_ivl_254", 0 0, L_0000026c2d4e21d0;  1 drivers
v0000026c2d351e40_0 .net *"_ivl_256", 0 0, L_0000026c2d4e2e50;  1 drivers
v0000026c2d434af0_0 .net *"_ivl_27", 0 0, L_0000026c2d46a750;  1 drivers
v0000026c2d4340f0_0 .net *"_ivl_29", 0 0, L_0000026c2d46a7f0;  1 drivers
v0000026c2d433970_0 .net *"_ivl_3", 0 0, L_0000026c2d468090;  1 drivers
v0000026c2d434b90_0 .net *"_ivl_30", 0 0, L_0000026c2d4db070;  1 drivers
v0000026c2d434c30_0 .net *"_ivl_33", 0 0, L_0000026c2d468f90;  1 drivers
v0000026c2d433dd0_0 .net *"_ivl_35", 0 0, L_0000026c2d4695d0;  1 drivers
v0000026c2d433a10_0 .net *"_ivl_36", 0 0, L_0000026c2d4db4d0;  1 drivers
v0000026c2d4345f0_0 .net *"_ivl_39", 0 0, L_0000026c2d4df930;  1 drivers
v0000026c2d434f50_0 .net *"_ivl_41", 0 0, L_0000026c2d4de030;  1 drivers
v0000026c2d434e10_0 .net *"_ivl_42", 0 0, L_0000026c2d4da900;  1 drivers
v0000026c2d4342d0_0 .net *"_ivl_45", 0 0, L_0000026c2d4df890;  1 drivers
v0000026c2d434050_0 .net *"_ivl_47", 0 0, L_0000026c2d4e01f0;  1 drivers
v0000026c2d4344b0_0 .net *"_ivl_48", 0 0, L_0000026c2d4db1c0;  1 drivers
v0000026c2d434190_0 .net *"_ivl_5", 0 0, L_0000026c2d469990;  1 drivers
v0000026c2d433ab0_0 .net *"_ivl_51", 0 0, L_0000026c2d4de170;  1 drivers
v0000026c2d434cd0_0 .net *"_ivl_53", 0 0, L_0000026c2d4e06f0;  1 drivers
v0000026c2d4347d0_0 .net *"_ivl_54", 0 0, L_0000026c2d4db0e0;  1 drivers
v0000026c2d434550_0 .net *"_ivl_57", 0 0, L_0000026c2d4ded50;  1 drivers
v0000026c2d433b50_0 .net *"_ivl_59", 0 0, L_0000026c2d4e0010;  1 drivers
v0000026c2d433e70_0 .net *"_ivl_6", 0 0, L_0000026c2d4db8c0;  1 drivers
v0000026c2d4349b0_0 .net *"_ivl_60", 0 0, L_0000026c2d4daf20;  1 drivers
v0000026c2d434690_0 .net *"_ivl_63", 0 0, L_0000026c2d4e0290;  1 drivers
v0000026c2d434d70_0 .net *"_ivl_65", 0 0, L_0000026c2d4df7f0;  1 drivers
v0000026c2d433bf0_0 .net *"_ivl_66", 0 0, L_0000026c2d4da890;  1 drivers
v0000026c2d434730_0 .net *"_ivl_69", 0 0, L_0000026c2d4e00b0;  1 drivers
v0000026c2d433c90_0 .net *"_ivl_71", 0 0, L_0000026c2d4dfc50;  1 drivers
v0000026c2d434410_0 .net *"_ivl_72", 0 0, L_0000026c2d4db380;  1 drivers
v0000026c2d434870_0 .net *"_ivl_75", 0 0, L_0000026c2d4dfd90;  1 drivers
v0000026c2d433f10_0 .net *"_ivl_77", 0 0, L_0000026c2d4de8f0;  1 drivers
v0000026c2d433d30_0 .net *"_ivl_78", 0 0, L_0000026c2d4db230;  1 drivers
v0000026c2d433fb0_0 .net *"_ivl_81", 0 0, L_0000026c2d4e0330;  1 drivers
v0000026c2d434370_0 .net *"_ivl_83", 0 0, L_0000026c2d4de530;  1 drivers
v0000026c2d434230_0 .net *"_ivl_84", 0 0, L_0000026c2d4da2e0;  1 drivers
v0000026c2d434910_0 .net *"_ivl_87", 0 0, L_0000026c2d4df750;  1 drivers
v0000026c2d434a50_0 .net *"_ivl_89", 0 0, L_0000026c2d4deb70;  1 drivers
v0000026c2d434eb0_0 .net *"_ivl_9", 0 0, L_0000026c2d469ad0;  1 drivers
v0000026c2d4338d0_0 .net *"_ivl_90", 0 0, L_0000026c2d4da3c0;  1 drivers
v0000026c2d4330b0_0 .net *"_ivl_93", 0 0, L_0000026c2d4de5d0;  1 drivers
v0000026c2d4310d0_0 .net *"_ivl_95", 0 0, L_0000026c2d4de670;  1 drivers
v0000026c2d431670_0 .net *"_ivl_96", 0 0, L_0000026c2d4da970;  1 drivers
v0000026c2d4322f0_0 .net *"_ivl_99", 0 0, L_0000026c2d4ddf90;  1 drivers
v0000026c2d432890_0 .net "a", 31 0, v0000026c2d43efe0_0;  alias, 1 drivers
v0000026c2d431d50_0 .net "b", 31 0, v0000026c2d43e7c0_0;  alias, 1 drivers
v0000026c2d432ed0_0 .net "out", 0 0, L_0000026c2d4db690;  alias, 1 drivers
v0000026c2d433830_0 .net "temp", 31 0, L_0000026c2d4dfa70;  1 drivers
L_0000026c2d468090 .part v0000026c2d43efe0_0, 0, 1;
L_0000026c2d469990 .part v0000026c2d43e7c0_0, 0, 1;
L_0000026c2d469ad0 .part v0000026c2d43efe0_0, 1, 1;
L_0000026c2d46a2f0 .part v0000026c2d43e7c0_0, 1, 1;
L_0000026c2d468ef0 .part v0000026c2d43efe0_0, 2, 1;
L_0000026c2d469c10 .part v0000026c2d43e7c0_0, 2, 1;
L_0000026c2d46a390 .part v0000026c2d43efe0_0, 3, 1;
L_0000026c2d46a610 .part v0000026c2d43e7c0_0, 3, 1;
L_0000026c2d46a750 .part v0000026c2d43efe0_0, 4, 1;
L_0000026c2d46a7f0 .part v0000026c2d43e7c0_0, 4, 1;
L_0000026c2d468f90 .part v0000026c2d43efe0_0, 5, 1;
L_0000026c2d4695d0 .part v0000026c2d43e7c0_0, 5, 1;
L_0000026c2d4df930 .part v0000026c2d43efe0_0, 6, 1;
L_0000026c2d4de030 .part v0000026c2d43e7c0_0, 6, 1;
L_0000026c2d4df890 .part v0000026c2d43efe0_0, 7, 1;
L_0000026c2d4e01f0 .part v0000026c2d43e7c0_0, 7, 1;
L_0000026c2d4de170 .part v0000026c2d43efe0_0, 8, 1;
L_0000026c2d4e06f0 .part v0000026c2d43e7c0_0, 8, 1;
L_0000026c2d4ded50 .part v0000026c2d43efe0_0, 9, 1;
L_0000026c2d4e0010 .part v0000026c2d43e7c0_0, 9, 1;
L_0000026c2d4e0290 .part v0000026c2d43efe0_0, 10, 1;
L_0000026c2d4df7f0 .part v0000026c2d43e7c0_0, 10, 1;
L_0000026c2d4e00b0 .part v0000026c2d43efe0_0, 11, 1;
L_0000026c2d4dfc50 .part v0000026c2d43e7c0_0, 11, 1;
L_0000026c2d4dfd90 .part v0000026c2d43efe0_0, 12, 1;
L_0000026c2d4de8f0 .part v0000026c2d43e7c0_0, 12, 1;
L_0000026c2d4e0330 .part v0000026c2d43efe0_0, 13, 1;
L_0000026c2d4de530 .part v0000026c2d43e7c0_0, 13, 1;
L_0000026c2d4df750 .part v0000026c2d43efe0_0, 14, 1;
L_0000026c2d4deb70 .part v0000026c2d43e7c0_0, 14, 1;
L_0000026c2d4de5d0 .part v0000026c2d43efe0_0, 15, 1;
L_0000026c2d4de670 .part v0000026c2d43e7c0_0, 15, 1;
L_0000026c2d4ddf90 .part v0000026c2d43efe0_0, 16, 1;
L_0000026c2d4dedf0 .part v0000026c2d43e7c0_0, 16, 1;
L_0000026c2d4dec10 .part v0000026c2d43efe0_0, 17, 1;
L_0000026c2d4dfed0 .part v0000026c2d43e7c0_0, 17, 1;
L_0000026c2d4de3f0 .part v0000026c2d43efe0_0, 18, 1;
L_0000026c2d4decb0 .part v0000026c2d43e7c0_0, 18, 1;
L_0000026c2d4dff70 .part v0000026c2d43efe0_0, 19, 1;
L_0000026c2d4dee90 .part v0000026c2d43e7c0_0, 19, 1;
L_0000026c2d4e0150 .part v0000026c2d43efe0_0, 20, 1;
L_0000026c2d4df570 .part v0000026c2d43e7c0_0, 20, 1;
L_0000026c2d4df250 .part v0000026c2d43efe0_0, 21, 1;
L_0000026c2d4de990 .part v0000026c2d43e7c0_0, 21, 1;
L_0000026c2d4de7b0 .part v0000026c2d43efe0_0, 22, 1;
L_0000026c2d4e03d0 .part v0000026c2d43e7c0_0, 22, 1;
L_0000026c2d4de0d0 .part v0000026c2d43efe0_0, 23, 1;
L_0000026c2d4def30 .part v0000026c2d43e7c0_0, 23, 1;
L_0000026c2d4de210 .part v0000026c2d43efe0_0, 24, 1;
L_0000026c2d4e0470 .part v0000026c2d43e7c0_0, 24, 1;
L_0000026c2d4de710 .part v0000026c2d43efe0_0, 25, 1;
L_0000026c2d4dfe30 .part v0000026c2d43e7c0_0, 25, 1;
L_0000026c2d4df390 .part v0000026c2d43efe0_0, 26, 1;
L_0000026c2d4de850 .part v0000026c2d43e7c0_0, 26, 1;
L_0000026c2d4dea30 .part v0000026c2d43efe0_0, 27, 1;
L_0000026c2d4df9d0 .part v0000026c2d43e7c0_0, 27, 1;
L_0000026c2d4df2f0 .part v0000026c2d43efe0_0, 28, 1;
L_0000026c2d4de2b0 .part v0000026c2d43e7c0_0, 28, 1;
L_0000026c2d4dfb10 .part v0000026c2d43efe0_0, 29, 1;
L_0000026c2d4e0510 .part v0000026c2d43e7c0_0, 29, 1;
L_0000026c2d4df430 .part v0000026c2d43efe0_0, 30, 1;
L_0000026c2d4dead0 .part v0000026c2d43e7c0_0, 30, 1;
LS_0000026c2d4dfa70_0_0 .concat8 [ 1 1 1 1], L_0000026c2d4dad60, L_0000026c2d4db8c0, L_0000026c2d4dadd0, L_0000026c2d4dae40;
LS_0000026c2d4dfa70_0_4 .concat8 [ 1 1 1 1], L_0000026c2d4da270, L_0000026c2d4db070, L_0000026c2d4db4d0, L_0000026c2d4da900;
LS_0000026c2d4dfa70_0_8 .concat8 [ 1 1 1 1], L_0000026c2d4db1c0, L_0000026c2d4db0e0, L_0000026c2d4daf20, L_0000026c2d4da890;
LS_0000026c2d4dfa70_0_12 .concat8 [ 1 1 1 1], L_0000026c2d4db380, L_0000026c2d4db230, L_0000026c2d4da2e0, L_0000026c2d4da3c0;
LS_0000026c2d4dfa70_0_16 .concat8 [ 1 1 1 1], L_0000026c2d4da970, L_0000026c2d4db2a0, L_0000026c2d4da350, L_0000026c2d4da510;
LS_0000026c2d4dfa70_0_20 .concat8 [ 1 1 1 1], L_0000026c2d4da7b0, L_0000026c2d4dba80, L_0000026c2d4da580, L_0000026c2d4db5b0;
LS_0000026c2d4dfa70_0_24 .concat8 [ 1 1 1 1], L_0000026c2d4da660, L_0000026c2d4db310, L_0000026c2d4db9a0, L_0000026c2d4db7e0;
LS_0000026c2d4dfa70_0_28 .concat8 [ 1 1 1 1], L_0000026c2d4db3f0, L_0000026c2d4db460, L_0000026c2d4db620, L_0000026c2d4da9e0;
LS_0000026c2d4dfa70_1_0 .concat8 [ 4 4 4 4], LS_0000026c2d4dfa70_0_0, LS_0000026c2d4dfa70_0_4, LS_0000026c2d4dfa70_0_8, LS_0000026c2d4dfa70_0_12;
LS_0000026c2d4dfa70_1_4 .concat8 [ 4 4 4 4], LS_0000026c2d4dfa70_0_16, LS_0000026c2d4dfa70_0_20, LS_0000026c2d4dfa70_0_24, LS_0000026c2d4dfa70_0_28;
L_0000026c2d4dfa70 .concat8 [ 16 16 0 0], LS_0000026c2d4dfa70_1_0, LS_0000026c2d4dfa70_1_4;
L_0000026c2d4defd0 .part v0000026c2d43efe0_0, 31, 1;
L_0000026c2d4de350 .part v0000026c2d43e7c0_0, 31, 1;
L_0000026c2d4df4d0 .part L_0000026c2d4dfa70, 0, 1;
L_0000026c2d4e05b0 .part L_0000026c2d4dfa70, 1, 1;
L_0000026c2d4df6b0 .part L_0000026c2d4dfa70, 2, 1;
L_0000026c2d4df070 .part L_0000026c2d4dfa70, 3, 1;
L_0000026c2d4df610 .part L_0000026c2d4dfa70, 4, 1;
L_0000026c2d4df110 .part L_0000026c2d4dfa70, 5, 1;
L_0000026c2d4e0650 .part L_0000026c2d4dfa70, 6, 1;
L_0000026c2d4dfbb0 .part L_0000026c2d4dfa70, 7, 1;
L_0000026c2d4de490 .part L_0000026c2d4dfa70, 8, 1;
L_0000026c2d4dfcf0 .part L_0000026c2d4dfa70, 9, 1;
L_0000026c2d4df1b0 .part L_0000026c2d4dfa70, 10, 1;
L_0000026c2d4e1b90 .part L_0000026c2d4dfa70, 11, 1;
L_0000026c2d4e0c90 .part L_0000026c2d4dfa70, 12, 1;
L_0000026c2d4e2590 .part L_0000026c2d4dfa70, 13, 1;
L_0000026c2d4e15f0 .part L_0000026c2d4dfa70, 14, 1;
L_0000026c2d4e1d70 .part L_0000026c2d4dfa70, 15, 1;
L_0000026c2d4e28b0 .part L_0000026c2d4dfa70, 16, 1;
L_0000026c2d4e1c30 .part L_0000026c2d4dfa70, 17, 1;
L_0000026c2d4e0b50 .part L_0000026c2d4dfa70, 18, 1;
L_0000026c2d4e1cd0 .part L_0000026c2d4dfa70, 19, 1;
L_0000026c2d4e2130 .part L_0000026c2d4dfa70, 20, 1;
L_0000026c2d4e0f10 .part L_0000026c2d4dfa70, 21, 1;
L_0000026c2d4e0970 .part L_0000026c2d4dfa70, 22, 1;
L_0000026c2d4e2c70 .part L_0000026c2d4dfa70, 23, 1;
L_0000026c2d4e2810 .part L_0000026c2d4dfa70, 24, 1;
L_0000026c2d4e12d0 .part L_0000026c2d4dfa70, 25, 1;
L_0000026c2d4e29f0 .part L_0000026c2d4dfa70, 26, 1;
L_0000026c2d4e2630 .part L_0000026c2d4dfa70, 27, 1;
L_0000026c2d4e2310 .part L_0000026c2d4dfa70, 28, 1;
L_0000026c2d4e1690 .part L_0000026c2d4dfa70, 29, 1;
L_0000026c2d4e21d0 .part L_0000026c2d4dfa70, 30, 1;
L_0000026c2d4e2e50 .part L_0000026c2d4dfa70, 31, 1;
S_0000026c2d243300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000026c2d1f9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000026c2d3caa80 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000026c2d4da190 .functor NOT 1, L_0000026c2d468e50, C4<0>, C4<0>, C4<0>;
v0000026c2d4327f0_0 .net "A", 31 0, v0000026c2d43efe0_0;  alias, 1 drivers
v0000026c2d4321b0_0 .net "ALUOP", 3 0, v0000026c2d4329d0_0;  alias, 1 drivers
v0000026c2d432930_0 .net "B", 31 0, v0000026c2d43e7c0_0;  alias, 1 drivers
v0000026c2d432070_0 .var "CF", 0 0;
v0000026c2d432430_0 .net "ZF", 0 0, L_0000026c2d4da190;  alias, 1 drivers
v0000026c2d4315d0_0 .net *"_ivl_1", 0 0, L_0000026c2d468e50;  1 drivers
v0000026c2d432d90_0 .var "res", 31 0;
E_0000026c2d3caf00 .event anyedge, v0000026c2d4321b0_0, v0000026c2d432890_0, v0000026c2d431d50_0, v0000026c2d432070_0;
L_0000026c2d468e50 .reduce/or v0000026c2d432d90_0;
S_0000026c2d23c8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000026c2d1f9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000026c2d3e7e00 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026c2d3e7e38 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026c2d3e7e70 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026c2d3e7ea8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026c2d3e7ee0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026c2d3e7f18 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026c2d3e7f50 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026c2d3e7f88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026c2d3e7fc0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026c2d3e7ff8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026c2d3e8030 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026c2d3e8068 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026c2d3e80a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026c2d3e80d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026c2d3e8110 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026c2d3e8148 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026c2d3e8180 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026c2d3e81b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026c2d3e81f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026c2d3e8228 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026c2d3e8260 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026c2d3e8298 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026c2d3e82d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026c2d3e8308 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026c2d3e8340 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026c2d4329d0_0 .var "ALU_OP", 3 0;
v0000026c2d432cf0_0 .net "opcode", 11 0, v0000026c2d43d140_0;  alias, 1 drivers
E_0000026c2d3caec0 .event anyedge, v0000026c2d32d500_0;
S_0000026c2d3e8380 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000026c2d2196a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000026c2d4407a0_0 .net "EX1_forward_to_B", 31 0, v0000026c2d43ff80_0;  alias, 1 drivers
v0000026c2d440520_0 .net "EX_PFC", 31 0, v0000026c2d43f9e0_0;  alias, 1 drivers
v0000026c2d4405c0_0 .net "EX_PFC_to_IF", 31 0, L_0000026c2d469490;  alias, 1 drivers
v0000026c2d43fc60_0 .net "alu_selA", 1 0, L_0000026c2d46b0b0;  alias, 1 drivers
v0000026c2d43fda0_0 .net "alu_selB", 1 0, L_0000026c2d46e670;  alias, 1 drivers
v0000026c2d43fe40_0 .net "ex_haz", 31 0, v0000026c2d42f500_0;  alias, 1 drivers
v0000026c2d4402a0_0 .net "id_haz", 31 0, L_0000026c2d4697b0;  alias, 1 drivers
v0000026c2d43f800_0 .net "is_jr", 0 0, v0000026c2d43f4e0_0;  alias, 1 drivers
v0000026c2d43f440_0 .net "mem_haz", 31 0, L_0000026c2d4ef510;  alias, 1 drivers
v0000026c2d43fb20_0 .net "oper1", 31 0, L_0000026c2d475f40;  alias, 1 drivers
v0000026c2d440660_0 .net "oper2", 31 0, L_0000026c2d4da430;  alias, 1 drivers
v0000026c2d43f300_0 .net "pc", 31 0, v0000026c2d440200_0;  alias, 1 drivers
v0000026c2d440700_0 .net "rs1", 31 0, v0000026c2d43fbc0_0;  alias, 1 drivers
v0000026c2d43f8a0_0 .net "rs2_in", 31 0, v0000026c2d440160_0;  alias, 1 drivers
v0000026c2d43f940_0 .net "rs2_out", 31 0, L_0000026c2d4db000;  alias, 1 drivers
v0000026c2d43f120_0 .net "store_rs2_forward", 1 0, L_0000026c2d46edf0;  alias, 1 drivers
L_0000026c2d469490 .functor MUXZ 32, v0000026c2d43f9e0_0, L_0000026c2d475f40, v0000026c2d43f4e0_0, C4<>;
S_0000026c2d23ca50 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000026c2d3e8380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000026c2d3cb140 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026c2d4754c0 .functor NOT 1, L_0000026c2d4698f0, C4<0>, C4<0>, C4<0>;
L_0000026c2d474f10 .functor NOT 1, L_0000026c2d469b70, C4<0>, C4<0>, C4<0>;
L_0000026c2d475530 .functor NOT 1, L_0000026c2d46a110, C4<0>, C4<0>, C4<0>;
L_0000026c2d4758b0 .functor NOT 1, L_0000026c2d468630, C4<0>, C4<0>, C4<0>;
L_0000026c2d475920 .functor AND 32, L_0000026c2d475bc0, v0000026c2d43fbc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d474180 .functor AND 32, L_0000026c2d475c30, L_0000026c2d4ef510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d474260 .functor OR 32, L_0000026c2d475920, L_0000026c2d474180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026c2d475e60 .functor AND 32, L_0000026c2d475840, v0000026c2d42f500_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d475df0 .functor OR 32, L_0000026c2d474260, L_0000026c2d475e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026c2d475ed0 .functor AND 32, L_0000026c2d4740a0, L_0000026c2d4697b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d475f40 .functor OR 32, L_0000026c2d475df0, L_0000026c2d475ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026c2d4318f0_0 .net *"_ivl_1", 0 0, L_0000026c2d4698f0;  1 drivers
v0000026c2d431a30_0 .net *"_ivl_13", 0 0, L_0000026c2d46a110;  1 drivers
v0000026c2d431ad0_0 .net *"_ivl_14", 0 0, L_0000026c2d475530;  1 drivers
v0000026c2d431b70_0 .net *"_ivl_19", 0 0, L_0000026c2d468950;  1 drivers
v0000026c2d431c10_0 .net *"_ivl_2", 0 0, L_0000026c2d4754c0;  1 drivers
v0000026c2d436f40_0 .net *"_ivl_23", 0 0, L_0000026c2d4689f0;  1 drivers
v0000026c2d437080_0 .net *"_ivl_27", 0 0, L_0000026c2d468630;  1 drivers
v0000026c2d438ac0_0 .net *"_ivl_28", 0 0, L_0000026c2d4758b0;  1 drivers
v0000026c2d4380c0_0 .net *"_ivl_33", 0 0, L_0000026c2d469030;  1 drivers
v0000026c2d438660_0 .net *"_ivl_37", 0 0, L_0000026c2d469df0;  1 drivers
v0000026c2d437120_0 .net *"_ivl_40", 31 0, L_0000026c2d475920;  1 drivers
v0000026c2d436e00_0 .net *"_ivl_42", 31 0, L_0000026c2d474180;  1 drivers
v0000026c2d437f80_0 .net *"_ivl_44", 31 0, L_0000026c2d474260;  1 drivers
v0000026c2d4385c0_0 .net *"_ivl_46", 31 0, L_0000026c2d475e60;  1 drivers
v0000026c2d4371c0_0 .net *"_ivl_48", 31 0, L_0000026c2d475df0;  1 drivers
v0000026c2d438340_0 .net *"_ivl_50", 31 0, L_0000026c2d475ed0;  1 drivers
v0000026c2d4378a0_0 .net *"_ivl_7", 0 0, L_0000026c2d469b70;  1 drivers
v0000026c2d437620_0 .net *"_ivl_8", 0 0, L_0000026c2d474f10;  1 drivers
v0000026c2d438700_0 .net "ina", 31 0, v0000026c2d43fbc0_0;  alias, 1 drivers
v0000026c2d438840_0 .net "inb", 31 0, L_0000026c2d4ef510;  alias, 1 drivers
v0000026c2d438020_0 .net "inc", 31 0, v0000026c2d42f500_0;  alias, 1 drivers
v0000026c2d438160_0 .net "ind", 31 0, L_0000026c2d4697b0;  alias, 1 drivers
v0000026c2d437bc0_0 .net "out", 31 0, L_0000026c2d475f40;  alias, 1 drivers
v0000026c2d438ca0_0 .net "s0", 31 0, L_0000026c2d475bc0;  1 drivers
v0000026c2d438c00_0 .net "s1", 31 0, L_0000026c2d475c30;  1 drivers
v0000026c2d438200_0 .net "s2", 31 0, L_0000026c2d475840;  1 drivers
v0000026c2d4387a0_0 .net "s3", 31 0, L_0000026c2d4740a0;  1 drivers
v0000026c2d4388e0_0 .net "sel", 1 0, L_0000026c2d46b0b0;  alias, 1 drivers
L_0000026c2d4698f0 .part L_0000026c2d46b0b0, 1, 1;
LS_0000026c2d469cb0_0_0 .concat [ 1 1 1 1], L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0;
LS_0000026c2d469cb0_0_4 .concat [ 1 1 1 1], L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0;
LS_0000026c2d469cb0_0_8 .concat [ 1 1 1 1], L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0;
LS_0000026c2d469cb0_0_12 .concat [ 1 1 1 1], L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0;
LS_0000026c2d469cb0_0_16 .concat [ 1 1 1 1], L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0;
LS_0000026c2d469cb0_0_20 .concat [ 1 1 1 1], L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0;
LS_0000026c2d469cb0_0_24 .concat [ 1 1 1 1], L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0;
LS_0000026c2d469cb0_0_28 .concat [ 1 1 1 1], L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0, L_0000026c2d4754c0;
LS_0000026c2d469cb0_1_0 .concat [ 4 4 4 4], LS_0000026c2d469cb0_0_0, LS_0000026c2d469cb0_0_4, LS_0000026c2d469cb0_0_8, LS_0000026c2d469cb0_0_12;
LS_0000026c2d469cb0_1_4 .concat [ 4 4 4 4], LS_0000026c2d469cb0_0_16, LS_0000026c2d469cb0_0_20, LS_0000026c2d469cb0_0_24, LS_0000026c2d469cb0_0_28;
L_0000026c2d469cb0 .concat [ 16 16 0 0], LS_0000026c2d469cb0_1_0, LS_0000026c2d469cb0_1_4;
L_0000026c2d469b70 .part L_0000026c2d46b0b0, 0, 1;
LS_0000026c2d469210_0_0 .concat [ 1 1 1 1], L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10;
LS_0000026c2d469210_0_4 .concat [ 1 1 1 1], L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10;
LS_0000026c2d469210_0_8 .concat [ 1 1 1 1], L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10;
LS_0000026c2d469210_0_12 .concat [ 1 1 1 1], L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10;
LS_0000026c2d469210_0_16 .concat [ 1 1 1 1], L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10;
LS_0000026c2d469210_0_20 .concat [ 1 1 1 1], L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10;
LS_0000026c2d469210_0_24 .concat [ 1 1 1 1], L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10;
LS_0000026c2d469210_0_28 .concat [ 1 1 1 1], L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10, L_0000026c2d474f10;
LS_0000026c2d469210_1_0 .concat [ 4 4 4 4], LS_0000026c2d469210_0_0, LS_0000026c2d469210_0_4, LS_0000026c2d469210_0_8, LS_0000026c2d469210_0_12;
LS_0000026c2d469210_1_4 .concat [ 4 4 4 4], LS_0000026c2d469210_0_16, LS_0000026c2d469210_0_20, LS_0000026c2d469210_0_24, LS_0000026c2d469210_0_28;
L_0000026c2d469210 .concat [ 16 16 0 0], LS_0000026c2d469210_1_0, LS_0000026c2d469210_1_4;
L_0000026c2d46a110 .part L_0000026c2d46b0b0, 1, 1;
LS_0000026c2d468590_0_0 .concat [ 1 1 1 1], L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530;
LS_0000026c2d468590_0_4 .concat [ 1 1 1 1], L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530;
LS_0000026c2d468590_0_8 .concat [ 1 1 1 1], L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530;
LS_0000026c2d468590_0_12 .concat [ 1 1 1 1], L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530;
LS_0000026c2d468590_0_16 .concat [ 1 1 1 1], L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530;
LS_0000026c2d468590_0_20 .concat [ 1 1 1 1], L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530;
LS_0000026c2d468590_0_24 .concat [ 1 1 1 1], L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530;
LS_0000026c2d468590_0_28 .concat [ 1 1 1 1], L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530, L_0000026c2d475530;
LS_0000026c2d468590_1_0 .concat [ 4 4 4 4], LS_0000026c2d468590_0_0, LS_0000026c2d468590_0_4, LS_0000026c2d468590_0_8, LS_0000026c2d468590_0_12;
LS_0000026c2d468590_1_4 .concat [ 4 4 4 4], LS_0000026c2d468590_0_16, LS_0000026c2d468590_0_20, LS_0000026c2d468590_0_24, LS_0000026c2d468590_0_28;
L_0000026c2d468590 .concat [ 16 16 0 0], LS_0000026c2d468590_1_0, LS_0000026c2d468590_1_4;
L_0000026c2d468950 .part L_0000026c2d46b0b0, 0, 1;
LS_0000026c2d4690d0_0_0 .concat [ 1 1 1 1], L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950;
LS_0000026c2d4690d0_0_4 .concat [ 1 1 1 1], L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950;
LS_0000026c2d4690d0_0_8 .concat [ 1 1 1 1], L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950;
LS_0000026c2d4690d0_0_12 .concat [ 1 1 1 1], L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950;
LS_0000026c2d4690d0_0_16 .concat [ 1 1 1 1], L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950;
LS_0000026c2d4690d0_0_20 .concat [ 1 1 1 1], L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950;
LS_0000026c2d4690d0_0_24 .concat [ 1 1 1 1], L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950;
LS_0000026c2d4690d0_0_28 .concat [ 1 1 1 1], L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950, L_0000026c2d468950;
LS_0000026c2d4690d0_1_0 .concat [ 4 4 4 4], LS_0000026c2d4690d0_0_0, LS_0000026c2d4690d0_0_4, LS_0000026c2d4690d0_0_8, LS_0000026c2d4690d0_0_12;
LS_0000026c2d4690d0_1_4 .concat [ 4 4 4 4], LS_0000026c2d4690d0_0_16, LS_0000026c2d4690d0_0_20, LS_0000026c2d4690d0_0_24, LS_0000026c2d4690d0_0_28;
L_0000026c2d4690d0 .concat [ 16 16 0 0], LS_0000026c2d4690d0_1_0, LS_0000026c2d4690d0_1_4;
L_0000026c2d4689f0 .part L_0000026c2d46b0b0, 1, 1;
LS_0000026c2d469e90_0_0 .concat [ 1 1 1 1], L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0;
LS_0000026c2d469e90_0_4 .concat [ 1 1 1 1], L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0;
LS_0000026c2d469e90_0_8 .concat [ 1 1 1 1], L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0;
LS_0000026c2d469e90_0_12 .concat [ 1 1 1 1], L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0;
LS_0000026c2d469e90_0_16 .concat [ 1 1 1 1], L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0;
LS_0000026c2d469e90_0_20 .concat [ 1 1 1 1], L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0;
LS_0000026c2d469e90_0_24 .concat [ 1 1 1 1], L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0;
LS_0000026c2d469e90_0_28 .concat [ 1 1 1 1], L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0, L_0000026c2d4689f0;
LS_0000026c2d469e90_1_0 .concat [ 4 4 4 4], LS_0000026c2d469e90_0_0, LS_0000026c2d469e90_0_4, LS_0000026c2d469e90_0_8, LS_0000026c2d469e90_0_12;
LS_0000026c2d469e90_1_4 .concat [ 4 4 4 4], LS_0000026c2d469e90_0_16, LS_0000026c2d469e90_0_20, LS_0000026c2d469e90_0_24, LS_0000026c2d469e90_0_28;
L_0000026c2d469e90 .concat [ 16 16 0 0], LS_0000026c2d469e90_1_0, LS_0000026c2d469e90_1_4;
L_0000026c2d468630 .part L_0000026c2d46b0b0, 0, 1;
LS_0000026c2d469850_0_0 .concat [ 1 1 1 1], L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0;
LS_0000026c2d469850_0_4 .concat [ 1 1 1 1], L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0;
LS_0000026c2d469850_0_8 .concat [ 1 1 1 1], L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0;
LS_0000026c2d469850_0_12 .concat [ 1 1 1 1], L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0;
LS_0000026c2d469850_0_16 .concat [ 1 1 1 1], L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0;
LS_0000026c2d469850_0_20 .concat [ 1 1 1 1], L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0;
LS_0000026c2d469850_0_24 .concat [ 1 1 1 1], L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0;
LS_0000026c2d469850_0_28 .concat [ 1 1 1 1], L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0, L_0000026c2d4758b0;
LS_0000026c2d469850_1_0 .concat [ 4 4 4 4], LS_0000026c2d469850_0_0, LS_0000026c2d469850_0_4, LS_0000026c2d469850_0_8, LS_0000026c2d469850_0_12;
LS_0000026c2d469850_1_4 .concat [ 4 4 4 4], LS_0000026c2d469850_0_16, LS_0000026c2d469850_0_20, LS_0000026c2d469850_0_24, LS_0000026c2d469850_0_28;
L_0000026c2d469850 .concat [ 16 16 0 0], LS_0000026c2d469850_1_0, LS_0000026c2d469850_1_4;
L_0000026c2d469030 .part L_0000026c2d46b0b0, 1, 1;
LS_0000026c2d4684f0_0_0 .concat [ 1 1 1 1], L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030;
LS_0000026c2d4684f0_0_4 .concat [ 1 1 1 1], L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030;
LS_0000026c2d4684f0_0_8 .concat [ 1 1 1 1], L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030;
LS_0000026c2d4684f0_0_12 .concat [ 1 1 1 1], L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030;
LS_0000026c2d4684f0_0_16 .concat [ 1 1 1 1], L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030;
LS_0000026c2d4684f0_0_20 .concat [ 1 1 1 1], L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030;
LS_0000026c2d4684f0_0_24 .concat [ 1 1 1 1], L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030;
LS_0000026c2d4684f0_0_28 .concat [ 1 1 1 1], L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030, L_0000026c2d469030;
LS_0000026c2d4684f0_1_0 .concat [ 4 4 4 4], LS_0000026c2d4684f0_0_0, LS_0000026c2d4684f0_0_4, LS_0000026c2d4684f0_0_8, LS_0000026c2d4684f0_0_12;
LS_0000026c2d4684f0_1_4 .concat [ 4 4 4 4], LS_0000026c2d4684f0_0_16, LS_0000026c2d4684f0_0_20, LS_0000026c2d4684f0_0_24, LS_0000026c2d4684f0_0_28;
L_0000026c2d4684f0 .concat [ 16 16 0 0], LS_0000026c2d4684f0_1_0, LS_0000026c2d4684f0_1_4;
L_0000026c2d469df0 .part L_0000026c2d46b0b0, 0, 1;
LS_0000026c2d46a070_0_0 .concat [ 1 1 1 1], L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0;
LS_0000026c2d46a070_0_4 .concat [ 1 1 1 1], L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0;
LS_0000026c2d46a070_0_8 .concat [ 1 1 1 1], L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0;
LS_0000026c2d46a070_0_12 .concat [ 1 1 1 1], L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0;
LS_0000026c2d46a070_0_16 .concat [ 1 1 1 1], L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0;
LS_0000026c2d46a070_0_20 .concat [ 1 1 1 1], L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0;
LS_0000026c2d46a070_0_24 .concat [ 1 1 1 1], L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0;
LS_0000026c2d46a070_0_28 .concat [ 1 1 1 1], L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0, L_0000026c2d469df0;
LS_0000026c2d46a070_1_0 .concat [ 4 4 4 4], LS_0000026c2d46a070_0_0, LS_0000026c2d46a070_0_4, LS_0000026c2d46a070_0_8, LS_0000026c2d46a070_0_12;
LS_0000026c2d46a070_1_4 .concat [ 4 4 4 4], LS_0000026c2d46a070_0_16, LS_0000026c2d46a070_0_20, LS_0000026c2d46a070_0_24, LS_0000026c2d46a070_0_28;
L_0000026c2d46a070 .concat [ 16 16 0 0], LS_0000026c2d46a070_1_0, LS_0000026c2d46a070_1_4;
S_0000026c2d1f8230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000026c2d23ca50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026c2d475bc0 .functor AND 32, L_0000026c2d469cb0, L_0000026c2d469210, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026c2d433010_0 .net "in1", 31 0, L_0000026c2d469cb0;  1 drivers
v0000026c2d433330_0 .net "in2", 31 0, L_0000026c2d469210;  1 drivers
v0000026c2d431490_0 .net "out", 31 0, L_0000026c2d475bc0;  alias, 1 drivers
S_0000026c2d1f83c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000026c2d23ca50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026c2d475c30 .functor AND 32, L_0000026c2d468590, L_0000026c2d4690d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026c2d4333d0_0 .net "in1", 31 0, L_0000026c2d468590;  1 drivers
v0000026c2d4313f0_0 .net "in2", 31 0, L_0000026c2d4690d0;  1 drivers
v0000026c2d431990_0 .net "out", 31 0, L_0000026c2d475c30;  alias, 1 drivers
S_0000026c2d231570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000026c2d23ca50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026c2d475840 .functor AND 32, L_0000026c2d469e90, L_0000026c2d469850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026c2d433470_0 .net "in1", 31 0, L_0000026c2d469e90;  1 drivers
v0000026c2d4336f0_0 .net "in2", 31 0, L_0000026c2d469850;  1 drivers
v0000026c2d433790_0 .net "out", 31 0, L_0000026c2d475840;  alias, 1 drivers
S_0000026c2d435a70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000026c2d23ca50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026c2d4740a0 .functor AND 32, L_0000026c2d4684f0, L_0000026c2d46a070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026c2d4312b0_0 .net "in1", 31 0, L_0000026c2d4684f0;  1 drivers
v0000026c2d431530_0 .net "in2", 31 0, L_0000026c2d46a070;  1 drivers
v0000026c2d431850_0 .net "out", 31 0, L_0000026c2d4740a0;  alias, 1 drivers
S_0000026c2d436240 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000026c2d3e8380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000026c2d3caf80 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026c2d475ca0 .functor NOT 1, L_0000026c2d46a4d0, C4<0>, C4<0>, C4<0>;
L_0000026c2d475d10 .functor NOT 1, L_0000026c2d468130, C4<0>, C4<0>, C4<0>;
L_0000026c2d3ad1b0 .functor NOT 1, L_0000026c2d469170, C4<0>, C4<0>, C4<0>;
L_0000026c2d4d9fd0 .functor NOT 1, L_0000026c2d468270, C4<0>, C4<0>, C4<0>;
L_0000026c2d4db150 .functor AND 32, L_0000026c2d475fb0, v0000026c2d43ff80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d4dac80 .functor AND 32, L_0000026c2d475d80, L_0000026c2d4ef510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d4db700 .functor OR 32, L_0000026c2d4db150, L_0000026c2d4dac80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026c2d4daeb0 .functor AND 32, L_0000026c2d4d9f60, v0000026c2d42f500_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d4db540 .functor OR 32, L_0000026c2d4db700, L_0000026c2d4daeb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026c2d4dba10 .functor AND 32, L_0000026c2d4da0b0, L_0000026c2d4697b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d4da430 .functor OR 32, L_0000026c2d4db540, L_0000026c2d4dba10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026c2d437300_0 .net *"_ivl_1", 0 0, L_0000026c2d46a4d0;  1 drivers
v0000026c2d436d60_0 .net *"_ivl_13", 0 0, L_0000026c2d469170;  1 drivers
v0000026c2d4373a0_0 .net *"_ivl_14", 0 0, L_0000026c2d3ad1b0;  1 drivers
v0000026c2d436fe0_0 .net *"_ivl_19", 0 0, L_0000026c2d4692b0;  1 drivers
v0000026c2d437ee0_0 .net *"_ivl_2", 0 0, L_0000026c2d475ca0;  1 drivers
v0000026c2d438480_0 .net *"_ivl_23", 0 0, L_0000026c2d46a6b0;  1 drivers
v0000026c2d438980_0 .net *"_ivl_27", 0 0, L_0000026c2d468270;  1 drivers
v0000026c2d438a20_0 .net *"_ivl_28", 0 0, L_0000026c2d4d9fd0;  1 drivers
v0000026c2d436ae0_0 .net *"_ivl_33", 0 0, L_0000026c2d4693f0;  1 drivers
v0000026c2d437c60_0 .net *"_ivl_37", 0 0, L_0000026c2d46a1b0;  1 drivers
v0000026c2d437440_0 .net *"_ivl_40", 31 0, L_0000026c2d4db150;  1 drivers
v0000026c2d437760_0 .net *"_ivl_42", 31 0, L_0000026c2d4dac80;  1 drivers
v0000026c2d437800_0 .net *"_ivl_44", 31 0, L_0000026c2d4db700;  1 drivers
v0000026c2d437b20_0 .net *"_ivl_46", 31 0, L_0000026c2d4daeb0;  1 drivers
v0000026c2d4379e0_0 .net *"_ivl_48", 31 0, L_0000026c2d4db540;  1 drivers
v0000026c2d437d00_0 .net *"_ivl_50", 31 0, L_0000026c2d4dba10;  1 drivers
v0000026c2d438b60_0 .net *"_ivl_7", 0 0, L_0000026c2d468130;  1 drivers
v0000026c2d438d40_0 .net *"_ivl_8", 0 0, L_0000026c2d475d10;  1 drivers
v0000026c2d437a80_0 .net "ina", 31 0, v0000026c2d43ff80_0;  alias, 1 drivers
v0000026c2d438de0_0 .net "inb", 31 0, L_0000026c2d4ef510;  alias, 1 drivers
v0000026c2d438fc0_0 .net "inc", 31 0, v0000026c2d42f500_0;  alias, 1 drivers
v0000026c2d438e80_0 .net "ind", 31 0, L_0000026c2d4697b0;  alias, 1 drivers
v0000026c2d438f20_0 .net "out", 31 0, L_0000026c2d4da430;  alias, 1 drivers
v0000026c2d439060_0 .net "s0", 31 0, L_0000026c2d475fb0;  1 drivers
v0000026c2d436900_0 .net "s1", 31 0, L_0000026c2d475d80;  1 drivers
v0000026c2d4369a0_0 .net "s2", 31 0, L_0000026c2d4d9f60;  1 drivers
v0000026c2d436a40_0 .net "s3", 31 0, L_0000026c2d4da0b0;  1 drivers
v0000026c2d436b80_0 .net "sel", 1 0, L_0000026c2d46e670;  alias, 1 drivers
L_0000026c2d46a4d0 .part L_0000026c2d46e670, 1, 1;
LS_0000026c2d469670_0_0 .concat [ 1 1 1 1], L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0;
LS_0000026c2d469670_0_4 .concat [ 1 1 1 1], L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0;
LS_0000026c2d469670_0_8 .concat [ 1 1 1 1], L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0;
LS_0000026c2d469670_0_12 .concat [ 1 1 1 1], L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0;
LS_0000026c2d469670_0_16 .concat [ 1 1 1 1], L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0;
LS_0000026c2d469670_0_20 .concat [ 1 1 1 1], L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0;
LS_0000026c2d469670_0_24 .concat [ 1 1 1 1], L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0;
LS_0000026c2d469670_0_28 .concat [ 1 1 1 1], L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0, L_0000026c2d475ca0;
LS_0000026c2d469670_1_0 .concat [ 4 4 4 4], LS_0000026c2d469670_0_0, LS_0000026c2d469670_0_4, LS_0000026c2d469670_0_8, LS_0000026c2d469670_0_12;
LS_0000026c2d469670_1_4 .concat [ 4 4 4 4], LS_0000026c2d469670_0_16, LS_0000026c2d469670_0_20, LS_0000026c2d469670_0_24, LS_0000026c2d469670_0_28;
L_0000026c2d469670 .concat [ 16 16 0 0], LS_0000026c2d469670_1_0, LS_0000026c2d469670_1_4;
L_0000026c2d468130 .part L_0000026c2d46e670, 0, 1;
LS_0000026c2d469f30_0_0 .concat [ 1 1 1 1], L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10;
LS_0000026c2d469f30_0_4 .concat [ 1 1 1 1], L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10;
LS_0000026c2d469f30_0_8 .concat [ 1 1 1 1], L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10;
LS_0000026c2d469f30_0_12 .concat [ 1 1 1 1], L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10;
LS_0000026c2d469f30_0_16 .concat [ 1 1 1 1], L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10;
LS_0000026c2d469f30_0_20 .concat [ 1 1 1 1], L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10;
LS_0000026c2d469f30_0_24 .concat [ 1 1 1 1], L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10;
LS_0000026c2d469f30_0_28 .concat [ 1 1 1 1], L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10, L_0000026c2d475d10;
LS_0000026c2d469f30_1_0 .concat [ 4 4 4 4], LS_0000026c2d469f30_0_0, LS_0000026c2d469f30_0_4, LS_0000026c2d469f30_0_8, LS_0000026c2d469f30_0_12;
LS_0000026c2d469f30_1_4 .concat [ 4 4 4 4], LS_0000026c2d469f30_0_16, LS_0000026c2d469f30_0_20, LS_0000026c2d469f30_0_24, LS_0000026c2d469f30_0_28;
L_0000026c2d469f30 .concat [ 16 16 0 0], LS_0000026c2d469f30_1_0, LS_0000026c2d469f30_1_4;
L_0000026c2d469170 .part L_0000026c2d46e670, 1, 1;
LS_0000026c2d46a570_0_0 .concat [ 1 1 1 1], L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0;
LS_0000026c2d46a570_0_4 .concat [ 1 1 1 1], L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0;
LS_0000026c2d46a570_0_8 .concat [ 1 1 1 1], L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0;
LS_0000026c2d46a570_0_12 .concat [ 1 1 1 1], L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0;
LS_0000026c2d46a570_0_16 .concat [ 1 1 1 1], L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0;
LS_0000026c2d46a570_0_20 .concat [ 1 1 1 1], L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0;
LS_0000026c2d46a570_0_24 .concat [ 1 1 1 1], L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0;
LS_0000026c2d46a570_0_28 .concat [ 1 1 1 1], L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0, L_0000026c2d3ad1b0;
LS_0000026c2d46a570_1_0 .concat [ 4 4 4 4], LS_0000026c2d46a570_0_0, LS_0000026c2d46a570_0_4, LS_0000026c2d46a570_0_8, LS_0000026c2d46a570_0_12;
LS_0000026c2d46a570_1_4 .concat [ 4 4 4 4], LS_0000026c2d46a570_0_16, LS_0000026c2d46a570_0_20, LS_0000026c2d46a570_0_24, LS_0000026c2d46a570_0_28;
L_0000026c2d46a570 .concat [ 16 16 0 0], LS_0000026c2d46a570_1_0, LS_0000026c2d46a570_1_4;
L_0000026c2d4692b0 .part L_0000026c2d46e670, 0, 1;
LS_0000026c2d4681d0_0_0 .concat [ 1 1 1 1], L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0;
LS_0000026c2d4681d0_0_4 .concat [ 1 1 1 1], L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0;
LS_0000026c2d4681d0_0_8 .concat [ 1 1 1 1], L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0;
LS_0000026c2d4681d0_0_12 .concat [ 1 1 1 1], L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0;
LS_0000026c2d4681d0_0_16 .concat [ 1 1 1 1], L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0;
LS_0000026c2d4681d0_0_20 .concat [ 1 1 1 1], L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0;
LS_0000026c2d4681d0_0_24 .concat [ 1 1 1 1], L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0;
LS_0000026c2d4681d0_0_28 .concat [ 1 1 1 1], L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0, L_0000026c2d4692b0;
LS_0000026c2d4681d0_1_0 .concat [ 4 4 4 4], LS_0000026c2d4681d0_0_0, LS_0000026c2d4681d0_0_4, LS_0000026c2d4681d0_0_8, LS_0000026c2d4681d0_0_12;
LS_0000026c2d4681d0_1_4 .concat [ 4 4 4 4], LS_0000026c2d4681d0_0_16, LS_0000026c2d4681d0_0_20, LS_0000026c2d4681d0_0_24, LS_0000026c2d4681d0_0_28;
L_0000026c2d4681d0 .concat [ 16 16 0 0], LS_0000026c2d4681d0_1_0, LS_0000026c2d4681d0_1_4;
L_0000026c2d46a6b0 .part L_0000026c2d46e670, 1, 1;
LS_0000026c2d4686d0_0_0 .concat [ 1 1 1 1], L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0;
LS_0000026c2d4686d0_0_4 .concat [ 1 1 1 1], L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0;
LS_0000026c2d4686d0_0_8 .concat [ 1 1 1 1], L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0;
LS_0000026c2d4686d0_0_12 .concat [ 1 1 1 1], L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0;
LS_0000026c2d4686d0_0_16 .concat [ 1 1 1 1], L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0;
LS_0000026c2d4686d0_0_20 .concat [ 1 1 1 1], L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0;
LS_0000026c2d4686d0_0_24 .concat [ 1 1 1 1], L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0;
LS_0000026c2d4686d0_0_28 .concat [ 1 1 1 1], L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0, L_0000026c2d46a6b0;
LS_0000026c2d4686d0_1_0 .concat [ 4 4 4 4], LS_0000026c2d4686d0_0_0, LS_0000026c2d4686d0_0_4, LS_0000026c2d4686d0_0_8, LS_0000026c2d4686d0_0_12;
LS_0000026c2d4686d0_1_4 .concat [ 4 4 4 4], LS_0000026c2d4686d0_0_16, LS_0000026c2d4686d0_0_20, LS_0000026c2d4686d0_0_24, LS_0000026c2d4686d0_0_28;
L_0000026c2d4686d0 .concat [ 16 16 0 0], LS_0000026c2d4686d0_1_0, LS_0000026c2d4686d0_1_4;
L_0000026c2d468270 .part L_0000026c2d46e670, 0, 1;
LS_0000026c2d469fd0_0_0 .concat [ 1 1 1 1], L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0;
LS_0000026c2d469fd0_0_4 .concat [ 1 1 1 1], L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0;
LS_0000026c2d469fd0_0_8 .concat [ 1 1 1 1], L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0;
LS_0000026c2d469fd0_0_12 .concat [ 1 1 1 1], L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0;
LS_0000026c2d469fd0_0_16 .concat [ 1 1 1 1], L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0;
LS_0000026c2d469fd0_0_20 .concat [ 1 1 1 1], L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0;
LS_0000026c2d469fd0_0_24 .concat [ 1 1 1 1], L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0;
LS_0000026c2d469fd0_0_28 .concat [ 1 1 1 1], L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0, L_0000026c2d4d9fd0;
LS_0000026c2d469fd0_1_0 .concat [ 4 4 4 4], LS_0000026c2d469fd0_0_0, LS_0000026c2d469fd0_0_4, LS_0000026c2d469fd0_0_8, LS_0000026c2d469fd0_0_12;
LS_0000026c2d469fd0_1_4 .concat [ 4 4 4 4], LS_0000026c2d469fd0_0_16, LS_0000026c2d469fd0_0_20, LS_0000026c2d469fd0_0_24, LS_0000026c2d469fd0_0_28;
L_0000026c2d469fd0 .concat [ 16 16 0 0], LS_0000026c2d469fd0_1_0, LS_0000026c2d469fd0_1_4;
L_0000026c2d4693f0 .part L_0000026c2d46e670, 1, 1;
LS_0000026c2d469710_0_0 .concat [ 1 1 1 1], L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0;
LS_0000026c2d469710_0_4 .concat [ 1 1 1 1], L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0;
LS_0000026c2d469710_0_8 .concat [ 1 1 1 1], L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0;
LS_0000026c2d469710_0_12 .concat [ 1 1 1 1], L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0;
LS_0000026c2d469710_0_16 .concat [ 1 1 1 1], L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0;
LS_0000026c2d469710_0_20 .concat [ 1 1 1 1], L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0;
LS_0000026c2d469710_0_24 .concat [ 1 1 1 1], L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0;
LS_0000026c2d469710_0_28 .concat [ 1 1 1 1], L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0, L_0000026c2d4693f0;
LS_0000026c2d469710_1_0 .concat [ 4 4 4 4], LS_0000026c2d469710_0_0, LS_0000026c2d469710_0_4, LS_0000026c2d469710_0_8, LS_0000026c2d469710_0_12;
LS_0000026c2d469710_1_4 .concat [ 4 4 4 4], LS_0000026c2d469710_0_16, LS_0000026c2d469710_0_20, LS_0000026c2d469710_0_24, LS_0000026c2d469710_0_28;
L_0000026c2d469710 .concat [ 16 16 0 0], LS_0000026c2d469710_1_0, LS_0000026c2d469710_1_4;
L_0000026c2d46a1b0 .part L_0000026c2d46e670, 0, 1;
LS_0000026c2d468770_0_0 .concat [ 1 1 1 1], L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0;
LS_0000026c2d468770_0_4 .concat [ 1 1 1 1], L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0;
LS_0000026c2d468770_0_8 .concat [ 1 1 1 1], L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0;
LS_0000026c2d468770_0_12 .concat [ 1 1 1 1], L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0;
LS_0000026c2d468770_0_16 .concat [ 1 1 1 1], L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0;
LS_0000026c2d468770_0_20 .concat [ 1 1 1 1], L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0;
LS_0000026c2d468770_0_24 .concat [ 1 1 1 1], L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0;
LS_0000026c2d468770_0_28 .concat [ 1 1 1 1], L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0, L_0000026c2d46a1b0;
LS_0000026c2d468770_1_0 .concat [ 4 4 4 4], LS_0000026c2d468770_0_0, LS_0000026c2d468770_0_4, LS_0000026c2d468770_0_8, LS_0000026c2d468770_0_12;
LS_0000026c2d468770_1_4 .concat [ 4 4 4 4], LS_0000026c2d468770_0_16, LS_0000026c2d468770_0_20, LS_0000026c2d468770_0_24, LS_0000026c2d468770_0_28;
L_0000026c2d468770 .concat [ 16 16 0 0], LS_0000026c2d468770_1_0, LS_0000026c2d468770_1_4;
S_0000026c2d4358e0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000026c2d436240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026c2d475fb0 .functor AND 32, L_0000026c2d469670, L_0000026c2d469f30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026c2d438520_0 .net "in1", 31 0, L_0000026c2d469670;  1 drivers
v0000026c2d436c20_0 .net "in2", 31 0, L_0000026c2d469f30;  1 drivers
v0000026c2d4374e0_0 .net "out", 31 0, L_0000026c2d475fb0;  alias, 1 drivers
S_0000026c2d435c00 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000026c2d436240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026c2d475d80 .functor AND 32, L_0000026c2d46a570, L_0000026c2d4681d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026c2d437e40_0 .net "in1", 31 0, L_0000026c2d46a570;  1 drivers
v0000026c2d437580_0 .net "in2", 31 0, L_0000026c2d4681d0;  1 drivers
v0000026c2d437940_0 .net "out", 31 0, L_0000026c2d475d80;  alias, 1 drivers
S_0000026c2d4363d0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000026c2d436240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026c2d4d9f60 .functor AND 32, L_0000026c2d4686d0, L_0000026c2d469fd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026c2d437260_0 .net "in1", 31 0, L_0000026c2d4686d0;  1 drivers
v0000026c2d4376c0_0 .net "in2", 31 0, L_0000026c2d469fd0;  1 drivers
v0000026c2d4382a0_0 .net "out", 31 0, L_0000026c2d4d9f60;  alias, 1 drivers
S_0000026c2d435d90 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000026c2d436240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026c2d4da0b0 .functor AND 32, L_0000026c2d469710, L_0000026c2d468770, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026c2d436ea0_0 .net "in1", 31 0, L_0000026c2d469710;  1 drivers
v0000026c2d4383e0_0 .net "in2", 31 0, L_0000026c2d468770;  1 drivers
v0000026c2d437da0_0 .net "out", 31 0, L_0000026c2d4da0b0;  alias, 1 drivers
S_0000026c2d435f20 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000026c2d3e8380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000026c2d3cc200 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026c2d4daa50 .functor NOT 1, L_0000026c2d468810, C4<0>, C4<0>, C4<0>;
L_0000026c2d4dbaf0 .functor NOT 1, L_0000026c2d468310, C4<0>, C4<0>, C4<0>;
L_0000026c2d4daf90 .functor NOT 1, L_0000026c2d4688b0, C4<0>, C4<0>, C4<0>;
L_0000026c2d4dacf0 .functor NOT 1, L_0000026c2d4683b0, C4<0>, C4<0>, C4<0>;
L_0000026c2d4da5f0 .functor AND 32, L_0000026c2d4daba0, v0000026c2d440160_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d4dab30 .functor AND 32, L_0000026c2d4db850, L_0000026c2d4ef510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d4db770 .functor OR 32, L_0000026c2d4da5f0, L_0000026c2d4dab30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026c2d4da200 .functor AND 32, L_0000026c2d4da4a0, v0000026c2d42f500_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d4daac0 .functor OR 32, L_0000026c2d4db770, L_0000026c2d4da200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026c2d4da040 .functor AND 32, L_0000026c2d4dac10, L_0000026c2d4697b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d4db000 .functor OR 32, L_0000026c2d4daac0, L_0000026c2d4da040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026c2d439560_0 .net *"_ivl_1", 0 0, L_0000026c2d468810;  1 drivers
v0000026c2d4399c0_0 .net *"_ivl_13", 0 0, L_0000026c2d4688b0;  1 drivers
v0000026c2d439600_0 .net *"_ivl_14", 0 0, L_0000026c2d4daf90;  1 drivers
v0000026c2d4397e0_0 .net *"_ivl_19", 0 0, L_0000026c2d469d50;  1 drivers
v0000026c2d43a320_0 .net *"_ivl_2", 0 0, L_0000026c2d4daa50;  1 drivers
v0000026c2d439e20_0 .net *"_ivl_23", 0 0, L_0000026c2d468a90;  1 drivers
v0000026c2d43a5a0_0 .net *"_ivl_27", 0 0, L_0000026c2d4683b0;  1 drivers
v0000026c2d4396a0_0 .net *"_ivl_28", 0 0, L_0000026c2d4dacf0;  1 drivers
v0000026c2d439740_0 .net *"_ivl_33", 0 0, L_0000026c2d468bd0;  1 drivers
v0000026c2d439ce0_0 .net *"_ivl_37", 0 0, L_0000026c2d46a250;  1 drivers
v0000026c2d439880_0 .net *"_ivl_40", 31 0, L_0000026c2d4da5f0;  1 drivers
v0000026c2d439920_0 .net *"_ivl_42", 31 0, L_0000026c2d4dab30;  1 drivers
v0000026c2d43a3c0_0 .net *"_ivl_44", 31 0, L_0000026c2d4db770;  1 drivers
v0000026c2d43a460_0 .net *"_ivl_46", 31 0, L_0000026c2d4da200;  1 drivers
v0000026c2d43a500_0 .net *"_ivl_48", 31 0, L_0000026c2d4daac0;  1 drivers
v0000026c2d439a60_0 .net *"_ivl_50", 31 0, L_0000026c2d4da040;  1 drivers
v0000026c2d439b00_0 .net *"_ivl_7", 0 0, L_0000026c2d468310;  1 drivers
v0000026c2d439ec0_0 .net *"_ivl_8", 0 0, L_0000026c2d4dbaf0;  1 drivers
v0000026c2d439f60_0 .net "ina", 31 0, v0000026c2d440160_0;  alias, 1 drivers
v0000026c2d43a6e0_0 .net "inb", 31 0, L_0000026c2d4ef510;  alias, 1 drivers
v0000026c2d43a000_0 .net "inc", 31 0, v0000026c2d42f500_0;  alias, 1 drivers
v0000026c2d43a0a0_0 .net "ind", 31 0, L_0000026c2d4697b0;  alias, 1 drivers
v0000026c2d43a640_0 .net "out", 31 0, L_0000026c2d4db000;  alias, 1 drivers
v0000026c2d43a780_0 .net "s0", 31 0, L_0000026c2d4daba0;  1 drivers
v0000026c2d439100_0 .net "s1", 31 0, L_0000026c2d4db850;  1 drivers
v0000026c2d4391a0_0 .net "s2", 31 0, L_0000026c2d4da4a0;  1 drivers
v0000026c2d43f3a0_0 .net "s3", 31 0, L_0000026c2d4dac10;  1 drivers
v0000026c2d43fd00_0 .net "sel", 1 0, L_0000026c2d46edf0;  alias, 1 drivers
L_0000026c2d468810 .part L_0000026c2d46edf0, 1, 1;
LS_0000026c2d469a30_0_0 .concat [ 1 1 1 1], L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50;
LS_0000026c2d469a30_0_4 .concat [ 1 1 1 1], L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50;
LS_0000026c2d469a30_0_8 .concat [ 1 1 1 1], L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50;
LS_0000026c2d469a30_0_12 .concat [ 1 1 1 1], L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50;
LS_0000026c2d469a30_0_16 .concat [ 1 1 1 1], L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50;
LS_0000026c2d469a30_0_20 .concat [ 1 1 1 1], L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50;
LS_0000026c2d469a30_0_24 .concat [ 1 1 1 1], L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50;
LS_0000026c2d469a30_0_28 .concat [ 1 1 1 1], L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50, L_0000026c2d4daa50;
LS_0000026c2d469a30_1_0 .concat [ 4 4 4 4], LS_0000026c2d469a30_0_0, LS_0000026c2d469a30_0_4, LS_0000026c2d469a30_0_8, LS_0000026c2d469a30_0_12;
LS_0000026c2d469a30_1_4 .concat [ 4 4 4 4], LS_0000026c2d469a30_0_16, LS_0000026c2d469a30_0_20, LS_0000026c2d469a30_0_24, LS_0000026c2d469a30_0_28;
L_0000026c2d469a30 .concat [ 16 16 0 0], LS_0000026c2d469a30_1_0, LS_0000026c2d469a30_1_4;
L_0000026c2d468310 .part L_0000026c2d46edf0, 0, 1;
LS_0000026c2d469350_0_0 .concat [ 1 1 1 1], L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0;
LS_0000026c2d469350_0_4 .concat [ 1 1 1 1], L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0;
LS_0000026c2d469350_0_8 .concat [ 1 1 1 1], L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0;
LS_0000026c2d469350_0_12 .concat [ 1 1 1 1], L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0;
LS_0000026c2d469350_0_16 .concat [ 1 1 1 1], L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0;
LS_0000026c2d469350_0_20 .concat [ 1 1 1 1], L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0;
LS_0000026c2d469350_0_24 .concat [ 1 1 1 1], L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0;
LS_0000026c2d469350_0_28 .concat [ 1 1 1 1], L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0, L_0000026c2d4dbaf0;
LS_0000026c2d469350_1_0 .concat [ 4 4 4 4], LS_0000026c2d469350_0_0, LS_0000026c2d469350_0_4, LS_0000026c2d469350_0_8, LS_0000026c2d469350_0_12;
LS_0000026c2d469350_1_4 .concat [ 4 4 4 4], LS_0000026c2d469350_0_16, LS_0000026c2d469350_0_20, LS_0000026c2d469350_0_24, LS_0000026c2d469350_0_28;
L_0000026c2d469350 .concat [ 16 16 0 0], LS_0000026c2d469350_1_0, LS_0000026c2d469350_1_4;
L_0000026c2d4688b0 .part L_0000026c2d46edf0, 1, 1;
LS_0000026c2d469530_0_0 .concat [ 1 1 1 1], L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90;
LS_0000026c2d469530_0_4 .concat [ 1 1 1 1], L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90;
LS_0000026c2d469530_0_8 .concat [ 1 1 1 1], L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90;
LS_0000026c2d469530_0_12 .concat [ 1 1 1 1], L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90;
LS_0000026c2d469530_0_16 .concat [ 1 1 1 1], L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90;
LS_0000026c2d469530_0_20 .concat [ 1 1 1 1], L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90;
LS_0000026c2d469530_0_24 .concat [ 1 1 1 1], L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90;
LS_0000026c2d469530_0_28 .concat [ 1 1 1 1], L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90, L_0000026c2d4daf90;
LS_0000026c2d469530_1_0 .concat [ 4 4 4 4], LS_0000026c2d469530_0_0, LS_0000026c2d469530_0_4, LS_0000026c2d469530_0_8, LS_0000026c2d469530_0_12;
LS_0000026c2d469530_1_4 .concat [ 4 4 4 4], LS_0000026c2d469530_0_16, LS_0000026c2d469530_0_20, LS_0000026c2d469530_0_24, LS_0000026c2d469530_0_28;
L_0000026c2d469530 .concat [ 16 16 0 0], LS_0000026c2d469530_1_0, LS_0000026c2d469530_1_4;
L_0000026c2d469d50 .part L_0000026c2d46edf0, 0, 1;
LS_0000026c2d468d10_0_0 .concat [ 1 1 1 1], L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50;
LS_0000026c2d468d10_0_4 .concat [ 1 1 1 1], L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50;
LS_0000026c2d468d10_0_8 .concat [ 1 1 1 1], L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50;
LS_0000026c2d468d10_0_12 .concat [ 1 1 1 1], L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50;
LS_0000026c2d468d10_0_16 .concat [ 1 1 1 1], L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50;
LS_0000026c2d468d10_0_20 .concat [ 1 1 1 1], L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50;
LS_0000026c2d468d10_0_24 .concat [ 1 1 1 1], L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50;
LS_0000026c2d468d10_0_28 .concat [ 1 1 1 1], L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50, L_0000026c2d469d50;
LS_0000026c2d468d10_1_0 .concat [ 4 4 4 4], LS_0000026c2d468d10_0_0, LS_0000026c2d468d10_0_4, LS_0000026c2d468d10_0_8, LS_0000026c2d468d10_0_12;
LS_0000026c2d468d10_1_4 .concat [ 4 4 4 4], LS_0000026c2d468d10_0_16, LS_0000026c2d468d10_0_20, LS_0000026c2d468d10_0_24, LS_0000026c2d468d10_0_28;
L_0000026c2d468d10 .concat [ 16 16 0 0], LS_0000026c2d468d10_1_0, LS_0000026c2d468d10_1_4;
L_0000026c2d468a90 .part L_0000026c2d46edf0, 1, 1;
LS_0000026c2d468450_0_0 .concat [ 1 1 1 1], L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90;
LS_0000026c2d468450_0_4 .concat [ 1 1 1 1], L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90;
LS_0000026c2d468450_0_8 .concat [ 1 1 1 1], L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90;
LS_0000026c2d468450_0_12 .concat [ 1 1 1 1], L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90;
LS_0000026c2d468450_0_16 .concat [ 1 1 1 1], L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90;
LS_0000026c2d468450_0_20 .concat [ 1 1 1 1], L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90;
LS_0000026c2d468450_0_24 .concat [ 1 1 1 1], L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90;
LS_0000026c2d468450_0_28 .concat [ 1 1 1 1], L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90, L_0000026c2d468a90;
LS_0000026c2d468450_1_0 .concat [ 4 4 4 4], LS_0000026c2d468450_0_0, LS_0000026c2d468450_0_4, LS_0000026c2d468450_0_8, LS_0000026c2d468450_0_12;
LS_0000026c2d468450_1_4 .concat [ 4 4 4 4], LS_0000026c2d468450_0_16, LS_0000026c2d468450_0_20, LS_0000026c2d468450_0_24, LS_0000026c2d468450_0_28;
L_0000026c2d468450 .concat [ 16 16 0 0], LS_0000026c2d468450_1_0, LS_0000026c2d468450_1_4;
L_0000026c2d4683b0 .part L_0000026c2d46edf0, 0, 1;
LS_0000026c2d468b30_0_0 .concat [ 1 1 1 1], L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0;
LS_0000026c2d468b30_0_4 .concat [ 1 1 1 1], L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0;
LS_0000026c2d468b30_0_8 .concat [ 1 1 1 1], L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0;
LS_0000026c2d468b30_0_12 .concat [ 1 1 1 1], L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0;
LS_0000026c2d468b30_0_16 .concat [ 1 1 1 1], L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0;
LS_0000026c2d468b30_0_20 .concat [ 1 1 1 1], L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0;
LS_0000026c2d468b30_0_24 .concat [ 1 1 1 1], L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0;
LS_0000026c2d468b30_0_28 .concat [ 1 1 1 1], L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0, L_0000026c2d4dacf0;
LS_0000026c2d468b30_1_0 .concat [ 4 4 4 4], LS_0000026c2d468b30_0_0, LS_0000026c2d468b30_0_4, LS_0000026c2d468b30_0_8, LS_0000026c2d468b30_0_12;
LS_0000026c2d468b30_1_4 .concat [ 4 4 4 4], LS_0000026c2d468b30_0_16, LS_0000026c2d468b30_0_20, LS_0000026c2d468b30_0_24, LS_0000026c2d468b30_0_28;
L_0000026c2d468b30 .concat [ 16 16 0 0], LS_0000026c2d468b30_1_0, LS_0000026c2d468b30_1_4;
L_0000026c2d468bd0 .part L_0000026c2d46edf0, 1, 1;
LS_0000026c2d468db0_0_0 .concat [ 1 1 1 1], L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0;
LS_0000026c2d468db0_0_4 .concat [ 1 1 1 1], L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0;
LS_0000026c2d468db0_0_8 .concat [ 1 1 1 1], L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0;
LS_0000026c2d468db0_0_12 .concat [ 1 1 1 1], L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0;
LS_0000026c2d468db0_0_16 .concat [ 1 1 1 1], L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0;
LS_0000026c2d468db0_0_20 .concat [ 1 1 1 1], L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0;
LS_0000026c2d468db0_0_24 .concat [ 1 1 1 1], L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0;
LS_0000026c2d468db0_0_28 .concat [ 1 1 1 1], L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0, L_0000026c2d468bd0;
LS_0000026c2d468db0_1_0 .concat [ 4 4 4 4], LS_0000026c2d468db0_0_0, LS_0000026c2d468db0_0_4, LS_0000026c2d468db0_0_8, LS_0000026c2d468db0_0_12;
LS_0000026c2d468db0_1_4 .concat [ 4 4 4 4], LS_0000026c2d468db0_0_16, LS_0000026c2d468db0_0_20, LS_0000026c2d468db0_0_24, LS_0000026c2d468db0_0_28;
L_0000026c2d468db0 .concat [ 16 16 0 0], LS_0000026c2d468db0_1_0, LS_0000026c2d468db0_1_4;
L_0000026c2d46a250 .part L_0000026c2d46edf0, 0, 1;
LS_0000026c2d468c70_0_0 .concat [ 1 1 1 1], L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250;
LS_0000026c2d468c70_0_4 .concat [ 1 1 1 1], L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250;
LS_0000026c2d468c70_0_8 .concat [ 1 1 1 1], L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250;
LS_0000026c2d468c70_0_12 .concat [ 1 1 1 1], L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250;
LS_0000026c2d468c70_0_16 .concat [ 1 1 1 1], L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250;
LS_0000026c2d468c70_0_20 .concat [ 1 1 1 1], L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250;
LS_0000026c2d468c70_0_24 .concat [ 1 1 1 1], L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250;
LS_0000026c2d468c70_0_28 .concat [ 1 1 1 1], L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250, L_0000026c2d46a250;
LS_0000026c2d468c70_1_0 .concat [ 4 4 4 4], LS_0000026c2d468c70_0_0, LS_0000026c2d468c70_0_4, LS_0000026c2d468c70_0_8, LS_0000026c2d468c70_0_12;
LS_0000026c2d468c70_1_4 .concat [ 4 4 4 4], LS_0000026c2d468c70_0_16, LS_0000026c2d468c70_0_20, LS_0000026c2d468c70_0_24, LS_0000026c2d468c70_0_28;
L_0000026c2d468c70 .concat [ 16 16 0 0], LS_0000026c2d468c70_1_0, LS_0000026c2d468c70_1_4;
S_0000026c2d4360b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000026c2d435f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026c2d4daba0 .functor AND 32, L_0000026c2d469a30, L_0000026c2d469350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026c2d436cc0_0 .net "in1", 31 0, L_0000026c2d469a30;  1 drivers
v0000026c2d439d80_0 .net "in2", 31 0, L_0000026c2d469350;  1 drivers
v0000026c2d4392e0_0 .net "out", 31 0, L_0000026c2d4daba0;  alias, 1 drivers
S_0000026c2d4366f0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000026c2d435f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026c2d4db850 .functor AND 32, L_0000026c2d469530, L_0000026c2d468d10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026c2d439240_0 .net "in1", 31 0, L_0000026c2d469530;  1 drivers
v0000026c2d43a140_0 .net "in2", 31 0, L_0000026c2d468d10;  1 drivers
v0000026c2d439380_0 .net "out", 31 0, L_0000026c2d4db850;  alias, 1 drivers
S_0000026c2d436560 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000026c2d435f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026c2d4da4a0 .functor AND 32, L_0000026c2d468450, L_0000026c2d468b30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026c2d439420_0 .net "in1", 31 0, L_0000026c2d468450;  1 drivers
v0000026c2d439c40_0 .net "in2", 31 0, L_0000026c2d468b30;  1 drivers
v0000026c2d4394c0_0 .net "out", 31 0, L_0000026c2d4da4a0;  alias, 1 drivers
S_0000026c2d43b580 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000026c2d435f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026c2d4dac10 .functor AND 32, L_0000026c2d468db0, L_0000026c2d468c70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026c2d43a1e0_0 .net "in1", 31 0, L_0000026c2d468db0;  1 drivers
v0000026c2d439ba0_0 .net "in2", 31 0, L_0000026c2d468c70;  1 drivers
v0000026c2d43a280_0 .net "out", 31 0, L_0000026c2d4dac10;  alias, 1 drivers
S_0000026c2d43b260 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000026c2d2196a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000026c2d4408d0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026c2d440908 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026c2d440940 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026c2d440978 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026c2d4409b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026c2d4409e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026c2d440a20 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026c2d440a58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026c2d440a90 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026c2d440ac8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026c2d440b00 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026c2d440b38 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026c2d440b70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026c2d440ba8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026c2d440be0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026c2d440c18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026c2d440c50 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026c2d440c88 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026c2d440cc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026c2d440cf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026c2d440d30 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026c2d440d68 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026c2d440da0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026c2d440dd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026c2d440e10 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026c2d440200_0 .var "EX1_PC", 31 0;
v0000026c2d43f9e0_0 .var "EX1_PFC", 31 0;
v0000026c2d43ff80_0 .var "EX1_forward_to_B", 31 0;
v0000026c2d440340_0 .var "EX1_is_beq", 0 0;
v0000026c2d43fee0_0 .var "EX1_is_bne", 0 0;
v0000026c2d43f1c0_0 .var "EX1_is_jal", 0 0;
v0000026c2d43f4e0_0 .var "EX1_is_jr", 0 0;
v0000026c2d440020_0 .var "EX1_is_oper2_immed", 0 0;
v0000026c2d4403e0_0 .var "EX1_memread", 0 0;
v0000026c2d4400c0_0 .var "EX1_memwrite", 0 0;
v0000026c2d43f580_0 .var "EX1_opcode", 11 0;
v0000026c2d43f260_0 .var "EX1_predicted", 0 0;
v0000026c2d43f620_0 .var "EX1_rd_ind", 4 0;
v0000026c2d440480_0 .var "EX1_rd_indzero", 0 0;
v0000026c2d43fa80_0 .var "EX1_regwrite", 0 0;
v0000026c2d43fbc0_0 .var "EX1_rs1", 31 0;
v0000026c2d43f6c0_0 .var "EX1_rs1_ind", 4 0;
v0000026c2d440160_0 .var "EX1_rs2", 31 0;
v0000026c2d43f760_0 .var "EX1_rs2_ind", 4 0;
v0000026c2d43e220_0 .net "FLUSH", 0 0, v0000026c2d446570_0;  alias, 1 drivers
v0000026c2d43ecc0_0 .net "ID_PC", 31 0, v0000026c2d445210_0;  alias, 1 drivers
v0000026c2d43ec20_0 .net "ID_PFC_to_EX", 31 0, L_0000026c2d46e530;  alias, 1 drivers
v0000026c2d43dfa0_0 .net "ID_forward_to_B", 31 0, L_0000026c2d46ea30;  alias, 1 drivers
v0000026c2d43dbe0_0 .net "ID_is_beq", 0 0, L_0000026c2d46d310;  alias, 1 drivers
v0000026c2d43df00_0 .net "ID_is_bne", 0 0, L_0000026c2d46e710;  alias, 1 drivers
v0000026c2d43eea0_0 .net "ID_is_jal", 0 0, L_0000026c2d46fd90;  alias, 1 drivers
v0000026c2d43e040_0 .net "ID_is_jr", 0 0, L_0000026c2d46d6d0;  alias, 1 drivers
v0000026c2d43ea40_0 .net "ID_is_oper2_immed", 0 0, L_0000026c2d475b50;  alias, 1 drivers
v0000026c2d43ee00_0 .net "ID_memread", 0 0, L_0000026c2d46fb10;  alias, 1 drivers
v0000026c2d43dd20_0 .net "ID_memwrite", 0 0, L_0000026c2d46fc50;  alias, 1 drivers
v0000026c2d43cba0_0 .net "ID_opcode", 11 0, v0000026c2d456260_0;  alias, 1 drivers
v0000026c2d43d6e0_0 .net "ID_predicted", 0 0, v0000026c2d447150_0;  alias, 1 drivers
v0000026c2d43ed60_0 .net "ID_rd_ind", 4 0, v0000026c2d455ae0_0;  alias, 1 drivers
v0000026c2d43cc40_0 .net "ID_rd_indzero", 0 0, L_0000026c2d46fcf0;  1 drivers
v0000026c2d43de60_0 .net "ID_regwrite", 0 0, L_0000026c2d46f930;  alias, 1 drivers
v0000026c2d43d500_0 .net "ID_rs1", 31 0, v0000026c2d441610_0;  alias, 1 drivers
v0000026c2d43d320_0 .net "ID_rs1_ind", 4 0, v0000026c2d457520_0;  alias, 1 drivers
v0000026c2d43d8c0_0 .net "ID_rs2", 31 0, v0000026c2d441bb0_0;  alias, 1 drivers
v0000026c2d43e2c0_0 .net "ID_rs2_ind", 4 0, v0000026c2d456300_0;  alias, 1 drivers
v0000026c2d43c9c0_0 .net "clk", 0 0, L_0000026c2d4753e0;  1 drivers
v0000026c2d43d780_0 .net "rst", 0 0, v0000026c2d46c870_0;  alias, 1 drivers
E_0000026c2d3cc340 .event posedge, v0000026c2d42dde0_0, v0000026c2d43c9c0_0;
S_0000026c2d43b8a0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000026c2d2196a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000026c2d440e50 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026c2d440e88 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026c2d440ec0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026c2d440ef8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026c2d440f30 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026c2d440f68 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026c2d440fa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026c2d440fd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026c2d441010 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026c2d441048 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026c2d441080 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026c2d4410b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026c2d4410f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026c2d441128 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026c2d441160 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026c2d441198 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026c2d4411d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026c2d441208 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026c2d441240 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026c2d441278 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026c2d4412b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026c2d4412e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026c2d441320 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026c2d441358 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026c2d441390 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026c2d43f080_0 .net "EX1_ALU_OPER1", 31 0, L_0000026c2d475f40;  alias, 1 drivers
v0000026c2d43d460_0 .net "EX1_ALU_OPER2", 31 0, L_0000026c2d4da430;  alias, 1 drivers
v0000026c2d43d960_0 .net "EX1_PC", 31 0, v0000026c2d440200_0;  alias, 1 drivers
v0000026c2d43e360_0 .net "EX1_PFC_to_IF", 31 0, L_0000026c2d469490;  alias, 1 drivers
v0000026c2d43e540_0 .net "EX1_forward_to_B", 31 0, v0000026c2d43ff80_0;  alias, 1 drivers
v0000026c2d43e0e0_0 .net "EX1_is_beq", 0 0, v0000026c2d440340_0;  alias, 1 drivers
v0000026c2d43eae0_0 .net "EX1_is_bne", 0 0, v0000026c2d43fee0_0;  alias, 1 drivers
v0000026c2d43cce0_0 .net "EX1_is_jal", 0 0, v0000026c2d43f1c0_0;  alias, 1 drivers
v0000026c2d43cd80_0 .net "EX1_is_jr", 0 0, v0000026c2d43f4e0_0;  alias, 1 drivers
v0000026c2d43e680_0 .net "EX1_is_oper2_immed", 0 0, v0000026c2d440020_0;  alias, 1 drivers
v0000026c2d43dc80_0 .net "EX1_memread", 0 0, v0000026c2d4403e0_0;  alias, 1 drivers
v0000026c2d43d1e0_0 .net "EX1_memwrite", 0 0, v0000026c2d4400c0_0;  alias, 1 drivers
v0000026c2d43ce20_0 .net "EX1_opcode", 11 0, v0000026c2d43f580_0;  alias, 1 drivers
v0000026c2d43e180_0 .net "EX1_predicted", 0 0, v0000026c2d43f260_0;  alias, 1 drivers
v0000026c2d43e720_0 .net "EX1_rd_ind", 4 0, v0000026c2d43f620_0;  alias, 1 drivers
v0000026c2d43ddc0_0 .net "EX1_rd_indzero", 0 0, v0000026c2d440480_0;  alias, 1 drivers
v0000026c2d43cec0_0 .net "EX1_regwrite", 0 0, v0000026c2d43fa80_0;  alias, 1 drivers
v0000026c2d43ca60_0 .net "EX1_rs1", 31 0, v0000026c2d43fbc0_0;  alias, 1 drivers
v0000026c2d43ef40_0 .net "EX1_rs1_ind", 4 0, v0000026c2d43f6c0_0;  alias, 1 drivers
v0000026c2d43e400_0 .net "EX1_rs2_ind", 4 0, v0000026c2d43f760_0;  alias, 1 drivers
v0000026c2d43e4a0_0 .net "EX1_rs2_out", 31 0, L_0000026c2d4db000;  alias, 1 drivers
v0000026c2d43efe0_0 .var "EX2_ALU_OPER1", 31 0;
v0000026c2d43e7c0_0 .var "EX2_ALU_OPER2", 31 0;
v0000026c2d43e5e0_0 .var "EX2_PC", 31 0;
v0000026c2d43c920_0 .var "EX2_PFC_to_IF", 31 0;
v0000026c2d43e860_0 .var "EX2_forward_to_B", 31 0;
v0000026c2d43e900_0 .var "EX2_is_beq", 0 0;
v0000026c2d43cb00_0 .var "EX2_is_bne", 0 0;
v0000026c2d43e9a0_0 .var "EX2_is_jal", 0 0;
v0000026c2d43eb80_0 .var "EX2_is_jr", 0 0;
v0000026c2d43cf60_0 .var "EX2_is_oper2_immed", 0 0;
v0000026c2d43d000_0 .var "EX2_memread", 0 0;
v0000026c2d43d0a0_0 .var "EX2_memwrite", 0 0;
v0000026c2d43d140_0 .var "EX2_opcode", 11 0;
v0000026c2d43d280_0 .var "EX2_predicted", 0 0;
v0000026c2d43d5a0_0 .var "EX2_rd_ind", 4 0;
v0000026c2d43d3c0_0 .var "EX2_rd_indzero", 0 0;
v0000026c2d43db40_0 .var "EX2_regwrite", 0 0;
v0000026c2d43d640_0 .var "EX2_rs1", 31 0;
v0000026c2d43d820_0 .var "EX2_rs1_ind", 4 0;
v0000026c2d43da00_0 .var "EX2_rs2_ind", 4 0;
v0000026c2d43daa0_0 .var "EX2_rs2_out", 31 0;
v0000026c2d447330_0 .net "FLUSH", 0 0, v0000026c2d447970_0;  alias, 1 drivers
v0000026c2d4484b0_0 .net "clk", 0 0, L_0000026c2d4da120;  1 drivers
v0000026c2d447dd0_0 .net "rst", 0 0, v0000026c2d46c870_0;  alias, 1 drivers
E_0000026c2d3cc240 .event posedge, v0000026c2d42dde0_0, v0000026c2d4484b0_0;
S_0000026c2d43af40 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000026c2d2196a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000026c2d4493e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026c2d449418 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026c2d449450 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026c2d449488 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026c2d4494c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026c2d4494f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026c2d449530 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026c2d449568 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026c2d4495a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026c2d4495d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026c2d449610 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026c2d449648 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026c2d449680 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026c2d4496b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026c2d4496f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026c2d449728 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026c2d449760 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026c2d449798 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026c2d4497d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026c2d449808 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026c2d449840 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026c2d449878 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026c2d4498b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026c2d4498e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026c2d449920 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026c2d475a00 .functor OR 1, L_0000026c2d46d310, L_0000026c2d46e710, C4<0>, C4<0>;
L_0000026c2d474f80 .functor AND 1, L_0000026c2d475a00, L_0000026c2d4747a0, C4<1>, C4<1>;
L_0000026c2d474730 .functor OR 1, L_0000026c2d46d310, L_0000026c2d46e710, C4<0>, C4<0>;
L_0000026c2d475a70 .functor AND 1, L_0000026c2d474730, L_0000026c2d4747a0, C4<1>, C4<1>;
L_0000026c2d474b20 .functor OR 1, L_0000026c2d46d310, L_0000026c2d46e710, C4<0>, C4<0>;
L_0000026c2d474420 .functor AND 1, L_0000026c2d474b20, v0000026c2d447150_0, C4<1>, C4<1>;
v0000026c2d445fd0_0 .net "EX1_memread", 0 0, v0000026c2d4403e0_0;  alias, 1 drivers
v0000026c2d4446d0_0 .net "EX1_opcode", 11 0, v0000026c2d43f580_0;  alias, 1 drivers
v0000026c2d444270_0 .net "EX1_rd_ind", 4 0, v0000026c2d43f620_0;  alias, 1 drivers
v0000026c2d4443b0_0 .net "EX1_rd_indzero", 0 0, v0000026c2d440480_0;  alias, 1 drivers
v0000026c2d4452b0_0 .net "EX2_memread", 0 0, v0000026c2d43d000_0;  alias, 1 drivers
v0000026c2d445df0_0 .net "EX2_opcode", 11 0, v0000026c2d43d140_0;  alias, 1 drivers
v0000026c2d443f50_0 .net "EX2_rd_ind", 4 0, v0000026c2d43d5a0_0;  alias, 1 drivers
v0000026c2d443ff0_0 .net "EX2_rd_indzero", 0 0, v0000026c2d43d3c0_0;  alias, 1 drivers
v0000026c2d444090_0 .net "ID_EX1_flush", 0 0, v0000026c2d446570_0;  alias, 1 drivers
v0000026c2d444f90_0 .net "ID_EX2_flush", 0 0, v0000026c2d447970_0;  alias, 1 drivers
v0000026c2d4444f0_0 .net "ID_is_beq", 0 0, L_0000026c2d46d310;  alias, 1 drivers
v0000026c2d444590_0 .net "ID_is_bne", 0 0, L_0000026c2d46e710;  alias, 1 drivers
v0000026c2d443e10_0 .net "ID_is_j", 0 0, L_0000026c2d46fe30;  alias, 1 drivers
v0000026c2d445c10_0 .net "ID_is_jal", 0 0, L_0000026c2d46fd90;  alias, 1 drivers
v0000026c2d445530_0 .net "ID_is_jr", 0 0, L_0000026c2d46d6d0;  alias, 1 drivers
v0000026c2d445030_0 .net "ID_opcode", 11 0, v0000026c2d456260_0;  alias, 1 drivers
v0000026c2d443eb0_0 .net "ID_rs1_ind", 4 0, v0000026c2d457520_0;  alias, 1 drivers
v0000026c2d443cd0_0 .net "ID_rs2_ind", 4 0, v0000026c2d456300_0;  alias, 1 drivers
v0000026c2d446070_0 .net "IF_ID_flush", 0 0, v0000026c2d448eb0_0;  alias, 1 drivers
v0000026c2d4457b0_0 .net "IF_ID_write", 0 0, v0000026c2d448c30_0;  alias, 1 drivers
v0000026c2d445a30_0 .net "PC_src", 2 0, L_0000026c2d46f610;  alias, 1 drivers
v0000026c2d4441d0_0 .net "PFC_to_EX", 31 0, L_0000026c2d46e530;  alias, 1 drivers
v0000026c2d445b70_0 .net "PFC_to_IF", 31 0, L_0000026c2d46d450;  alias, 1 drivers
v0000026c2d445350_0 .net "WB_rd_ind", 4 0, v0000026c2d459fa0_0;  alias, 1 drivers
v0000026c2d4453f0_0 .net "Wrong_prediction", 0 0, L_0000026c2d4dbc40;  alias, 1 drivers
v0000026c2d446390_0 .net *"_ivl_11", 0 0, L_0000026c2d475a70;  1 drivers
v0000026c2d4455d0_0 .net *"_ivl_13", 9 0, L_0000026c2d46d3b0;  1 drivers
v0000026c2d445e90_0 .net *"_ivl_15", 9 0, L_0000026c2d46e490;  1 drivers
v0000026c2d446110_0 .net *"_ivl_16", 9 0, L_0000026c2d46e210;  1 drivers
v0000026c2d444130_0 .net *"_ivl_19", 9 0, L_0000026c2d46d590;  1 drivers
v0000026c2d445cb0_0 .net *"_ivl_20", 9 0, L_0000026c2d46dd10;  1 drivers
v0000026c2d444e50_0 .net *"_ivl_25", 0 0, L_0000026c2d474b20;  1 drivers
v0000026c2d445490_0 .net *"_ivl_27", 0 0, L_0000026c2d474420;  1 drivers
v0000026c2d446250_0 .net *"_ivl_29", 9 0, L_0000026c2d46d8b0;  1 drivers
v0000026c2d444810_0 .net *"_ivl_3", 0 0, L_0000026c2d475a00;  1 drivers
L_0000026c2d4901f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000026c2d444310_0 .net/2u *"_ivl_30", 9 0, L_0000026c2d4901f0;  1 drivers
v0000026c2d444ef0_0 .net *"_ivl_32", 9 0, L_0000026c2d46e8f0;  1 drivers
v0000026c2d445f30_0 .net *"_ivl_35", 9 0, L_0000026c2d46efd0;  1 drivers
v0000026c2d444450_0 .net *"_ivl_37", 9 0, L_0000026c2d46d950;  1 drivers
v0000026c2d444630_0 .net *"_ivl_38", 9 0, L_0000026c2d46de50;  1 drivers
v0000026c2d444bd0_0 .net *"_ivl_40", 9 0, L_0000026c2d46ead0;  1 drivers
L_0000026c2d490238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d444b30_0 .net/2s *"_ivl_45", 21 0, L_0000026c2d490238;  1 drivers
L_0000026c2d490280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d4461b0_0 .net/2s *"_ivl_50", 21 0, L_0000026c2d490280;  1 drivers
v0000026c2d4462f0_0 .net *"_ivl_9", 0 0, L_0000026c2d474730;  1 drivers
v0000026c2d445710_0 .net "clk", 0 0, L_0000026c2d3acb20;  alias, 1 drivers
v0000026c2d4449f0_0 .net "forward_to_B", 31 0, L_0000026c2d46ea30;  alias, 1 drivers
v0000026c2d445ad0_0 .net "imm", 31 0, v0000026c2d443550_0;  1 drivers
v0000026c2d4450d0_0 .net "inst", 31 0, v0000026c2d445170_0;  alias, 1 drivers
v0000026c2d4448b0_0 .net "is_branch_and_taken", 0 0, L_0000026c2d474f80;  alias, 1 drivers
v0000026c2d443c30_0 .net "is_oper2_immed", 0 0, L_0000026c2d475b50;  alias, 1 drivers
v0000026c2d445670_0 .net "mem_read", 0 0, L_0000026c2d46fb10;  alias, 1 drivers
v0000026c2d445850_0 .net "mem_write", 0 0, L_0000026c2d46fc50;  alias, 1 drivers
v0000026c2d445d50_0 .net "pc", 31 0, v0000026c2d445210_0;  alias, 1 drivers
v0000026c2d4458f0_0 .net "pc_write", 0 0, v0000026c2d448f50_0;  alias, 1 drivers
v0000026c2d443d70_0 .net "predicted", 0 0, L_0000026c2d4747a0;  1 drivers
v0000026c2d444770_0 .net "predicted_to_EX", 0 0, v0000026c2d447150_0;  alias, 1 drivers
v0000026c2d444950_0 .net "reg_write", 0 0, L_0000026c2d46f930;  alias, 1 drivers
v0000026c2d445990_0 .net "reg_write_from_wb", 0 0, v0000026c2d458380_0;  alias, 1 drivers
v0000026c2d444a90_0 .net "rs1", 31 0, v0000026c2d441610_0;  alias, 1 drivers
v0000026c2d444c70_0 .net "rs2", 31 0, v0000026c2d441bb0_0;  alias, 1 drivers
v0000026c2d444d10_0 .net "rst", 0 0, v0000026c2d46c870_0;  alias, 1 drivers
v0000026c2d444db0_0 .net "wr_reg_data", 31 0, L_0000026c2d4ef510;  alias, 1 drivers
L_0000026c2d46ea30 .functor MUXZ 32, v0000026c2d441bb0_0, v0000026c2d443550_0, L_0000026c2d475b50, C4<>;
L_0000026c2d46d3b0 .part v0000026c2d445210_0, 0, 10;
L_0000026c2d46e490 .part v0000026c2d445170_0, 0, 10;
L_0000026c2d46e210 .arith/sum 10, L_0000026c2d46d3b0, L_0000026c2d46e490;
L_0000026c2d46d590 .part v0000026c2d445170_0, 0, 10;
L_0000026c2d46dd10 .functor MUXZ 10, L_0000026c2d46d590, L_0000026c2d46e210, L_0000026c2d475a70, C4<>;
L_0000026c2d46d8b0 .part v0000026c2d445210_0, 0, 10;
L_0000026c2d46e8f0 .arith/sum 10, L_0000026c2d46d8b0, L_0000026c2d4901f0;
L_0000026c2d46efd0 .part v0000026c2d445210_0, 0, 10;
L_0000026c2d46d950 .part v0000026c2d445170_0, 0, 10;
L_0000026c2d46de50 .arith/sum 10, L_0000026c2d46efd0, L_0000026c2d46d950;
L_0000026c2d46ead0 .functor MUXZ 10, L_0000026c2d46de50, L_0000026c2d46e8f0, L_0000026c2d474420, C4<>;
L_0000026c2d46d450 .concat8 [ 10 22 0 0], L_0000026c2d46dd10, L_0000026c2d490238;
L_0000026c2d46e530 .concat8 [ 10 22 0 0], L_0000026c2d46ead0, L_0000026c2d490280;
S_0000026c2d43b710 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000026c2d43af40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000026c2d449960 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026c2d449998 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026c2d4499d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026c2d449a08 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026c2d449a40 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026c2d449a78 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026c2d449ab0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026c2d449ae8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026c2d449b20 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026c2d449b58 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026c2d449b90 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026c2d449bc8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026c2d449c00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026c2d449c38 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026c2d449c70 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026c2d449ca8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026c2d449ce0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026c2d449d18 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026c2d449d50 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026c2d449d88 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026c2d449dc0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026c2d449df8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026c2d449e30 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026c2d449e68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026c2d449ea0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026c2d474b90 .functor OR 1, L_0000026c2d4747a0, L_0000026c2d46f1b0, C4<0>, C4<0>;
L_0000026c2d474dc0 .functor OR 1, L_0000026c2d474b90, L_0000026c2d46ed50, C4<0>, C4<0>;
v0000026c2d448550_0 .net "EX1_opcode", 11 0, v0000026c2d43f580_0;  alias, 1 drivers
v0000026c2d447fb0_0 .net "EX2_opcode", 11 0, v0000026c2d43d140_0;  alias, 1 drivers
v0000026c2d4485f0_0 .net "ID_opcode", 11 0, v0000026c2d456260_0;  alias, 1 drivers
v0000026c2d447c90_0 .net "PC_src", 2 0, L_0000026c2d46f610;  alias, 1 drivers
v0000026c2d4476f0_0 .net "Wrong_prediction", 0 0, L_0000026c2d4dbc40;  alias, 1 drivers
L_0000026c2d4903e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000026c2d448050_0 .net/2u *"_ivl_0", 2 0, L_0000026c2d4903e8;  1 drivers
v0000026c2d447d30_0 .net *"_ivl_10", 0 0, L_0000026c2d46e2b0;  1 drivers
L_0000026c2d490508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000026c2d448690_0 .net/2u *"_ivl_12", 2 0, L_0000026c2d490508;  1 drivers
L_0000026c2d490550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d4470b0_0 .net/2u *"_ivl_14", 11 0, L_0000026c2d490550;  1 drivers
v0000026c2d4469d0_0 .net *"_ivl_16", 0 0, L_0000026c2d46f1b0;  1 drivers
v0000026c2d4471f0_0 .net *"_ivl_19", 0 0, L_0000026c2d474b90;  1 drivers
L_0000026c2d490430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d448730_0 .net/2u *"_ivl_2", 11 0, L_0000026c2d490430;  1 drivers
L_0000026c2d490598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d446b10_0 .net/2u *"_ivl_20", 11 0, L_0000026c2d490598;  1 drivers
v0000026c2d446c50_0 .net *"_ivl_22", 0 0, L_0000026c2d46ed50;  1 drivers
v0000026c2d447650_0 .net *"_ivl_25", 0 0, L_0000026c2d474dc0;  1 drivers
L_0000026c2d4905e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000026c2d4480f0_0 .net/2u *"_ivl_26", 2 0, L_0000026c2d4905e0;  1 drivers
L_0000026c2d490628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000026c2d447830_0 .net/2u *"_ivl_28", 2 0, L_0000026c2d490628;  1 drivers
v0000026c2d448870_0 .net *"_ivl_30", 2 0, L_0000026c2d46f250;  1 drivers
v0000026c2d447290_0 .net *"_ivl_32", 2 0, L_0000026c2d46df90;  1 drivers
v0000026c2d446ed0_0 .net *"_ivl_34", 2 0, L_0000026c2d46e030;  1 drivers
v0000026c2d4487d0_0 .net *"_ivl_4", 0 0, L_0000026c2d46def0;  1 drivers
L_0000026c2d490478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000026c2d4473d0_0 .net/2u *"_ivl_6", 2 0, L_0000026c2d490478;  1 drivers
L_0000026c2d4904c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026c2d448910_0 .net/2u *"_ivl_8", 11 0, L_0000026c2d4904c0;  1 drivers
v0000026c2d4489b0_0 .net "clk", 0 0, L_0000026c2d3acb20;  alias, 1 drivers
v0000026c2d447f10_0 .net "predicted", 0 0, L_0000026c2d4747a0;  alias, 1 drivers
v0000026c2d448a50_0 .net "predicted_to_EX", 0 0, v0000026c2d447150_0;  alias, 1 drivers
v0000026c2d448af0_0 .net "rst", 0 0, v0000026c2d46c870_0;  alias, 1 drivers
v0000026c2d446f70_0 .net "state", 1 0, v0000026c2d446930_0;  1 drivers
L_0000026c2d46def0 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490430;
L_0000026c2d46e2b0 .cmp/eq 12, v0000026c2d43f580_0, L_0000026c2d4904c0;
L_0000026c2d46f1b0 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490550;
L_0000026c2d46ed50 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490598;
L_0000026c2d46f250 .functor MUXZ 3, L_0000026c2d490628, L_0000026c2d4905e0, L_0000026c2d474dc0, C4<>;
L_0000026c2d46df90 .functor MUXZ 3, L_0000026c2d46f250, L_0000026c2d490508, L_0000026c2d46e2b0, C4<>;
L_0000026c2d46e030 .functor MUXZ 3, L_0000026c2d46df90, L_0000026c2d490478, L_0000026c2d46def0, C4<>;
L_0000026c2d46f610 .functor MUXZ 3, L_0000026c2d46e030, L_0000026c2d4903e8, L_0000026c2d4dbc40, C4<>;
S_0000026c2d43adb0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000026c2d43b710;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000026c2d449ee0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026c2d449f18 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026c2d449f50 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026c2d449f88 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026c2d449fc0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026c2d449ff8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026c2d44a030 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026c2d44a068 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026c2d44a0a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026c2d44a0d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026c2d44a110 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026c2d44a148 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026c2d44a180 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026c2d44a1b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026c2d44a1f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026c2d44a228 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026c2d44a260 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026c2d44a298 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026c2d44a2d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026c2d44a308 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026c2d44a340 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026c2d44a378 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026c2d44a3b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026c2d44a3e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026c2d44a420 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026c2d474490 .functor OR 1, L_0000026c2d46eb70, L_0000026c2d46d090, C4<0>, C4<0>;
L_0000026c2d475ae0 .functor OR 1, L_0000026c2d46f110, L_0000026c2d46dc70, C4<0>, C4<0>;
L_0000026c2d475140 .functor AND 1, L_0000026c2d474490, L_0000026c2d475ae0, C4<1>, C4<1>;
L_0000026c2d4749d0 .functor NOT 1, L_0000026c2d475140, C4<0>, C4<0>, C4<0>;
L_0000026c2d475760 .functor OR 1, v0000026c2d46c870_0, L_0000026c2d4749d0, C4<0>, C4<0>;
L_0000026c2d4747a0 .functor NOT 1, L_0000026c2d475760, C4<0>, C4<0>, C4<0>;
v0000026c2d446d90_0 .net "EX_opcode", 11 0, v0000026c2d43d140_0;  alias, 1 drivers
v0000026c2d447ab0_0 .net "ID_opcode", 11 0, v0000026c2d456260_0;  alias, 1 drivers
v0000026c2d446a70_0 .net "Wrong_prediction", 0 0, L_0000026c2d4dbc40;  alias, 1 drivers
L_0000026c2d4902c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d448190_0 .net/2u *"_ivl_0", 11 0, L_0000026c2d4902c8;  1 drivers
L_0000026c2d490358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000026c2d4482d0_0 .net/2u *"_ivl_10", 1 0, L_0000026c2d490358;  1 drivers
v0000026c2d446bb0_0 .net *"_ivl_12", 0 0, L_0000026c2d46f110;  1 drivers
L_0000026c2d4903a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000026c2d447010_0 .net/2u *"_ivl_14", 1 0, L_0000026c2d4903a0;  1 drivers
v0000026c2d446750_0 .net *"_ivl_16", 0 0, L_0000026c2d46dc70;  1 drivers
v0000026c2d4467f0_0 .net *"_ivl_19", 0 0, L_0000026c2d475ae0;  1 drivers
v0000026c2d448370_0 .net *"_ivl_2", 0 0, L_0000026c2d46eb70;  1 drivers
v0000026c2d447790_0 .net *"_ivl_21", 0 0, L_0000026c2d475140;  1 drivers
v0000026c2d446cf0_0 .net *"_ivl_22", 0 0, L_0000026c2d4749d0;  1 drivers
v0000026c2d446610_0 .net *"_ivl_25", 0 0, L_0000026c2d475760;  1 drivers
L_0000026c2d490310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d448410_0 .net/2u *"_ivl_4", 11 0, L_0000026c2d490310;  1 drivers
v0000026c2d447510_0 .net *"_ivl_6", 0 0, L_0000026c2d46d090;  1 drivers
v0000026c2d446e30_0 .net *"_ivl_9", 0 0, L_0000026c2d474490;  1 drivers
v0000026c2d447b50_0 .net "clk", 0 0, L_0000026c2d3acb20;  alias, 1 drivers
v0000026c2d446890_0 .net "predicted", 0 0, L_0000026c2d4747a0;  alias, 1 drivers
v0000026c2d447150_0 .var "predicted_to_EX", 0 0;
v0000026c2d447bf0_0 .net "rst", 0 0, v0000026c2d46c870_0;  alias, 1 drivers
v0000026c2d446930_0 .var "state", 1 0;
E_0000026c2d3cc300 .event posedge, v0000026c2d447b50_0, v0000026c2d42dde0_0;
L_0000026c2d46eb70 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d4902c8;
L_0000026c2d46d090 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490310;
L_0000026c2d46f110 .cmp/eq 2, v0000026c2d446930_0, L_0000026c2d490358;
L_0000026c2d46dc70 .cmp/eq 2, v0000026c2d446930_0, L_0000026c2d4903a0;
S_0000026c2d43c200 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000026c2d43af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000026c2d44c470 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026c2d44c4a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026c2d44c4e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026c2d44c518 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026c2d44c550 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026c2d44c588 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026c2d44c5c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026c2d44c5f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026c2d44c630 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026c2d44c668 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026c2d44c6a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026c2d44c6d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026c2d44c710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026c2d44c748 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026c2d44c780 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026c2d44c7b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026c2d44c7f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026c2d44c828 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026c2d44c860 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026c2d44c898 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026c2d44c8d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026c2d44c908 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026c2d44c940 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026c2d44c978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026c2d44c9b0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026c2d448b90_0 .net "EX1_memread", 0 0, v0000026c2d4403e0_0;  alias, 1 drivers
v0000026c2d447470_0 .net "EX1_rd_ind", 4 0, v0000026c2d43f620_0;  alias, 1 drivers
v0000026c2d4475b0_0 .net "EX1_rd_indzero", 0 0, v0000026c2d440480_0;  alias, 1 drivers
v0000026c2d447e70_0 .net "EX2_memread", 0 0, v0000026c2d43d000_0;  alias, 1 drivers
v0000026c2d4478d0_0 .net "EX2_rd_ind", 4 0, v0000026c2d43d5a0_0;  alias, 1 drivers
v0000026c2d446430_0 .net "EX2_rd_indzero", 0 0, v0000026c2d43d3c0_0;  alias, 1 drivers
v0000026c2d446570_0 .var "ID_EX1_flush", 0 0;
v0000026c2d447970_0 .var "ID_EX2_flush", 0 0;
v0000026c2d4464d0_0 .net "ID_opcode", 11 0, v0000026c2d456260_0;  alias, 1 drivers
v0000026c2d447a10_0 .net "ID_rs1_ind", 4 0, v0000026c2d457520_0;  alias, 1 drivers
v0000026c2d4466b0_0 .net "ID_rs2_ind", 4 0, v0000026c2d456300_0;  alias, 1 drivers
v0000026c2d448c30_0 .var "IF_ID_Write", 0 0;
v0000026c2d448eb0_0 .var "IF_ID_flush", 0 0;
v0000026c2d448f50_0 .var "PC_Write", 0 0;
v0000026c2d448e10_0 .net "Wrong_prediction", 0 0, L_0000026c2d4dbc40;  alias, 1 drivers
E_0000026c2d3cc680/0 .event anyedge, v0000026c2d431df0_0, v0000026c2d4403e0_0, v0000026c2d440480_0, v0000026c2d43d320_0;
E_0000026c2d3cc680/1 .event anyedge, v0000026c2d43f620_0, v0000026c2d43e2c0_0, v0000026c2d3516c0_0, v0000026c2d43d3c0_0;
E_0000026c2d3cc680/2 .event anyedge, v0000026c2d42d840_0, v0000026c2d43cba0_0;
E_0000026c2d3cc680 .event/or E_0000026c2d3cc680/0, E_0000026c2d3cc680/1, E_0000026c2d3cc680/2;
S_0000026c2d43c390 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000026c2d43af40;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000026c2d44c9f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026c2d44ca28 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026c2d44ca60 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026c2d44ca98 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026c2d44cad0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026c2d44cb08 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026c2d44cb40 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026c2d44cb78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026c2d44cbb0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026c2d44cbe8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026c2d44cc20 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026c2d44cc58 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026c2d44cc90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026c2d44ccc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026c2d44cd00 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026c2d44cd38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026c2d44cd70 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026c2d44cda8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026c2d44cde0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026c2d44ce18 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026c2d44ce50 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026c2d44ce88 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026c2d44cec0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026c2d44cef8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026c2d44cf30 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026c2d474110 .functor OR 1, L_0000026c2d46e0d0, L_0000026c2d46f6b0, C4<0>, C4<0>;
L_0000026c2d474810 .functor OR 1, L_0000026c2d474110, L_0000026c2d46d630, C4<0>, C4<0>;
L_0000026c2d474e30 .functor OR 1, L_0000026c2d474810, L_0000026c2d46f2f0, C4<0>, C4<0>;
L_0000026c2d4757d0 .functor OR 1, L_0000026c2d474e30, L_0000026c2d46f750, C4<0>, C4<0>;
L_0000026c2d475290 .functor OR 1, L_0000026c2d4757d0, L_0000026c2d46e5d0, C4<0>, C4<0>;
L_0000026c2d474880 .functor OR 1, L_0000026c2d475290, L_0000026c2d46f7f0, C4<0>, C4<0>;
L_0000026c2d475300 .functor OR 1, L_0000026c2d474880, L_0000026c2d46d270, C4<0>, C4<0>;
L_0000026c2d475b50 .functor OR 1, L_0000026c2d475300, L_0000026c2d46e170, C4<0>, C4<0>;
L_0000026c2d474c00 .functor OR 1, L_0000026c2d46ff70, L_0000026c2d46fbb0, C4<0>, C4<0>;
L_0000026c2d474500 .functor OR 1, L_0000026c2d474c00, L_0000026c2d46f890, C4<0>, C4<0>;
L_0000026c2d474ce0 .functor OR 1, L_0000026c2d474500, L_0000026c2d46fa70, C4<0>, C4<0>;
L_0000026c2d474ea0 .functor OR 1, L_0000026c2d474ce0, L_0000026c2d46f9d0, C4<0>, C4<0>;
v0000026c2d448ff0_0 .net "ID_opcode", 11 0, v0000026c2d456260_0;  alias, 1 drivers
L_0000026c2d490670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d449090_0 .net/2u *"_ivl_0", 11 0, L_0000026c2d490670;  1 drivers
L_0000026c2d490700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d449130_0 .net/2u *"_ivl_10", 11 0, L_0000026c2d490700;  1 drivers
L_0000026c2d490bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d448cd0_0 .net/2u *"_ivl_102", 11 0, L_0000026c2d490bc8;  1 drivers
L_0000026c2d490c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d4491d0_0 .net/2u *"_ivl_106", 11 0, L_0000026c2d490c10;  1 drivers
v0000026c2d449270_0 .net *"_ivl_12", 0 0, L_0000026c2d46d630;  1 drivers
v0000026c2d449310_0 .net *"_ivl_15", 0 0, L_0000026c2d474810;  1 drivers
L_0000026c2d490748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d448d70_0 .net/2u *"_ivl_16", 11 0, L_0000026c2d490748;  1 drivers
v0000026c2d4432d0_0 .net *"_ivl_18", 0 0, L_0000026c2d46f2f0;  1 drivers
v0000026c2d442970_0 .net *"_ivl_2", 0 0, L_0000026c2d46e0d0;  1 drivers
v0000026c2d443370_0 .net *"_ivl_21", 0 0, L_0000026c2d474e30;  1 drivers
L_0000026c2d490790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d4426f0_0 .net/2u *"_ivl_22", 11 0, L_0000026c2d490790;  1 drivers
v0000026c2d4437d0_0 .net *"_ivl_24", 0 0, L_0000026c2d46f750;  1 drivers
v0000026c2d443190_0 .net *"_ivl_27", 0 0, L_0000026c2d4757d0;  1 drivers
L_0000026c2d4907d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d443870_0 .net/2u *"_ivl_28", 11 0, L_0000026c2d4907d8;  1 drivers
v0000026c2d441750_0 .net *"_ivl_30", 0 0, L_0000026c2d46e5d0;  1 drivers
v0000026c2d442790_0 .net *"_ivl_33", 0 0, L_0000026c2d475290;  1 drivers
L_0000026c2d490820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d443050_0 .net/2u *"_ivl_34", 11 0, L_0000026c2d490820;  1 drivers
v0000026c2d441890_0 .net *"_ivl_36", 0 0, L_0000026c2d46f7f0;  1 drivers
v0000026c2d443410_0 .net *"_ivl_39", 0 0, L_0000026c2d474880;  1 drivers
L_0000026c2d4906b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d442010_0 .net/2u *"_ivl_4", 11 0, L_0000026c2d4906b8;  1 drivers
L_0000026c2d490868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000026c2d4416b0_0 .net/2u *"_ivl_40", 11 0, L_0000026c2d490868;  1 drivers
v0000026c2d4421f0_0 .net *"_ivl_42", 0 0, L_0000026c2d46d270;  1 drivers
v0000026c2d443730_0 .net *"_ivl_45", 0 0, L_0000026c2d475300;  1 drivers
L_0000026c2d4908b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d442e70_0 .net/2u *"_ivl_46", 11 0, L_0000026c2d4908b0;  1 drivers
v0000026c2d442a10_0 .net *"_ivl_48", 0 0, L_0000026c2d46e170;  1 drivers
L_0000026c2d4908f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d4417f0_0 .net/2u *"_ivl_52", 11 0, L_0000026c2d4908f8;  1 drivers
L_0000026c2d490940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d4430f0_0 .net/2u *"_ivl_56", 11 0, L_0000026c2d490940;  1 drivers
v0000026c2d442830_0 .net *"_ivl_6", 0 0, L_0000026c2d46f6b0;  1 drivers
L_0000026c2d490988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026c2d443910_0 .net/2u *"_ivl_60", 11 0, L_0000026c2d490988;  1 drivers
L_0000026c2d4909d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d4435f0_0 .net/2u *"_ivl_64", 11 0, L_0000026c2d4909d0;  1 drivers
L_0000026c2d490a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d442290_0 .net/2u *"_ivl_68", 11 0, L_0000026c2d490a18;  1 drivers
L_0000026c2d490a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026c2d4434b0_0 .net/2u *"_ivl_72", 11 0, L_0000026c2d490a60;  1 drivers
v0000026c2d4428d0_0 .net *"_ivl_74", 0 0, L_0000026c2d46ff70;  1 drivers
L_0000026c2d490aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d4423d0_0 .net/2u *"_ivl_76", 11 0, L_0000026c2d490aa8;  1 drivers
v0000026c2d443b90_0 .net *"_ivl_78", 0 0, L_0000026c2d46fbb0;  1 drivers
v0000026c2d442c90_0 .net *"_ivl_81", 0 0, L_0000026c2d474c00;  1 drivers
L_0000026c2d490af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d442ab0_0 .net/2u *"_ivl_82", 11 0, L_0000026c2d490af0;  1 drivers
v0000026c2d4439b0_0 .net *"_ivl_84", 0 0, L_0000026c2d46f890;  1 drivers
v0000026c2d442b50_0 .net *"_ivl_87", 0 0, L_0000026c2d474500;  1 drivers
L_0000026c2d490b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d443690_0 .net/2u *"_ivl_88", 11 0, L_0000026c2d490b38;  1 drivers
v0000026c2d441930_0 .net *"_ivl_9", 0 0, L_0000026c2d474110;  1 drivers
v0000026c2d442bf0_0 .net *"_ivl_90", 0 0, L_0000026c2d46fa70;  1 drivers
v0000026c2d442d30_0 .net *"_ivl_93", 0 0, L_0000026c2d474ce0;  1 drivers
L_0000026c2d490b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d442150_0 .net/2u *"_ivl_94", 11 0, L_0000026c2d490b80;  1 drivers
v0000026c2d441570_0 .net *"_ivl_96", 0 0, L_0000026c2d46f9d0;  1 drivers
v0000026c2d442470_0 .net *"_ivl_99", 0 0, L_0000026c2d474ea0;  1 drivers
v0000026c2d442dd0_0 .net "is_beq", 0 0, L_0000026c2d46d310;  alias, 1 drivers
v0000026c2d442f10_0 .net "is_bne", 0 0, L_0000026c2d46e710;  alias, 1 drivers
v0000026c2d441b10_0 .net "is_j", 0 0, L_0000026c2d46fe30;  alias, 1 drivers
v0000026c2d442fb0_0 .net "is_jal", 0 0, L_0000026c2d46fd90;  alias, 1 drivers
v0000026c2d4419d0_0 .net "is_jr", 0 0, L_0000026c2d46d6d0;  alias, 1 drivers
v0000026c2d443a50_0 .net "is_oper2_immed", 0 0, L_0000026c2d475b50;  alias, 1 drivers
v0000026c2d441a70_0 .net "memread", 0 0, L_0000026c2d46fb10;  alias, 1 drivers
v0000026c2d443230_0 .net "memwrite", 0 0, L_0000026c2d46fc50;  alias, 1 drivers
v0000026c2d442330_0 .net "regwrite", 0 0, L_0000026c2d46f930;  alias, 1 drivers
L_0000026c2d46e0d0 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490670;
L_0000026c2d46f6b0 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d4906b8;
L_0000026c2d46d630 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490700;
L_0000026c2d46f2f0 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490748;
L_0000026c2d46f750 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490790;
L_0000026c2d46e5d0 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d4907d8;
L_0000026c2d46f7f0 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490820;
L_0000026c2d46d270 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490868;
L_0000026c2d46e170 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d4908b0;
L_0000026c2d46d310 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d4908f8;
L_0000026c2d46e710 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490940;
L_0000026c2d46d6d0 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490988;
L_0000026c2d46fd90 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d4909d0;
L_0000026c2d46fe30 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490a18;
L_0000026c2d46ff70 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490a60;
L_0000026c2d46fbb0 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490aa8;
L_0000026c2d46f890 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490af0;
L_0000026c2d46fa70 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490b38;
L_0000026c2d46f9d0 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490b80;
L_0000026c2d46f930 .reduce/nor L_0000026c2d474ea0;
L_0000026c2d46fb10 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490bc8;
L_0000026c2d46fc50 .cmp/eq 12, v0000026c2d456260_0, L_0000026c2d490c10;
S_0000026c2d43aa90 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000026c2d43af40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000026c2d454f80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026c2d454fb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026c2d454ff0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026c2d455028 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026c2d455060 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026c2d455098 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026c2d4550d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026c2d455108 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026c2d455140 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026c2d455178 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026c2d4551b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026c2d4551e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026c2d455220 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026c2d455258 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026c2d455290 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026c2d4552c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026c2d455300 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026c2d455338 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026c2d455370 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026c2d4553a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026c2d4553e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026c2d455418 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026c2d455450 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026c2d455488 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026c2d4554c0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026c2d443550_0 .var "Immed", 31 0;
v0000026c2d443af0_0 .net "Inst", 31 0, v0000026c2d445170_0;  alias, 1 drivers
v0000026c2d441430_0 .net "opcode", 11 0, v0000026c2d456260_0;  alias, 1 drivers
E_0000026c2d3cc700 .event anyedge, v0000026c2d43cba0_0, v0000026c2d443af0_0;
S_0000026c2d43bee0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000026c2d43af40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000026c2d441610_0 .var "Read_data1", 31 0;
v0000026c2d441bb0_0 .var "Read_data2", 31 0;
v0000026c2d441c50_0 .net "Read_reg1", 4 0, v0000026c2d457520_0;  alias, 1 drivers
v0000026c2d441d90_0 .net "Read_reg2", 4 0, v0000026c2d456300_0;  alias, 1 drivers
v0000026c2d4420b0_0 .net "Write_data", 31 0, L_0000026c2d4ef510;  alias, 1 drivers
v0000026c2d441e30_0 .net "Write_en", 0 0, v0000026c2d458380_0;  alias, 1 drivers
v0000026c2d441ed0_0 .net "Write_reg", 4 0, v0000026c2d459fa0_0;  alias, 1 drivers
v0000026c2d442510_0 .net "clk", 0 0, L_0000026c2d3acb20;  alias, 1 drivers
v0000026c2d4425b0_0 .var/i "i", 31 0;
v0000026c2d441f70 .array "reg_file", 0 31, 31 0;
v0000026c2d442650_0 .net "rst", 0 0, v0000026c2d46c870_0;  alias, 1 drivers
E_0000026c2d3cbb40 .event posedge, v0000026c2d447b50_0;
S_0000026c2d43c520 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000026c2d43bee0;
 .timescale 0 0;
v0000026c2d4414d0_0 .var/i "i", 31 0;
S_0000026c2d43b0d0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000026c2d2196a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000026c2d455500 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026c2d455538 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026c2d455570 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026c2d4555a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026c2d4555e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026c2d455618 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026c2d455650 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026c2d455688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026c2d4556c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026c2d4556f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026c2d455730 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026c2d455768 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026c2d4557a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026c2d4557d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026c2d455810 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026c2d455848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026c2d455880 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026c2d4558b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026c2d4558f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026c2d455928 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026c2d455960 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026c2d455998 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026c2d4559d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026c2d455a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026c2d455a40 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026c2d445170_0 .var "ID_INST", 31 0;
v0000026c2d445210_0 .var "ID_PC", 31 0;
v0000026c2d456260_0 .var "ID_opcode", 11 0;
v0000026c2d455ae0_0 .var "ID_rd_ind", 4 0;
v0000026c2d457520_0 .var "ID_rs1_ind", 4 0;
v0000026c2d456300_0 .var "ID_rs2_ind", 4 0;
v0000026c2d456a80_0 .net "IF_FLUSH", 0 0, v0000026c2d448eb0_0;  alias, 1 drivers
v0000026c2d4573e0_0 .net "IF_INST", 31 0, L_0000026c2d474340;  alias, 1 drivers
v0000026c2d457b60_0 .net "IF_PC", 31 0, v0000026c2d457c00_0;  alias, 1 drivers
v0000026c2d457ca0_0 .net "clk", 0 0, L_0000026c2d4756f0;  1 drivers
v0000026c2d4575c0_0 .net "if_id_Write", 0 0, v0000026c2d448c30_0;  alias, 1 drivers
v0000026c2d457660_0 .net "rst", 0 0, v0000026c2d46c870_0;  alias, 1 drivers
E_0000026c2d3cbd00 .event posedge, v0000026c2d42dde0_0, v0000026c2d457ca0_0;
S_0000026c2d43ba30 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000026c2d2196a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000026c2d45a2c0_0 .net "EX1_PFC", 31 0, L_0000026c2d469490;  alias, 1 drivers
v0000026c2d458d80_0 .net "EX2_PFC", 31 0, v0000026c2d43c920_0;  alias, 1 drivers
v0000026c2d4590a0_0 .net "ID_PFC", 31 0, L_0000026c2d46d450;  alias, 1 drivers
v0000026c2d4587e0_0 .net "PC_src", 2 0, L_0000026c2d46f610;  alias, 1 drivers
v0000026c2d458ba0_0 .net "PC_write", 0 0, v0000026c2d448f50_0;  alias, 1 drivers
L_0000026c2d490088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026c2d459140_0 .net/2u *"_ivl_0", 31 0, L_0000026c2d490088;  1 drivers
v0000026c2d45a720_0 .net "clk", 0 0, L_0000026c2d3acb20;  alias, 1 drivers
v0000026c2d459d20_0 .net "inst", 31 0, L_0000026c2d474340;  alias, 1 drivers
v0000026c2d459820_0 .net "inst_mem_in", 31 0, v0000026c2d457c00_0;  alias, 1 drivers
v0000026c2d459280_0 .net "pc_reg_in", 31 0, L_0000026c2d474960;  1 drivers
v0000026c2d4591e0_0 .net "rst", 0 0, v0000026c2d46c870_0;  alias, 1 drivers
L_0000026c2d46e7b0 .arith/sum 32, v0000026c2d457c00_0, L_0000026c2d490088;
S_0000026c2d43bbc0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000026c2d43ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000026c2d474340 .functor BUFZ 32, L_0000026c2d46f430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026c2d455fe0_0 .net "Data_Out", 31 0, L_0000026c2d474340;  alias, 1 drivers
v0000026c2d457340 .array "InstMem", 0 1023, 31 0;
v0000026c2d4563a0_0 .net *"_ivl_0", 31 0, L_0000026c2d46f430;  1 drivers
v0000026c2d456b20_0 .net *"_ivl_3", 9 0, L_0000026c2d46e850;  1 drivers
v0000026c2d4577a0_0 .net *"_ivl_4", 11 0, L_0000026c2d46d1d0;  1 drivers
L_0000026c2d4901a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026c2d456f80_0 .net *"_ivl_7", 1 0, L_0000026c2d4901a8;  1 drivers
v0000026c2d455d60_0 .net "addr", 31 0, v0000026c2d457c00_0;  alias, 1 drivers
v0000026c2d456440_0 .net "clk", 0 0, L_0000026c2d3acb20;  alias, 1 drivers
v0000026c2d457480_0 .var/i "i", 31 0;
L_0000026c2d46f430 .array/port v0000026c2d457340, L_0000026c2d46d1d0;
L_0000026c2d46e850 .part v0000026c2d457c00_0, 0, 10;
L_0000026c2d46d1d0 .concat [ 10 2 0 0], L_0000026c2d46e850, L_0000026c2d4901a8;
S_0000026c2d43b3f0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000026c2d43ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000026c2d3cba40 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000026c2d457f20_0 .net "DataIn", 31 0, L_0000026c2d474960;  alias, 1 drivers
v0000026c2d457c00_0 .var "DataOut", 31 0;
v0000026c2d456620_0 .net "PC_Write", 0 0, v0000026c2d448f50_0;  alias, 1 drivers
v0000026c2d4561c0_0 .net "clk", 0 0, L_0000026c2d3acb20;  alias, 1 drivers
v0000026c2d456bc0_0 .net "rst", 0 0, v0000026c2d46c870_0;  alias, 1 drivers
S_0000026c2d43bd50 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000026c2d43ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000026c2d3cc000 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000026c2d3ad450 .functor NOT 1, L_0000026c2d46ec10, C4<0>, C4<0>, C4<0>;
L_0000026c2d3ad4c0 .functor NOT 1, L_0000026c2d46ecb0, C4<0>, C4<0>, C4<0>;
L_0000026c2d342d50 .functor AND 1, L_0000026c2d3ad450, L_0000026c2d3ad4c0, C4<1>, C4<1>;
L_0000026c2d343300 .functor NOT 1, L_0000026c2d46d770, C4<0>, C4<0>, C4<0>;
L_0000026c2d343370 .functor AND 1, L_0000026c2d342d50, L_0000026c2d343300, C4<1>, C4<1>;
L_0000026c2d3437d0 .functor AND 32, L_0000026c2d46d9f0, L_0000026c2d46e7b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d474a40 .functor NOT 1, L_0000026c2d46ee90, C4<0>, C4<0>, C4<0>;
L_0000026c2d4742d0 .functor NOT 1, L_0000026c2d46d810, C4<0>, C4<0>, C4<0>;
L_0000026c2d4746c0 .functor AND 1, L_0000026c2d474a40, L_0000026c2d4742d0, C4<1>, C4<1>;
L_0000026c2d474c70 .functor AND 1, L_0000026c2d4746c0, L_0000026c2d46f070, C4<1>, C4<1>;
L_0000026c2d4743b0 .functor AND 32, L_0000026c2d46d130, L_0000026c2d46d450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d474ab0 .functor OR 32, L_0000026c2d3437d0, L_0000026c2d4743b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026c2d475220 .functor NOT 1, L_0000026c2d46ef30, C4<0>, C4<0>, C4<0>;
L_0000026c2d475060 .functor AND 1, L_0000026c2d475220, L_0000026c2d46f390, C4<1>, C4<1>;
L_0000026c2d4751b0 .functor NOT 1, L_0000026c2d46db30, C4<0>, C4<0>, C4<0>;
L_0000026c2d475610 .functor AND 1, L_0000026c2d475060, L_0000026c2d4751b0, C4<1>, C4<1>;
L_0000026c2d4745e0 .functor AND 32, L_0000026c2d46da90, v0000026c2d457c00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d4741f0 .functor OR 32, L_0000026c2d474ab0, L_0000026c2d4745e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026c2d4750d0 .functor NOT 1, L_0000026c2d46e3f0, C4<0>, C4<0>, C4<0>;
L_0000026c2d4755a0 .functor AND 1, L_0000026c2d4750d0, L_0000026c2d46ddb0, C4<1>, C4<1>;
L_0000026c2d4748f0 .functor AND 1, L_0000026c2d4755a0, L_0000026c2d46e350, C4<1>, C4<1>;
L_0000026c2d474ff0 .functor AND 32, L_0000026c2d46e990, L_0000026c2d469490, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d475680 .functor OR 32, L_0000026c2d4741f0, L_0000026c2d474ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026c2d474570 .functor NOT 1, L_0000026c2d46f4d0, C4<0>, C4<0>, C4<0>;
L_0000026c2d475990 .functor AND 1, L_0000026c2d46d4f0, L_0000026c2d474570, C4<1>, C4<1>;
L_0000026c2d474650 .functor NOT 1, L_0000026c2d46dbd0, C4<0>, C4<0>, C4<0>;
L_0000026c2d475450 .functor AND 1, L_0000026c2d475990, L_0000026c2d474650, C4<1>, C4<1>;
L_0000026c2d474d50 .functor AND 32, L_0000026c2d46f570, v0000026c2d43c920_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d474960 .functor OR 32, L_0000026c2d475680, L_0000026c2d474d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026c2d4566c0_0 .net *"_ivl_1", 0 0, L_0000026c2d46ec10;  1 drivers
v0000026c2d456080_0 .net *"_ivl_11", 0 0, L_0000026c2d46d770;  1 drivers
v0000026c2d4570c0_0 .net *"_ivl_12", 0 0, L_0000026c2d343300;  1 drivers
v0000026c2d457700_0 .net *"_ivl_14", 0 0, L_0000026c2d343370;  1 drivers
v0000026c2d456da0_0 .net *"_ivl_16", 31 0, L_0000026c2d46d9f0;  1 drivers
v0000026c2d455b80_0 .net *"_ivl_18", 31 0, L_0000026c2d3437d0;  1 drivers
v0000026c2d456c60_0 .net *"_ivl_2", 0 0, L_0000026c2d3ad450;  1 drivers
v0000026c2d4564e0_0 .net *"_ivl_21", 0 0, L_0000026c2d46ee90;  1 drivers
v0000026c2d457160_0 .net *"_ivl_22", 0 0, L_0000026c2d474a40;  1 drivers
v0000026c2d456d00_0 .net *"_ivl_25", 0 0, L_0000026c2d46d810;  1 drivers
v0000026c2d456800_0 .net *"_ivl_26", 0 0, L_0000026c2d4742d0;  1 drivers
v0000026c2d457020_0 .net *"_ivl_28", 0 0, L_0000026c2d4746c0;  1 drivers
v0000026c2d456e40_0 .net *"_ivl_31", 0 0, L_0000026c2d46f070;  1 drivers
v0000026c2d456760_0 .net *"_ivl_32", 0 0, L_0000026c2d474c70;  1 drivers
v0000026c2d456120_0 .net *"_ivl_34", 31 0, L_0000026c2d46d130;  1 drivers
v0000026c2d457840_0 .net *"_ivl_36", 31 0, L_0000026c2d4743b0;  1 drivers
v0000026c2d4578e0_0 .net *"_ivl_38", 31 0, L_0000026c2d474ab0;  1 drivers
v0000026c2d457200_0 .net *"_ivl_41", 0 0, L_0000026c2d46ef30;  1 drivers
v0000026c2d456580_0 .net *"_ivl_42", 0 0, L_0000026c2d475220;  1 drivers
v0000026c2d456ee0_0 .net *"_ivl_45", 0 0, L_0000026c2d46f390;  1 drivers
v0000026c2d4572a0_0 .net *"_ivl_46", 0 0, L_0000026c2d475060;  1 drivers
v0000026c2d4568a0_0 .net *"_ivl_49", 0 0, L_0000026c2d46db30;  1 drivers
v0000026c2d457980_0 .net *"_ivl_5", 0 0, L_0000026c2d46ecb0;  1 drivers
v0000026c2d457ac0_0 .net *"_ivl_50", 0 0, L_0000026c2d4751b0;  1 drivers
v0000026c2d455ea0_0 .net *"_ivl_52", 0 0, L_0000026c2d475610;  1 drivers
v0000026c2d457a20_0 .net *"_ivl_54", 31 0, L_0000026c2d46da90;  1 drivers
v0000026c2d457d40_0 .net *"_ivl_56", 31 0, L_0000026c2d4745e0;  1 drivers
v0000026c2d457de0_0 .net *"_ivl_58", 31 0, L_0000026c2d4741f0;  1 drivers
v0000026c2d456940_0 .net *"_ivl_6", 0 0, L_0000026c2d3ad4c0;  1 drivers
v0000026c2d457fc0_0 .net *"_ivl_61", 0 0, L_0000026c2d46e3f0;  1 drivers
v0000026c2d4569e0_0 .net *"_ivl_62", 0 0, L_0000026c2d4750d0;  1 drivers
v0000026c2d458060_0 .net *"_ivl_65", 0 0, L_0000026c2d46ddb0;  1 drivers
v0000026c2d455c20_0 .net *"_ivl_66", 0 0, L_0000026c2d4755a0;  1 drivers
v0000026c2d458100_0 .net *"_ivl_69", 0 0, L_0000026c2d46e350;  1 drivers
v0000026c2d4581a0_0 .net *"_ivl_70", 0 0, L_0000026c2d4748f0;  1 drivers
v0000026c2d455cc0_0 .net *"_ivl_72", 31 0, L_0000026c2d46e990;  1 drivers
v0000026c2d458240_0 .net *"_ivl_74", 31 0, L_0000026c2d474ff0;  1 drivers
v0000026c2d455e00_0 .net *"_ivl_76", 31 0, L_0000026c2d475680;  1 drivers
v0000026c2d455f40_0 .net *"_ivl_79", 0 0, L_0000026c2d46d4f0;  1 drivers
v0000026c2d459460_0 .net *"_ivl_8", 0 0, L_0000026c2d342d50;  1 drivers
v0000026c2d458a60_0 .net *"_ivl_81", 0 0, L_0000026c2d46f4d0;  1 drivers
v0000026c2d45a4a0_0 .net *"_ivl_82", 0 0, L_0000026c2d474570;  1 drivers
v0000026c2d459aa0_0 .net *"_ivl_84", 0 0, L_0000026c2d475990;  1 drivers
v0000026c2d458600_0 .net *"_ivl_87", 0 0, L_0000026c2d46dbd0;  1 drivers
v0000026c2d459640_0 .net *"_ivl_88", 0 0, L_0000026c2d474650;  1 drivers
v0000026c2d458920_0 .net *"_ivl_90", 0 0, L_0000026c2d475450;  1 drivers
v0000026c2d4584c0_0 .net *"_ivl_92", 31 0, L_0000026c2d46f570;  1 drivers
v0000026c2d458b00_0 .net *"_ivl_94", 31 0, L_0000026c2d474d50;  1 drivers
v0000026c2d4596e0_0 .net "ina", 31 0, L_0000026c2d46e7b0;  1 drivers
v0000026c2d459960_0 .net "inb", 31 0, L_0000026c2d46d450;  alias, 1 drivers
v0000026c2d4586a0_0 .net "inc", 31 0, v0000026c2d457c00_0;  alias, 1 drivers
v0000026c2d459000_0 .net "ind", 31 0, L_0000026c2d469490;  alias, 1 drivers
v0000026c2d45a0e0_0 .net "ine", 31 0, v0000026c2d43c920_0;  alias, 1 drivers
L_0000026c2d4900d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d458880_0 .net "inf", 31 0, L_0000026c2d4900d0;  1 drivers
L_0000026c2d490118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d45a220_0 .net "ing", 31 0, L_0000026c2d490118;  1 drivers
L_0000026c2d490160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c2d459a00_0 .net "inh", 31 0, L_0000026c2d490160;  1 drivers
v0000026c2d459b40_0 .net "out", 31 0, L_0000026c2d474960;  alias, 1 drivers
v0000026c2d4595a0_0 .net "sel", 2 0, L_0000026c2d46f610;  alias, 1 drivers
L_0000026c2d46ec10 .part L_0000026c2d46f610, 2, 1;
L_0000026c2d46ecb0 .part L_0000026c2d46f610, 1, 1;
L_0000026c2d46d770 .part L_0000026c2d46f610, 0, 1;
LS_0000026c2d46d9f0_0_0 .concat [ 1 1 1 1], L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370;
LS_0000026c2d46d9f0_0_4 .concat [ 1 1 1 1], L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370;
LS_0000026c2d46d9f0_0_8 .concat [ 1 1 1 1], L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370;
LS_0000026c2d46d9f0_0_12 .concat [ 1 1 1 1], L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370;
LS_0000026c2d46d9f0_0_16 .concat [ 1 1 1 1], L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370;
LS_0000026c2d46d9f0_0_20 .concat [ 1 1 1 1], L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370;
LS_0000026c2d46d9f0_0_24 .concat [ 1 1 1 1], L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370;
LS_0000026c2d46d9f0_0_28 .concat [ 1 1 1 1], L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370, L_0000026c2d343370;
LS_0000026c2d46d9f0_1_0 .concat [ 4 4 4 4], LS_0000026c2d46d9f0_0_0, LS_0000026c2d46d9f0_0_4, LS_0000026c2d46d9f0_0_8, LS_0000026c2d46d9f0_0_12;
LS_0000026c2d46d9f0_1_4 .concat [ 4 4 4 4], LS_0000026c2d46d9f0_0_16, LS_0000026c2d46d9f0_0_20, LS_0000026c2d46d9f0_0_24, LS_0000026c2d46d9f0_0_28;
L_0000026c2d46d9f0 .concat [ 16 16 0 0], LS_0000026c2d46d9f0_1_0, LS_0000026c2d46d9f0_1_4;
L_0000026c2d46ee90 .part L_0000026c2d46f610, 2, 1;
L_0000026c2d46d810 .part L_0000026c2d46f610, 1, 1;
L_0000026c2d46f070 .part L_0000026c2d46f610, 0, 1;
LS_0000026c2d46d130_0_0 .concat [ 1 1 1 1], L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70;
LS_0000026c2d46d130_0_4 .concat [ 1 1 1 1], L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70;
LS_0000026c2d46d130_0_8 .concat [ 1 1 1 1], L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70;
LS_0000026c2d46d130_0_12 .concat [ 1 1 1 1], L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70;
LS_0000026c2d46d130_0_16 .concat [ 1 1 1 1], L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70;
LS_0000026c2d46d130_0_20 .concat [ 1 1 1 1], L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70;
LS_0000026c2d46d130_0_24 .concat [ 1 1 1 1], L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70;
LS_0000026c2d46d130_0_28 .concat [ 1 1 1 1], L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70, L_0000026c2d474c70;
LS_0000026c2d46d130_1_0 .concat [ 4 4 4 4], LS_0000026c2d46d130_0_0, LS_0000026c2d46d130_0_4, LS_0000026c2d46d130_0_8, LS_0000026c2d46d130_0_12;
LS_0000026c2d46d130_1_4 .concat [ 4 4 4 4], LS_0000026c2d46d130_0_16, LS_0000026c2d46d130_0_20, LS_0000026c2d46d130_0_24, LS_0000026c2d46d130_0_28;
L_0000026c2d46d130 .concat [ 16 16 0 0], LS_0000026c2d46d130_1_0, LS_0000026c2d46d130_1_4;
L_0000026c2d46ef30 .part L_0000026c2d46f610, 2, 1;
L_0000026c2d46f390 .part L_0000026c2d46f610, 1, 1;
L_0000026c2d46db30 .part L_0000026c2d46f610, 0, 1;
LS_0000026c2d46da90_0_0 .concat [ 1 1 1 1], L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610;
LS_0000026c2d46da90_0_4 .concat [ 1 1 1 1], L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610;
LS_0000026c2d46da90_0_8 .concat [ 1 1 1 1], L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610;
LS_0000026c2d46da90_0_12 .concat [ 1 1 1 1], L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610;
LS_0000026c2d46da90_0_16 .concat [ 1 1 1 1], L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610;
LS_0000026c2d46da90_0_20 .concat [ 1 1 1 1], L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610;
LS_0000026c2d46da90_0_24 .concat [ 1 1 1 1], L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610;
LS_0000026c2d46da90_0_28 .concat [ 1 1 1 1], L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610, L_0000026c2d475610;
LS_0000026c2d46da90_1_0 .concat [ 4 4 4 4], LS_0000026c2d46da90_0_0, LS_0000026c2d46da90_0_4, LS_0000026c2d46da90_0_8, LS_0000026c2d46da90_0_12;
LS_0000026c2d46da90_1_4 .concat [ 4 4 4 4], LS_0000026c2d46da90_0_16, LS_0000026c2d46da90_0_20, LS_0000026c2d46da90_0_24, LS_0000026c2d46da90_0_28;
L_0000026c2d46da90 .concat [ 16 16 0 0], LS_0000026c2d46da90_1_0, LS_0000026c2d46da90_1_4;
L_0000026c2d46e3f0 .part L_0000026c2d46f610, 2, 1;
L_0000026c2d46ddb0 .part L_0000026c2d46f610, 1, 1;
L_0000026c2d46e350 .part L_0000026c2d46f610, 0, 1;
LS_0000026c2d46e990_0_0 .concat [ 1 1 1 1], L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0;
LS_0000026c2d46e990_0_4 .concat [ 1 1 1 1], L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0;
LS_0000026c2d46e990_0_8 .concat [ 1 1 1 1], L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0;
LS_0000026c2d46e990_0_12 .concat [ 1 1 1 1], L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0;
LS_0000026c2d46e990_0_16 .concat [ 1 1 1 1], L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0;
LS_0000026c2d46e990_0_20 .concat [ 1 1 1 1], L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0;
LS_0000026c2d46e990_0_24 .concat [ 1 1 1 1], L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0;
LS_0000026c2d46e990_0_28 .concat [ 1 1 1 1], L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0, L_0000026c2d4748f0;
LS_0000026c2d46e990_1_0 .concat [ 4 4 4 4], LS_0000026c2d46e990_0_0, LS_0000026c2d46e990_0_4, LS_0000026c2d46e990_0_8, LS_0000026c2d46e990_0_12;
LS_0000026c2d46e990_1_4 .concat [ 4 4 4 4], LS_0000026c2d46e990_0_16, LS_0000026c2d46e990_0_20, LS_0000026c2d46e990_0_24, LS_0000026c2d46e990_0_28;
L_0000026c2d46e990 .concat [ 16 16 0 0], LS_0000026c2d46e990_1_0, LS_0000026c2d46e990_1_4;
L_0000026c2d46d4f0 .part L_0000026c2d46f610, 2, 1;
L_0000026c2d46f4d0 .part L_0000026c2d46f610, 1, 1;
L_0000026c2d46dbd0 .part L_0000026c2d46f610, 0, 1;
LS_0000026c2d46f570_0_0 .concat [ 1 1 1 1], L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450;
LS_0000026c2d46f570_0_4 .concat [ 1 1 1 1], L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450;
LS_0000026c2d46f570_0_8 .concat [ 1 1 1 1], L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450;
LS_0000026c2d46f570_0_12 .concat [ 1 1 1 1], L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450;
LS_0000026c2d46f570_0_16 .concat [ 1 1 1 1], L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450;
LS_0000026c2d46f570_0_20 .concat [ 1 1 1 1], L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450;
LS_0000026c2d46f570_0_24 .concat [ 1 1 1 1], L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450;
LS_0000026c2d46f570_0_28 .concat [ 1 1 1 1], L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450, L_0000026c2d475450;
LS_0000026c2d46f570_1_0 .concat [ 4 4 4 4], LS_0000026c2d46f570_0_0, LS_0000026c2d46f570_0_4, LS_0000026c2d46f570_0_8, LS_0000026c2d46f570_0_12;
LS_0000026c2d46f570_1_4 .concat [ 4 4 4 4], LS_0000026c2d46f570_0_16, LS_0000026c2d46f570_0_20, LS_0000026c2d46f570_0_24, LS_0000026c2d46f570_0_28;
L_0000026c2d46f570 .concat [ 16 16 0 0], LS_0000026c2d46f570_1_0, LS_0000026c2d46f570_1_4;
S_0000026c2d43c070 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000026c2d2196a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000026c2d45a360_0 .net "Write_Data", 31 0, v0000026c2d42d160_0;  alias, 1 drivers
v0000026c2d458c40_0 .net "addr", 31 0, v0000026c2d42f500_0;  alias, 1 drivers
v0000026c2d459780_0 .net "clk", 0 0, L_0000026c2d3acb20;  alias, 1 drivers
v0000026c2d4598c0_0 .net "mem_out", 31 0, v0000026c2d45a860_0;  alias, 1 drivers
v0000026c2d459dc0_0 .net "mem_read", 0 0, v0000026c2d42f6e0_0;  alias, 1 drivers
v0000026c2d4593c0_0 .net "mem_write", 0 0, v0000026c2d42d200_0;  alias, 1 drivers
S_0000026c2d43c6b0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000026c2d43c070;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000026c2d45aa40 .array "DataMem", 1023 0, 31 0;
v0000026c2d459320_0 .net "Data_In", 31 0, v0000026c2d42d160_0;  alias, 1 drivers
v0000026c2d45a860_0 .var "Data_Out", 31 0;
v0000026c2d45a540_0 .net "Write_en", 0 0, v0000026c2d42d200_0;  alias, 1 drivers
v0000026c2d458560_0 .net "addr", 31 0, v0000026c2d42f500_0;  alias, 1 drivers
v0000026c2d459be0_0 .net "clk", 0 0, L_0000026c2d3acb20;  alias, 1 drivers
v0000026c2d459c80_0 .var/i "i", 31 0;
S_0000026c2d43a900 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000026c2d2196a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000026c2d45faa0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026c2d45fad8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026c2d45fb10 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026c2d45fb48 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026c2d45fb80 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026c2d45fbb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026c2d45fbf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026c2d45fc28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026c2d45fc60 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026c2d45fc98 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026c2d45fcd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026c2d45fd08 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026c2d45fd40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026c2d45fd78 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026c2d45fdb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026c2d45fde8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026c2d45fe20 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026c2d45fe58 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026c2d45fe90 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026c2d45fec8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026c2d45ff00 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026c2d45ff38 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026c2d45ff70 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026c2d45ffa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026c2d45ffe0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026c2d4589c0_0 .net "MEM_ALU_OUT", 31 0, v0000026c2d42f500_0;  alias, 1 drivers
v0000026c2d459500_0 .net "MEM_Data_mem_out", 31 0, v0000026c2d45a860_0;  alias, 1 drivers
v0000026c2d459e60_0 .net "MEM_memread", 0 0, v0000026c2d42f6e0_0;  alias, 1 drivers
v0000026c2d458ce0_0 .net "MEM_opcode", 11 0, v0000026c2d42e740_0;  alias, 1 drivers
v0000026c2d458740_0 .net "MEM_rd_ind", 4 0, v0000026c2d42ed80_0;  alias, 1 drivers
v0000026c2d45a7c0_0 .net "MEM_rd_indzero", 0 0, v0000026c2d42da20_0;  alias, 1 drivers
v0000026c2d458e20_0 .net "MEM_regwrite", 0 0, v0000026c2d42e7e0_0;  alias, 1 drivers
v0000026c2d458ec0_0 .var "WB_ALU_OUT", 31 0;
v0000026c2d458f60_0 .var "WB_Data_mem_out", 31 0;
v0000026c2d459f00_0 .var "WB_memread", 0 0;
v0000026c2d459fa0_0 .var "WB_rd_ind", 4 0;
v0000026c2d45a040_0 .var "WB_rd_indzero", 0 0;
v0000026c2d458380_0 .var "WB_regwrite", 0 0;
v0000026c2d45a900_0 .net "clk", 0 0, L_0000026c2d4dbe00;  1 drivers
v0000026c2d45a180_0 .var "hlt", 0 0;
v0000026c2d45a400_0 .net "rst", 0 0, v0000026c2d46c870_0;  alias, 1 drivers
E_0000026c2d3cc800 .event posedge, v0000026c2d42dde0_0, v0000026c2d45a900_0;
S_0000026c2d43ac20 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000026c2d2196a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000026c2d4dbcb0 .functor AND 32, v0000026c2d458f60_0, L_0000026c2d4e0dd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d4dbd20 .functor NOT 1, v0000026c2d459f00_0, C4<0>, C4<0>, C4<0>;
L_0000026c2d4ee160 .functor AND 32, v0000026c2d458ec0_0, L_0000026c2d4e2bd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026c2d4ef510 .functor OR 32, L_0000026c2d4dbcb0, L_0000026c2d4ee160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026c2d45a9a0_0 .net "Write_Data_RegFile", 31 0, L_0000026c2d4ef510;  alias, 1 drivers
v0000026c2d45a5e0_0 .net *"_ivl_0", 31 0, L_0000026c2d4e0dd0;  1 drivers
v0000026c2d45a680_0 .net *"_ivl_2", 31 0, L_0000026c2d4dbcb0;  1 drivers
v0000026c2d4582e0_0 .net *"_ivl_4", 0 0, L_0000026c2d4dbd20;  1 drivers
v0000026c2d458420_0 .net *"_ivl_6", 31 0, L_0000026c2d4e2bd0;  1 drivers
v0000026c2d45afe0_0 .net *"_ivl_8", 31 0, L_0000026c2d4ee160;  1 drivers
v0000026c2d45b440_0 .net "alu_out", 31 0, v0000026c2d458ec0_0;  alias, 1 drivers
v0000026c2d45cde0_0 .net "mem_out", 31 0, v0000026c2d458f60_0;  alias, 1 drivers
v0000026c2d45ae00_0 .net "mem_read", 0 0, v0000026c2d459f00_0;  alias, 1 drivers
LS_0000026c2d4e0dd0_0_0 .concat [ 1 1 1 1], v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0;
LS_0000026c2d4e0dd0_0_4 .concat [ 1 1 1 1], v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0;
LS_0000026c2d4e0dd0_0_8 .concat [ 1 1 1 1], v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0;
LS_0000026c2d4e0dd0_0_12 .concat [ 1 1 1 1], v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0;
LS_0000026c2d4e0dd0_0_16 .concat [ 1 1 1 1], v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0;
LS_0000026c2d4e0dd0_0_20 .concat [ 1 1 1 1], v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0;
LS_0000026c2d4e0dd0_0_24 .concat [ 1 1 1 1], v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0;
LS_0000026c2d4e0dd0_0_28 .concat [ 1 1 1 1], v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0, v0000026c2d459f00_0;
LS_0000026c2d4e0dd0_1_0 .concat [ 4 4 4 4], LS_0000026c2d4e0dd0_0_0, LS_0000026c2d4e0dd0_0_4, LS_0000026c2d4e0dd0_0_8, LS_0000026c2d4e0dd0_0_12;
LS_0000026c2d4e0dd0_1_4 .concat [ 4 4 4 4], LS_0000026c2d4e0dd0_0_16, LS_0000026c2d4e0dd0_0_20, LS_0000026c2d4e0dd0_0_24, LS_0000026c2d4e0dd0_0_28;
L_0000026c2d4e0dd0 .concat [ 16 16 0 0], LS_0000026c2d4e0dd0_1_0, LS_0000026c2d4e0dd0_1_4;
LS_0000026c2d4e2bd0_0_0 .concat [ 1 1 1 1], L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20;
LS_0000026c2d4e2bd0_0_4 .concat [ 1 1 1 1], L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20;
LS_0000026c2d4e2bd0_0_8 .concat [ 1 1 1 1], L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20;
LS_0000026c2d4e2bd0_0_12 .concat [ 1 1 1 1], L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20;
LS_0000026c2d4e2bd0_0_16 .concat [ 1 1 1 1], L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20;
LS_0000026c2d4e2bd0_0_20 .concat [ 1 1 1 1], L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20;
LS_0000026c2d4e2bd0_0_24 .concat [ 1 1 1 1], L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20;
LS_0000026c2d4e2bd0_0_28 .concat [ 1 1 1 1], L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20, L_0000026c2d4dbd20;
LS_0000026c2d4e2bd0_1_0 .concat [ 4 4 4 4], LS_0000026c2d4e2bd0_0_0, LS_0000026c2d4e2bd0_0_4, LS_0000026c2d4e2bd0_0_8, LS_0000026c2d4e2bd0_0_12;
LS_0000026c2d4e2bd0_1_4 .concat [ 4 4 4 4], LS_0000026c2d4e2bd0_0_16, LS_0000026c2d4e2bd0_0_20, LS_0000026c2d4e2bd0_0_24, LS_0000026c2d4e2bd0_0_28;
L_0000026c2d4e2bd0 .concat [ 16 16 0 0], LS_0000026c2d4e2bd0_1_0, LS_0000026c2d4e2bd0_1_4;
    .scope S_0000026c2d43b3f0;
T_0 ;
    %wait E_0000026c2d3cc300;
    %load/vec4 v0000026c2d456bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026c2d457c00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026c2d456620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000026c2d457f20_0;
    %assign/vec4 v0000026c2d457c00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026c2d43bbc0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026c2d457480_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000026c2d457480_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026c2d457480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d457340, 0, 4;
    %load/vec4 v0000026c2d457480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026c2d457480_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936451, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d457340, 0, 4;
    %pushi/vec4 539033602, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d457340, 0, 4;
    %pushi/vec4 2097160, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d457340, 0, 4;
    %pushi/vec4 537002107, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d457340, 0, 4;
    %pushi/vec4 537067643, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d457340, 0, 4;
    %pushi/vec4 537133179, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d457340, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d457340, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d457340, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d457340, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d457340, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d457340, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000026c2d43b0d0;
T_2 ;
    %wait E_0000026c2d3cbd00;
    %load/vec4 v0000026c2d457660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000026c2d445210_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d445170_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d455ae0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d456300_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d457520_0, 0;
    %assign/vec4 v0000026c2d456260_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026c2d4575c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000026c2d456a80_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000026c2d445210_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d445170_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d455ae0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d456300_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d457520_0, 0;
    %assign/vec4 v0000026c2d456260_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000026c2d4575c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000026c2d4573e0_0;
    %assign/vec4 v0000026c2d445170_0, 0;
    %load/vec4 v0000026c2d457b60_0;
    %assign/vec4 v0000026c2d445210_0, 0;
    %load/vec4 v0000026c2d4573e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000026c2d456300_0, 0;
    %load/vec4 v0000026c2d4573e0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026c2d456260_0, 4, 5;
    %load/vec4 v0000026c2d4573e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000026c2d4573e0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026c2d456260_0, 4, 5;
    %load/vec4 v0000026c2d4573e0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000026c2d4573e0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026c2d4573e0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000026c2d4573e0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000026c2d4573e0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000026c2d4573e0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000026c2d457520_0, 0;
    %load/vec4 v0000026c2d4573e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000026c2d4573e0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000026c2d455ae0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000026c2d4573e0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000026c2d455ae0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000026c2d4573e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000026c2d455ae0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026c2d43bee0;
T_3 ;
    %wait E_0000026c2d3cc300;
    %load/vec4 v0000026c2d442650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026c2d4425b0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000026c2d4425b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026c2d4425b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d441f70, 0, 4;
    %load/vec4 v0000026c2d4425b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026c2d4425b0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026c2d441ed0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000026c2d441e30_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000026c2d4420b0_0;
    %load/vec4 v0000026c2d441ed0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d441f70, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d441f70, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026c2d43bee0;
T_4 ;
    %wait E_0000026c2d3cbb40;
    %load/vec4 v0000026c2d441ed0_0;
    %load/vec4 v0000026c2d441c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000026c2d441ed0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000026c2d441e30_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000026c2d4420b0_0;
    %assign/vec4 v0000026c2d441610_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026c2d441c50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026c2d441f70, 4;
    %assign/vec4 v0000026c2d441610_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026c2d43bee0;
T_5 ;
    %wait E_0000026c2d3cbb40;
    %load/vec4 v0000026c2d441ed0_0;
    %load/vec4 v0000026c2d441d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000026c2d441ed0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000026c2d441e30_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000026c2d4420b0_0;
    %assign/vec4 v0000026c2d441bb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026c2d441d90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026c2d441f70, 4;
    %assign/vec4 v0000026c2d441bb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026c2d43bee0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000026c2d43c520;
    %jmp t_0;
    .scope S_0000026c2d43c520;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026c2d4414d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000026c2d4414d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000026c2d4414d0_0;
    %ix/getv/s 4, v0000026c2d4414d0_0;
    %load/vec4a v0000026c2d441f70, 4;
    %ix/getv/s 4, v0000026c2d4414d0_0;
    %load/vec4a v0000026c2d441f70, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000026c2d4414d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026c2d4414d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000026c2d43bee0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000026c2d43aa90;
T_7 ;
    %wait E_0000026c2d3cc700;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026c2d443550_0, 0, 32;
    %load/vec4 v0000026c2d441430_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026c2d441430_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000026c2d443af0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000026c2d443550_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000026c2d441430_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026c2d441430_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026c2d441430_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000026c2d443af0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000026c2d443550_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000026c2d441430_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026c2d441430_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026c2d441430_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026c2d441430_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026c2d441430_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026c2d441430_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000026c2d443af0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000026c2d443af0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000026c2d443550_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000026c2d43adb0;
T_8 ;
    %wait E_0000026c2d3cc300;
    %load/vec4 v0000026c2d447bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026c2d446930_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026c2d446d90_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026c2d446d90_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000026c2d446930_0;
    %load/vec4 v0000026c2d446a70_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026c2d446930_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026c2d446930_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026c2d446930_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000026c2d446930_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026c2d446930_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026c2d446930_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026c2d43adb0;
T_9 ;
    %wait E_0000026c2d3cc300;
    %load/vec4 v0000026c2d447bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c2d447150_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000026c2d446890_0;
    %assign/vec4 v0000026c2d447150_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026c2d43c200;
T_10 ;
    %wait E_0000026c2d3cc680;
    %load/vec4 v0000026c2d448e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c2d448f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c2d448c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c2d448eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c2d446570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c2d447970_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026c2d448b90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000026c2d4475b0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000026c2d447a10_0;
    %load/vec4 v0000026c2d447470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000026c2d4466b0_0;
    %load/vec4 v0000026c2d447470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000026c2d447e70_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000026c2d446430_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000026c2d447a10_0;
    %load/vec4 v0000026c2d4478d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000026c2d4466b0_0;
    %load/vec4 v0000026c2d4478d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c2d448f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c2d448c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c2d448eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c2d446570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c2d447970_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000026c2d4464d0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c2d448f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c2d448c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c2d448eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c2d446570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c2d447970_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c2d448f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c2d448c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c2d448eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c2d446570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c2d447970_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000026c2d43b260;
T_11 ;
    %wait E_0000026c2d3cc340;
    %load/vec4 v0000026c2d43d780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000026c2d440480_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43ff80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43f4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43fee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d440340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d440020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43f260_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43f9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d4400c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d4403e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43fa80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d440160_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43fbc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d440200_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d43f620_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d43f760_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d43f6c0_0, 0;
    %assign/vec4 v0000026c2d43f580_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000026c2d43e220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000026c2d43cba0_0;
    %assign/vec4 v0000026c2d43f580_0, 0;
    %load/vec4 v0000026c2d43d320_0;
    %assign/vec4 v0000026c2d43f6c0_0, 0;
    %load/vec4 v0000026c2d43e2c0_0;
    %assign/vec4 v0000026c2d43f760_0, 0;
    %load/vec4 v0000026c2d43ed60_0;
    %assign/vec4 v0000026c2d43f620_0, 0;
    %load/vec4 v0000026c2d43ecc0_0;
    %assign/vec4 v0000026c2d440200_0, 0;
    %load/vec4 v0000026c2d43d500_0;
    %assign/vec4 v0000026c2d43fbc0_0, 0;
    %load/vec4 v0000026c2d43d8c0_0;
    %assign/vec4 v0000026c2d440160_0, 0;
    %load/vec4 v0000026c2d43de60_0;
    %assign/vec4 v0000026c2d43fa80_0, 0;
    %load/vec4 v0000026c2d43ee00_0;
    %assign/vec4 v0000026c2d4403e0_0, 0;
    %load/vec4 v0000026c2d43dd20_0;
    %assign/vec4 v0000026c2d4400c0_0, 0;
    %load/vec4 v0000026c2d43ec20_0;
    %assign/vec4 v0000026c2d43f9e0_0, 0;
    %load/vec4 v0000026c2d43d6e0_0;
    %assign/vec4 v0000026c2d43f260_0, 0;
    %load/vec4 v0000026c2d43ea40_0;
    %assign/vec4 v0000026c2d440020_0, 0;
    %load/vec4 v0000026c2d43dbe0_0;
    %assign/vec4 v0000026c2d440340_0, 0;
    %load/vec4 v0000026c2d43df00_0;
    %assign/vec4 v0000026c2d43fee0_0, 0;
    %load/vec4 v0000026c2d43e040_0;
    %assign/vec4 v0000026c2d43f4e0_0, 0;
    %load/vec4 v0000026c2d43eea0_0;
    %assign/vec4 v0000026c2d43f1c0_0, 0;
    %load/vec4 v0000026c2d43dfa0_0;
    %assign/vec4 v0000026c2d43ff80_0, 0;
    %load/vec4 v0000026c2d43cc40_0;
    %assign/vec4 v0000026c2d440480_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000026c2d440480_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43ff80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43f4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43fee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d440340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d440020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43f260_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43f9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d4400c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d4403e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43fa80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d440160_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43fbc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d440200_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d43f620_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d43f760_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d43f6c0_0, 0;
    %assign/vec4 v0000026c2d43f580_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000026c2d43b8a0;
T_12 ;
    %wait E_0000026c2d3cc240;
    %load/vec4 v0000026c2d447dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43d3c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43c920_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43e9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43eb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43cb00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43e900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43cf60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43d280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43d000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43db40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43daa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43d640_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43e5e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d43d5a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d43da00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d43d820_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026c2d43d140_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43e7c0_0, 0;
    %assign/vec4 v0000026c2d43efe0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000026c2d447330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000026c2d43f080_0;
    %assign/vec4 v0000026c2d43efe0_0, 0;
    %load/vec4 v0000026c2d43d460_0;
    %assign/vec4 v0000026c2d43e7c0_0, 0;
    %load/vec4 v0000026c2d43ce20_0;
    %assign/vec4 v0000026c2d43d140_0, 0;
    %load/vec4 v0000026c2d43ef40_0;
    %assign/vec4 v0000026c2d43d820_0, 0;
    %load/vec4 v0000026c2d43e400_0;
    %assign/vec4 v0000026c2d43da00_0, 0;
    %load/vec4 v0000026c2d43e720_0;
    %assign/vec4 v0000026c2d43d5a0_0, 0;
    %load/vec4 v0000026c2d43d960_0;
    %assign/vec4 v0000026c2d43e5e0_0, 0;
    %load/vec4 v0000026c2d43ca60_0;
    %assign/vec4 v0000026c2d43d640_0, 0;
    %load/vec4 v0000026c2d43e4a0_0;
    %assign/vec4 v0000026c2d43daa0_0, 0;
    %load/vec4 v0000026c2d43cec0_0;
    %assign/vec4 v0000026c2d43db40_0, 0;
    %load/vec4 v0000026c2d43dc80_0;
    %assign/vec4 v0000026c2d43d000_0, 0;
    %load/vec4 v0000026c2d43d1e0_0;
    %assign/vec4 v0000026c2d43d0a0_0, 0;
    %load/vec4 v0000026c2d43e180_0;
    %assign/vec4 v0000026c2d43d280_0, 0;
    %load/vec4 v0000026c2d43e680_0;
    %assign/vec4 v0000026c2d43cf60_0, 0;
    %load/vec4 v0000026c2d43e0e0_0;
    %assign/vec4 v0000026c2d43e900_0, 0;
    %load/vec4 v0000026c2d43eae0_0;
    %assign/vec4 v0000026c2d43cb00_0, 0;
    %load/vec4 v0000026c2d43cd80_0;
    %assign/vec4 v0000026c2d43eb80_0, 0;
    %load/vec4 v0000026c2d43cce0_0;
    %assign/vec4 v0000026c2d43e9a0_0, 0;
    %load/vec4 v0000026c2d43e540_0;
    %assign/vec4 v0000026c2d43e860_0, 0;
    %load/vec4 v0000026c2d43e360_0;
    %assign/vec4 v0000026c2d43c920_0, 0;
    %load/vec4 v0000026c2d43ddc0_0;
    %assign/vec4 v0000026c2d43d3c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43d3c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43c920_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43e9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43eb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43cb00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43e900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43cf60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43d280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43d000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d43db40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43daa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43d640_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43e5e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d43d5a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d43da00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d43d820_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026c2d43d140_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d43e7c0_0, 0;
    %assign/vec4 v0000026c2d43efe0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026c2d23c8c0;
T_13 ;
    %wait E_0000026c2d3caec0;
    %load/vec4 v0000026c2d432cf0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000026c2d4329d0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000026c2d243300;
T_14 ;
    %wait E_0000026c2d3caf00;
    %load/vec4 v0000026c2d4321b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000026c2d4327f0_0;
    %pad/u 33;
    %load/vec4 v0000026c2d432930_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000026c2d432d90_0, 0;
    %assign/vec4 v0000026c2d432070_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000026c2d4327f0_0;
    %pad/u 33;
    %load/vec4 v0000026c2d432930_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000026c2d432d90_0, 0;
    %assign/vec4 v0000026c2d432070_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000026c2d4327f0_0;
    %pad/u 33;
    %load/vec4 v0000026c2d432930_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000026c2d432d90_0, 0;
    %assign/vec4 v0000026c2d432070_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000026c2d4327f0_0;
    %pad/u 33;
    %load/vec4 v0000026c2d432930_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000026c2d432d90_0, 0;
    %assign/vec4 v0000026c2d432070_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000026c2d4327f0_0;
    %pad/u 33;
    %load/vec4 v0000026c2d432930_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000026c2d432d90_0, 0;
    %assign/vec4 v0000026c2d432070_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000026c2d4327f0_0;
    %pad/u 33;
    %load/vec4 v0000026c2d432930_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000026c2d432d90_0, 0;
    %assign/vec4 v0000026c2d432070_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000026c2d432930_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000026c2d432070_0;
    %load/vec4 v0000026c2d432930_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000026c2d4327f0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000026c2d432930_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000026c2d432930_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000026c2d432070_0, 0;
    %load/vec4 v0000026c2d4327f0_0;
    %ix/getv 4, v0000026c2d432930_0;
    %shiftl 4;
    %assign/vec4 v0000026c2d432d90_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000026c2d432930_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000026c2d432070_0;
    %load/vec4 v0000026c2d432930_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000026c2d4327f0_0;
    %load/vec4 v0000026c2d432930_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000026c2d432930_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000026c2d432070_0, 0;
    %load/vec4 v0000026c2d4327f0_0;
    %ix/getv 4, v0000026c2d432930_0;
    %shiftr 4;
    %assign/vec4 v0000026c2d432d90_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c2d432070_0, 0;
    %load/vec4 v0000026c2d4327f0_0;
    %load/vec4 v0000026c2d432930_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000026c2d432d90_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c2d432070_0, 0;
    %load/vec4 v0000026c2d432930_0;
    %load/vec4 v0000026c2d4327f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000026c2d432d90_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000026c2d186b50;
T_15 ;
    %wait E_0000026c2d3cb640;
    %load/vec4 v0000026c2d42dde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000026c2d42da20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d42e7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d42d200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d42f6e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026c2d42e740_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d42ed80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d42d160_0, 0;
    %assign/vec4 v0000026c2d42f500_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000026c2d351120_0;
    %assign/vec4 v0000026c2d42f500_0, 0;
    %load/vec4 v0000026c2d42e6a0_0;
    %assign/vec4 v0000026c2d42d160_0, 0;
    %load/vec4 v0000026c2d42d840_0;
    %assign/vec4 v0000026c2d42ed80_0, 0;
    %load/vec4 v0000026c2d32d500_0;
    %assign/vec4 v0000026c2d42e740_0, 0;
    %load/vec4 v0000026c2d3516c0_0;
    %assign/vec4 v0000026c2d42f6e0_0, 0;
    %load/vec4 v0000026c2d32cec0_0;
    %assign/vec4 v0000026c2d42d200_0, 0;
    %load/vec4 v0000026c2d42e880_0;
    %assign/vec4 v0000026c2d42e7e0_0, 0;
    %load/vec4 v0000026c2d42d980_0;
    %assign/vec4 v0000026c2d42da20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000026c2d43c6b0;
T_16 ;
    %wait E_0000026c2d3cbb40;
    %load/vec4 v0000026c2d45a540_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000026c2d459320_0;
    %load/vec4 v0000026c2d458560_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d45aa40, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000026c2d43c6b0;
T_17 ;
    %wait E_0000026c2d3cbb40;
    %load/vec4 v0000026c2d458560_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026c2d45aa40, 4;
    %assign/vec4 v0000026c2d45a860_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000026c2d43c6b0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026c2d459c80_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000026c2d459c80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026c2d459c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c2d45aa40, 0, 4;
    %load/vec4 v0000026c2d459c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026c2d459c80_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000026c2d43c6b0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026c2d459c80_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000026c2d459c80_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000026c2d459c80_0;
    %load/vec4a v0000026c2d45aa40, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000026c2d459c80_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000026c2d459c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026c2d459c80_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000026c2d43a900;
T_20 ;
    %wait E_0000026c2d3cc800;
    %load/vec4 v0000026c2d45a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000026c2d45a040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d45a180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d458380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c2d459f00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026c2d459fa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026c2d458f60_0, 0;
    %assign/vec4 v0000026c2d458ec0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000026c2d4589c0_0;
    %assign/vec4 v0000026c2d458ec0_0, 0;
    %load/vec4 v0000026c2d459500_0;
    %assign/vec4 v0000026c2d458f60_0, 0;
    %load/vec4 v0000026c2d459e60_0;
    %assign/vec4 v0000026c2d459f00_0, 0;
    %load/vec4 v0000026c2d458740_0;
    %assign/vec4 v0000026c2d459fa0_0, 0;
    %load/vec4 v0000026c2d458e20_0;
    %assign/vec4 v0000026c2d458380_0, 0;
    %load/vec4 v0000026c2d45a7c0_0;
    %assign/vec4 v0000026c2d45a040_0, 0;
    %load/vec4 v0000026c2d458ce0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000026c2d45a180_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000026c2d2196a0;
T_21 ;
    %wait E_0000026c2d3cb5c0;
    %load/vec4 v0000026c2d46ae30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c2d46c2d0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000026c2d46c2d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026c2d46c2d0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000026c2d209f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c2d46cb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c2d46c870_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000026c2d209f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000026c2d46cb90_0;
    %inv;
    %assign/vec4 v0000026c2d46cb90_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000026c2d209f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./JR_Dependency(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c2d46c870_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c2d46c870_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000026c2d46b010_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
