$date
	Mon Jun 30 10:10:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module circuit_test $end
$var wire 1 ! z $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$scope module f $end
$var wire 1 $ w1 $end
$var wire 1 % w2 $end
$var wire 1 & w3 $end
$var wire 1 ' w4 $end
$var wire 1 ( w5 $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
1&
1%
1$
0#
0"
0!
$end
#10
1!
0%
1(
1#
#20
1%
0(
0$
1'
0#
1"
#30
0!
0'
0&
0%
0(
1#
#40
