
USB_BULK_TEST.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002dda  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000c8  00802000  00002dda  00002e70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000dc8  008020c8  008020c8  00002f38  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002f38  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002f68  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000004f8  00000000  00000000  00002fa8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000c086  00000000  00000000  000034a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001efc  00000000  00000000  0000f526  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000097c5  00000000  00000000  00011422  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000ad0  00000000  00000000  0001abe8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0002fd34  00000000  00000000  0001b6b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000023b5  00000000  00000000  0004b3ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000418  00000000  00000000  0004d7a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000be4a  00000000  00000000  0004dbc0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	24 c1       	rjmp	.+584    	; 0x24a <__ctors_end>
       2:	00 00       	nop
       4:	3e c1       	rjmp	.+636    	; 0x282 <__bad_interrupt>
       6:	00 00       	nop
       8:	3c c1       	rjmp	.+632    	; 0x282 <__bad_interrupt>
       a:	00 00       	nop
       c:	3a c1       	rjmp	.+628    	; 0x282 <__bad_interrupt>
       e:	00 00       	nop
      10:	38 c1       	rjmp	.+624    	; 0x282 <__bad_interrupt>
      12:	00 00       	nop
      14:	36 c1       	rjmp	.+620    	; 0x282 <__bad_interrupt>
      16:	00 00       	nop
      18:	0c 94 f0 08 	jmp	0x11e0	; 0x11e0 <__vector_6>
      1c:	32 c1       	rjmp	.+612    	; 0x282 <__bad_interrupt>
      1e:	00 00       	nop
      20:	30 c1       	rjmp	.+608    	; 0x282 <__bad_interrupt>
      22:	00 00       	nop
      24:	2e c1       	rjmp	.+604    	; 0x282 <__bad_interrupt>
      26:	00 00       	nop
      28:	2c c1       	rjmp	.+600    	; 0x282 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	2a c1       	rjmp	.+596    	; 0x282 <__bad_interrupt>
      2e:	00 00       	nop
      30:	28 c1       	rjmp	.+592    	; 0x282 <__bad_interrupt>
      32:	00 00       	nop
      34:	26 c1       	rjmp	.+588    	; 0x282 <__bad_interrupt>
      36:	00 00       	nop
      38:	24 c1       	rjmp	.+584    	; 0x282 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	22 c1       	rjmp	.+580    	; 0x282 <__bad_interrupt>
      3e:	00 00       	nop
      40:	20 c1       	rjmp	.+576    	; 0x282 <__bad_interrupt>
      42:	00 00       	nop
      44:	1e c1       	rjmp	.+572    	; 0x282 <__bad_interrupt>
      46:	00 00       	nop
      48:	1c c1       	rjmp	.+568    	; 0x282 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	1a c1       	rjmp	.+564    	; 0x282 <__bad_interrupt>
      4e:	00 00       	nop
      50:	18 c1       	rjmp	.+560    	; 0x282 <__bad_interrupt>
      52:	00 00       	nop
      54:	16 c1       	rjmp	.+556    	; 0x282 <__bad_interrupt>
      56:	00 00       	nop
      58:	14 c1       	rjmp	.+552    	; 0x282 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	12 c1       	rjmp	.+548    	; 0x282 <__bad_interrupt>
      5e:	00 00       	nop
      60:	0c 94 e1 09 	jmp	0x13c2	; 0x13c2 <__vector_24>
      64:	0e c1       	rjmp	.+540    	; 0x282 <__bad_interrupt>
      66:	00 00       	nop
      68:	0c c1       	rjmp	.+536    	; 0x282 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	0a c1       	rjmp	.+532    	; 0x282 <__bad_interrupt>
      6e:	00 00       	nop
      70:	08 c1       	rjmp	.+528    	; 0x282 <__bad_interrupt>
      72:	00 00       	nop
      74:	06 c1       	rjmp	.+524    	; 0x282 <__bad_interrupt>
      76:	00 00       	nop
      78:	04 c1       	rjmp	.+520    	; 0x282 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	02 c1       	rjmp	.+516    	; 0x282 <__bad_interrupt>
      7e:	00 00       	nop
      80:	00 c1       	rjmp	.+512    	; 0x282 <__bad_interrupt>
      82:	00 00       	nop
      84:	fe c0       	rjmp	.+508    	; 0x282 <__bad_interrupt>
      86:	00 00       	nop
      88:	fc c0       	rjmp	.+504    	; 0x282 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	fa c0       	rjmp	.+500    	; 0x282 <__bad_interrupt>
      8e:	00 00       	nop
      90:	f8 c0       	rjmp	.+496    	; 0x282 <__bad_interrupt>
      92:	00 00       	nop
      94:	f6 c0       	rjmp	.+492    	; 0x282 <__bad_interrupt>
      96:	00 00       	nop
      98:	f4 c0       	rjmp	.+488    	; 0x282 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	f2 c0       	rjmp	.+484    	; 0x282 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	f0 c0       	rjmp	.+480    	; 0x282 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	ee c0       	rjmp	.+476    	; 0x282 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	ec c0       	rjmp	.+472    	; 0x282 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	ea c0       	rjmp	.+468    	; 0x282 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	e8 c0       	rjmp	.+464    	; 0x282 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	e6 c0       	rjmp	.+460    	; 0x282 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	e4 c0       	rjmp	.+456    	; 0x282 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	e2 c0       	rjmp	.+452    	; 0x282 <__bad_interrupt>
      be:	00 00       	nop
      c0:	e0 c0       	rjmp	.+448    	; 0x282 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	de c0       	rjmp	.+444    	; 0x282 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	dc c0       	rjmp	.+440    	; 0x282 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	da c0       	rjmp	.+436    	; 0x282 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	d8 c0       	rjmp	.+432    	; 0x282 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	d6 c0       	rjmp	.+428    	; 0x282 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	d4 c0       	rjmp	.+424    	; 0x282 <__bad_interrupt>
      da:	00 00       	nop
      dc:	d2 c0       	rjmp	.+420    	; 0x282 <__bad_interrupt>
      de:	00 00       	nop
      e0:	d0 c0       	rjmp	.+416    	; 0x282 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	ce c0       	rjmp	.+412    	; 0x282 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	cc c0       	rjmp	.+408    	; 0x282 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ca c0       	rjmp	.+404    	; 0x282 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	c8 c0       	rjmp	.+400    	; 0x282 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	c6 c0       	rjmp	.+396    	; 0x282 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	c4 c0       	rjmp	.+392    	; 0x282 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	c2 c0       	rjmp	.+388    	; 0x282 <__bad_interrupt>
      fe:	00 00       	nop
     100:	c0 c0       	rjmp	.+384    	; 0x282 <__bad_interrupt>
     102:	00 00       	nop
     104:	be c0       	rjmp	.+380    	; 0x282 <__bad_interrupt>
     106:	00 00       	nop
     108:	bc c0       	rjmp	.+376    	; 0x282 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	ba c0       	rjmp	.+372    	; 0x282 <__bad_interrupt>
     10e:	00 00       	nop
     110:	b8 c0       	rjmp	.+368    	; 0x282 <__bad_interrupt>
     112:	00 00       	nop
     114:	b6 c0       	rjmp	.+364    	; 0x282 <__bad_interrupt>
     116:	00 00       	nop
     118:	b4 c0       	rjmp	.+360    	; 0x282 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	a7 c4       	rjmp	.+2382   	; 0xa6c <__vector_71>
     11e:	00 00       	nop
     120:	b0 c0       	rjmp	.+352    	; 0x282 <__bad_interrupt>
     122:	00 00       	nop
     124:	ae c0       	rjmp	.+348    	; 0x282 <__bad_interrupt>
     126:	00 00       	nop
     128:	ac c0       	rjmp	.+344    	; 0x282 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	aa c0       	rjmp	.+340    	; 0x282 <__bad_interrupt>
     12e:	00 00       	nop
     130:	a8 c0       	rjmp	.+336    	; 0x282 <__bad_interrupt>
     132:	00 00       	nop
     134:	a6 c0       	rjmp	.+332    	; 0x282 <__bad_interrupt>
     136:	00 00       	nop
     138:	a4 c0       	rjmp	.+328    	; 0x282 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	a2 c0       	rjmp	.+324    	; 0x282 <__bad_interrupt>
     13e:	00 00       	nop
     140:	a0 c0       	rjmp	.+320    	; 0x282 <__bad_interrupt>
     142:	00 00       	nop
     144:	9e c0       	rjmp	.+316    	; 0x282 <__bad_interrupt>
     146:	00 00       	nop
     148:	9c c0       	rjmp	.+312    	; 0x282 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	0c 94 41 09 	jmp	0x1282	; 0x1282 <__vector_83>
     150:	98 c0       	rjmp	.+304    	; 0x282 <__bad_interrupt>
     152:	00 00       	nop
     154:	96 c0       	rjmp	.+300    	; 0x282 <__bad_interrupt>
     156:	00 00       	nop
     158:	94 c0       	rjmp	.+296    	; 0x282 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	92 c0       	rjmp	.+292    	; 0x282 <__bad_interrupt>
     15e:	00 00       	nop
     160:	90 c0       	rjmp	.+288    	; 0x282 <__bad_interrupt>
     162:	00 00       	nop
     164:	8e c0       	rjmp	.+284    	; 0x282 <__bad_interrupt>
     166:	00 00       	nop
     168:	8c c0       	rjmp	.+280    	; 0x282 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	8a c0       	rjmp	.+276    	; 0x282 <__bad_interrupt>
     16e:	00 00       	nop
     170:	88 c0       	rjmp	.+272    	; 0x282 <__bad_interrupt>
     172:	00 00       	nop
     174:	86 c0       	rjmp	.+268    	; 0x282 <__bad_interrupt>
     176:	00 00       	nop
     178:	84 c0       	rjmp	.+264    	; 0x282 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	82 c0       	rjmp	.+260    	; 0x282 <__bad_interrupt>
     17e:	00 00       	nop
     180:	80 c0       	rjmp	.+256    	; 0x282 <__bad_interrupt>
     182:	00 00       	nop
     184:	7e c0       	rjmp	.+252    	; 0x282 <__bad_interrupt>
     186:	00 00       	nop
     188:	7c c0       	rjmp	.+248    	; 0x282 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	7a c0       	rjmp	.+244    	; 0x282 <__bad_interrupt>
     18e:	00 00       	nop
     190:	78 c0       	rjmp	.+240    	; 0x282 <__bad_interrupt>
     192:	00 00       	nop
     194:	76 c0       	rjmp	.+236    	; 0x282 <__bad_interrupt>
     196:	00 00       	nop
     198:	74 c0       	rjmp	.+232    	; 0x282 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	72 c0       	rjmp	.+228    	; 0x282 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	70 c0       	rjmp	.+224    	; 0x282 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	6e c0       	rjmp	.+220    	; 0x282 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	6c c0       	rjmp	.+216    	; 0x282 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	6a c0       	rjmp	.+212    	; 0x282 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	68 c0       	rjmp	.+208    	; 0x282 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	66 c0       	rjmp	.+204    	; 0x282 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	64 c0       	rjmp	.+200    	; 0x282 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	62 c0       	rjmp	.+196    	; 0x282 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	60 c0       	rjmp	.+192    	; 0x282 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	5e c0       	rjmp	.+188    	; 0x282 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	5c c0       	rjmp	.+184    	; 0x282 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	5a c0       	rjmp	.+180    	; 0x282 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	58 c0       	rjmp	.+176    	; 0x282 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	56 c0       	rjmp	.+172    	; 0x282 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	54 c0       	rjmp	.+168    	; 0x282 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	52 c0       	rjmp	.+164    	; 0x282 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	50 c0       	rjmp	.+160    	; 0x282 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	4e c0       	rjmp	.+156    	; 0x282 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	4c c0       	rjmp	.+152    	; 0x282 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	4a c0       	rjmp	.+148    	; 0x282 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	48 c0       	rjmp	.+144    	; 0x282 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 02 15 	jmp	0x2a04	; 0x2a04 <__vector_125>
     1f8:	0c 94 bc 15 	jmp	0x2b78	; 0x2b78 <__vector_126>
     1fc:	d4 0b       	sbc	r29, r20
     1fe:	f9 0b       	sbc	r31, r25
     200:	35 0c       	add	r3, r5
     202:	71 0c       	add	r7, r1
     204:	7a 0c       	add	r7, r10
     206:	7f 0c       	add	r7, r15
     208:	c3 0c       	add	r12, r3
     20a:	c8 0c       	add	r12, r8
     20c:	25 0c       	add	r2, r5
     20e:	27 0c       	add	r2, r7
     210:	29 0c       	add	r2, r9
     212:	2b 0c       	add	r2, r11
     214:	2d 0c       	add	r2, r13
     216:	2f 0c       	add	r2, r15
     218:	31 0c       	add	r3, r1
     21a:	33 0c       	add	r3, r3
     21c:	61 0c       	add	r6, r1
     21e:	63 0c       	add	r6, r3
     220:	65 0c       	add	r6, r5
     222:	67 0c       	add	r6, r7
     224:	69 0c       	add	r6, r9
     226:	6b 0c       	add	r6, r11
     228:	6d 0c       	add	r6, r13
     22a:	6f 0c       	add	r6, r15
     22c:	8b 0c       	add	r8, r11
     22e:	93 0c       	add	r9, r3
     230:	9b 0c       	add	r9, r11
     232:	a6 0c       	add	r10, r6
     234:	a8 0c       	add	r10, r8
     236:	aa 0c       	add	r10, r10
     238:	b2 0c       	add	r11, r2
     23a:	ba 0c       	add	r11, r10
     23c:	40 10       	cpse	r4, r0
     23e:	43 10       	cpse	r4, r3
     240:	46 10       	cpse	r4, r6
     242:	49 10       	cpse	r4, r9
     244:	4c 10       	cpse	r4, r12
     246:	4f 10       	cpse	r4, r15
     248:	52 10       	cpse	r5, r2

0000024a <__ctors_end>:
     24a:	11 24       	eor	r1, r1
     24c:	1f be       	out	0x3f, r1	; 63
     24e:	cf ef       	ldi	r28, 0xFF	; 255
     250:	cd bf       	out	0x3d, r28	; 61
     252:	df e2       	ldi	r29, 0x2F	; 47
     254:	de bf       	out	0x3e, r29	; 62

00000256 <__do_copy_data>:
     256:	10 e2       	ldi	r17, 0x20	; 32
     258:	a0 e0       	ldi	r26, 0x00	; 0
     25a:	b0 e2       	ldi	r27, 0x20	; 32
     25c:	ea ed       	ldi	r30, 0xDA	; 218
     25e:	fd e2       	ldi	r31, 0x2D	; 45
     260:	02 c0       	rjmp	.+4      	; 0x266 <__do_copy_data+0x10>
     262:	05 90       	lpm	r0, Z+
     264:	0d 92       	st	X+, r0
     266:	a8 3c       	cpi	r26, 0xC8	; 200
     268:	b1 07       	cpc	r27, r17
     26a:	d9 f7       	brne	.-10     	; 0x262 <__do_copy_data+0xc>

0000026c <__do_clear_bss>:
     26c:	2e e2       	ldi	r18, 0x2E	; 46
     26e:	a8 ec       	ldi	r26, 0xC8	; 200
     270:	b0 e2       	ldi	r27, 0x20	; 32
     272:	01 c0       	rjmp	.+2      	; 0x276 <.do_clear_bss_start>

00000274 <.do_clear_bss_loop>:
     274:	1d 92       	st	X+, r1

00000276 <.do_clear_bss_start>:
     276:	a0 39       	cpi	r26, 0x90	; 144
     278:	b2 07       	cpc	r27, r18
     27a:	e1 f7       	brne	.-8      	; 0x274 <.do_clear_bss_loop>
     27c:	89 d2       	rcall	.+1298   	; 0x790 <main>
     27e:	0c 94 eb 16 	jmp	0x2dd6	; 0x2dd6 <_exit>

00000282 <__bad_interrupt>:
     282:	be ce       	rjmp	.-644    	; 0x0 <__vectors>

00000284 <tiny_calibration_init>:
	}

int tiny_distance_from_centre(unsigned int point){
	int midVal = point-12000;
	return midVal < 0 ? -midVal : midVal;
}
     284:	1f 93       	push	r17
     286:	cf 93       	push	r28
     288:	df 93       	push	r29
     28a:	c0 e5       	ldi	r28, 0x50	; 80
     28c:	d0 e0       	ldi	r29, 0x00	; 0
     28e:	14 e0       	ldi	r17, 0x04	; 4
     290:	1e 83       	std	Y+6, r17	; 0x06
     292:	8c e1       	ldi	r24, 0x1C	; 28
     294:	a5 d3       	rcall	.+1866   	; 0x9e0 <ReadCalibrationByte>
     296:	e0 e6       	ldi	r30, 0x60	; 96
     298:	f0 e0       	ldi	r31, 0x00	; 0
     29a:	83 83       	std	Z+3, r24	; 0x03
     29c:	8b eb       	ldi	r24, 0xBB	; 187
     29e:	86 83       	std	Z+6, r24	; 0x06
     2a0:	80 e8       	ldi	r24, 0x80	; 128
     2a2:	85 83       	std	Z+5, r24	; 0x05
     2a4:	81 e0       	ldi	r24, 0x01	; 1
     2a6:	80 83       	st	Z, r24
     2a8:	88 ed       	ldi	r24, 0xD8	; 216
     2aa:	84 bf       	out	0x34, r24	; 52
     2ac:	10 93 41 00 	sts	0x0041, r17	; 0x800041 <__TEXT_REGION_LENGTH__+0x700041>
     2b0:	83 e0       	ldi	r24, 0x03	; 3
     2b2:	88 83       	st	Y, r24
     2b4:	e0 e5       	ldi	r30, 0x50	; 80
     2b6:	f0 e0       	ldi	r31, 0x00	; 0
     2b8:	81 81       	ldd	r24, Z+1	; 0x01
     2ba:	83 30       	cpi	r24, 0x03	; 3
     2bc:	e9 f7       	brne	.-6      	; 0x2b8 <tiny_calibration_init+0x34>
     2be:	e0 e5       	ldi	r30, 0x50	; 80
     2c0:	f0 e0       	ldi	r31, 0x00	; 0
     2c2:	80 81       	ld	r24, Z
     2c4:	81 60       	ori	r24, 0x01	; 1
     2c6:	80 83       	st	Z, r24
     2c8:	88 e1       	ldi	r24, 0x18	; 24
     2ca:	85 83       	std	Z+5, r24	; 0x05
     2cc:	81 81       	ldd	r24, Z+1	; 0x01
     2ce:	80 ff       	sbrs	r24, 0
     2d0:	fd cf       	rjmp	.-6      	; 0x2cc <tiny_calibration_init+0x48>
     2d2:	e0 e5       	ldi	r30, 0x50	; 80
     2d4:	f0 e0       	ldi	r31, 0x00	; 0
     2d6:	80 81       	ld	r24, Z
     2d8:	80 61       	ori	r24, 0x10	; 16
     2da:	80 83       	st	Z, r24
     2dc:	81 81       	ldd	r24, Z+1	; 0x01
     2de:	84 ff       	sbrs	r24, 4
     2e0:	fd cf       	rjmp	.-6      	; 0x2dc <tiny_calibration_init+0x58>
     2e2:	88 ed       	ldi	r24, 0xD8	; 216
     2e4:	84 bf       	out	0x34, r24	; 52
     2e6:	84 e0       	ldi	r24, 0x04	; 4
     2e8:	80 93 40 00 	sts	0x0040, r24	; 0x800040 <__TEXT_REGION_LENGTH__+0x700040>
     2ec:	df 91       	pop	r29
     2ee:	cf 91       	pop	r28
     2f0:	1f 91       	pop	r17
     2f2:	08 95       	ret

000002f4 <tiny_calibration_first_sof>:
     2f4:	e0 e7       	ldi	r30, 0x70	; 112
     2f6:	f0 e0       	ldi	r31, 0x00	; 0
     2f8:	85 81       	ldd	r24, Z+5	; 0x05
     2fa:	8e 7f       	andi	r24, 0xFE	; 254
     2fc:	85 83       	std	Z+5, r24	; 0x05
     2fe:	e0 e0       	ldi	r30, 0x00	; 0
     300:	fa e0       	ldi	r31, 0x0A	; 10
     302:	8f eb       	ldi	r24, 0xBF	; 191
     304:	9d e5       	ldi	r25, 0x5D	; 93
     306:	86 a3       	std	Z+38, r24	; 0x26
     308:	97 a3       	std	Z+39, r25	; 0x27
     30a:	80 ee       	ldi	r24, 0xE0	; 224
     30c:	9e e2       	ldi	r25, 0x2E	; 46
     30e:	80 a3       	std	Z+32, r24	; 0x20
     310:	91 a3       	std	Z+33, r25	; 0x21
     312:	81 e0       	ldi	r24, 0x01	; 1
     314:	80 83       	st	Z, r24
     316:	08 95       	ret

00000318 <tiny_calibration_maintain>:
     318:	80 91 20 0a 	lds	r24, 0x0A20	; 0x800a20 <__TEXT_REGION_LENGTH__+0x700a20>
     31c:	90 91 21 0a 	lds	r25, 0x0A21	; 0x800a21 <__TEXT_REGION_LENGTH__+0x700a21>
     320:	81 3e       	cpi	r24, 0xE1	; 225
     322:	2e e2       	ldi	r18, 0x2E	; 46
     324:	92 07       	cpc	r25, r18
     326:	20 f0       	brcs	.+8      	; 0x330 <tiny_calibration_maintain+0x18>
     328:	20 91 7e 22 	lds	r18, 0x227E	; 0x80227e <cali_value_negative_gradient>
     32c:	20 93 6a 00 	sts	0x006A, r18	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     330:	80 3e       	cpi	r24, 0xE0	; 224
     332:	2e e2       	ldi	r18, 0x2E	; 46
     334:	92 07       	cpc	r25, r18
     336:	20 f4       	brcc	.+8      	; 0x340 <tiny_calibration_maintain+0x28>
     338:	20 91 7b 22 	lds	r18, 0x227B	; 0x80227b <cali_value_positive_gradient>
     33c:	20 93 6a 00 	sts	0x006A, r18	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     340:	20 91 05 20 	lds	r18, 0x2005	; 0x802005 <warmup>
     344:	22 23       	and	r18, r18
     346:	31 f0       	breq	.+12     	; 0x354 <tiny_calibration_maintain+0x3c>
     348:	80 91 05 20 	lds	r24, 0x2005	; 0x802005 <warmup>
     34c:	81 50       	subi	r24, 0x01	; 1
     34e:	80 93 05 20 	sts	0x2005, r24	; 0x802005 <warmup>
     352:	35 c0       	rjmp	.+106    	; 0x3be <tiny_calibration_maintain+0xa6>
     354:	88 5f       	subi	r24, 0xF8	; 248
     356:	9a 42       	sbci	r25, 0x2A	; 42
     358:	81 3d       	cpi	r24, 0xD1	; 209
     35a:	97 40       	sbci	r25, 0x07	; 7
     35c:	80 f1       	brcs	.+96     	; 0x3be <tiny_calibration_maintain+0xa6>
     35e:	10 92 c8 20 	sts	0x20C8, r1	; 0x8020c8 <__data_end>
     362:	80 91 c9 20 	lds	r24, 0x20C9	; 0x8020c9 <outOfRange>
     366:	90 91 ca 20 	lds	r25, 0x20CA	; 0x8020ca <outOfRange+0x1>
     36a:	a0 91 cb 20 	lds	r26, 0x20CB	; 0x8020cb <outOfRange+0x2>
     36e:	b0 91 cc 20 	lds	r27, 0x20CC	; 0x8020cc <outOfRange+0x3>
     372:	01 96       	adiw	r24, 0x01	; 1
     374:	a1 1d       	adc	r26, r1
     376:	b1 1d       	adc	r27, r1
     378:	80 93 c9 20 	sts	0x20C9, r24	; 0x8020c9 <outOfRange>
     37c:	90 93 ca 20 	sts	0x20CA, r25	; 0x8020ca <outOfRange+0x1>
     380:	a0 93 cb 20 	sts	0x20CB, r26	; 0x8020cb <outOfRange+0x2>
     384:	b0 93 cc 20 	sts	0x20CC, r27	; 0x8020cc <outOfRange+0x3>
     388:	80 91 c9 20 	lds	r24, 0x20C9	; 0x8020c9 <outOfRange>
     38c:	90 91 ca 20 	lds	r25, 0x20CA	; 0x8020ca <outOfRange+0x1>
     390:	a0 91 cb 20 	lds	r26, 0x20CB	; 0x8020cb <outOfRange+0x2>
     394:	b0 91 cc 20 	lds	r27, 0x20CC	; 0x8020cc <outOfRange+0x3>
     398:	89 2f       	mov	r24, r25
     39a:	9a 2f       	mov	r25, r26
     39c:	ab 2f       	mov	r26, r27
     39e:	bb 27       	eor	r27, r27
     3a0:	e6 e8       	ldi	r30, 0x86	; 134
     3a2:	f2 e2       	ldi	r31, 0x22	; 34
     3a4:	82 8b       	std	Z+18, r24	; 0x12
     3a6:	80 91 c9 20 	lds	r24, 0x20C9	; 0x8020c9 <outOfRange>
     3aa:	90 91 ca 20 	lds	r25, 0x20CA	; 0x8020ca <outOfRange+0x1>
     3ae:	a0 91 cb 20 	lds	r26, 0x20CB	; 0x8020cb <outOfRange+0x2>
     3b2:	b0 91 cc 20 	lds	r27, 0x20CC	; 0x8020cc <outOfRange+0x3>
     3b6:	81 8b       	std	Z+17, r24	; 0x11
     3b8:	86 e0       	ldi	r24, 0x06	; 6
     3ba:	80 93 05 20 	sts	0x2005, r24	; 0x802005 <warmup>
     3be:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     3c2:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     3c6:	01 96       	adiw	r24, 0x01	; 1
     3c8:	b1 f4       	brne	.+44     	; 0x3f6 <tiny_calibration_maintain+0xde>
     3ca:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
     3ce:	8f 3f       	cpi	r24, 0xFF	; 255
     3d0:	91 f0       	breq	.+36     	; 0x3f6 <tiny_calibration_maintain+0xde>
     3d2:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <median_TRFCNT_delay>
     3d6:	81 11       	cpse	r24, r1
     3d8:	06 c0       	rjmp	.+12     	; 0x3e6 <tiny_calibration_maintain+0xce>
     3da:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <median_TRFCNT_delay>
     3de:	81 50       	subi	r24, 0x01	; 1
     3e0:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     3e4:	08 95       	ret
     3e6:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     3ea:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     3ee:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <median_TRFCNT>
     3f2:	90 93 08 20 	sts	0x2008, r25	; 0x802008 <median_TRFCNT+0x1>
     3f6:	08 95       	ret

000003f8 <tiny_calibration_safe_add>:
     3f8:	00 97       	sbiw	r24, 0x00	; 0
     3fa:	09 f4       	brne	.+2      	; 0x3fe <tiny_calibration_safe_add+0x6>
     3fc:	66 c0       	rjmp	.+204    	; 0x4ca <__FUSE_REGION_LENGTH__+0xca>
     3fe:	0c f0       	brlt	.+2      	; 0x402 <__FUSE_REGION_LENGTH__+0x2>
     400:	9c 01       	movw	r18, r24
     402:	99 23       	and	r25, r25
     404:	34 f4       	brge	.+12     	; 0x412 <__FUSE_REGION_LENGTH__+0x12>
     406:	22 27       	eor	r18, r18
     408:	33 27       	eor	r19, r19
     40a:	28 1b       	sub	r18, r24
     40c:	39 0b       	sbc	r19, r25
     40e:	51 e0       	ldi	r21, 0x01	; 1
     410:	01 c0       	rjmp	.+2      	; 0x414 <__FUSE_REGION_LENGTH__+0x14>
     412:	50 e0       	ldi	r21, 0x00	; 0
     414:	e8 e6       	ldi	r30, 0x68	; 104
     416:	f0 e0       	ldi	r31, 0x00	; 0
     418:	83 81       	ldd	r24, Z+3	; 0x03
     41a:	90 e0       	ldi	r25, 0x00	; 0
     41c:	80 93 7c 22 	sts	0x227C, r24	; 0x80227c <calTemp>
     420:	90 93 7d 22 	sts	0x227D, r25	; 0x80227d <calTemp+0x1>
     424:	80 91 7c 22 	lds	r24, 0x227C	; 0x80227c <calTemp>
     428:	90 91 7d 22 	lds	r25, 0x227D	; 0x80227d <calTemp+0x1>
     42c:	96 95       	lsr	r25
     42e:	98 2f       	mov	r25, r24
     430:	88 27       	eor	r24, r24
     432:	97 95       	ror	r25
     434:	87 95       	ror	r24
     436:	80 93 7c 22 	sts	0x227C, r24	; 0x80227c <calTemp>
     43a:	90 93 7d 22 	sts	0x227D, r25	; 0x80227d <calTemp+0x1>
     43e:	42 81       	ldd	r20, Z+2	; 0x02
     440:	80 91 7c 22 	lds	r24, 0x227C	; 0x80227c <calTemp>
     444:	90 91 7d 22 	lds	r25, 0x227D	; 0x80227d <calTemp+0x1>
     448:	84 0f       	add	r24, r20
     44a:	91 1d       	adc	r25, r1
     44c:	80 93 7c 22 	sts	0x227C, r24	; 0x80227c <calTemp>
     450:	90 93 7d 22 	sts	0x227D, r25	; 0x80227d <calTemp+0x1>
     454:	00 00       	nop
     456:	80 91 7c 22 	lds	r24, 0x227C	; 0x80227c <calTemp>
     45a:	90 91 7d 22 	lds	r25, 0x227D	; 0x80227d <calTemp+0x1>
     45e:	82 17       	cp	r24, r18
     460:	93 07       	cpc	r25, r19
     462:	28 f4       	brcc	.+10     	; 0x46e <__FUSE_REGION_LENGTH__+0x6e>
     464:	10 92 7c 22 	sts	0x227C, r1	; 0x80227c <calTemp>
     468:	10 92 7d 22 	sts	0x227D, r1	; 0x80227d <calTemp+0x1>
     46c:	08 95       	ret
     46e:	80 91 7c 22 	lds	r24, 0x227C	; 0x80227c <calTemp>
     472:	90 91 7d 22 	lds	r25, 0x227D	; 0x80227d <calTemp+0x1>
     476:	82 0f       	add	r24, r18
     478:	93 1f       	adc	r25, r19
     47a:	81 15       	cp	r24, r1
     47c:	90 42       	sbci	r25, 0x20	; 32
     47e:	38 f0       	brcs	.+14     	; 0x48e <__FUSE_REGION_LENGTH__+0x8e>
     480:	8f ef       	ldi	r24, 0xFF	; 255
     482:	9f e1       	ldi	r25, 0x1F	; 31
     484:	80 93 7c 22 	sts	0x227C, r24	; 0x80227c <calTemp>
     488:	90 93 7d 22 	sts	0x227D, r25	; 0x80227d <calTemp+0x1>
     48c:	08 95       	ret
     48e:	55 23       	and	r21, r21
     490:	59 f0       	breq	.+22     	; 0x4a8 <__FUSE_REGION_LENGTH__+0xa8>
     492:	80 91 7c 22 	lds	r24, 0x227C	; 0x80227c <calTemp>
     496:	90 91 7d 22 	lds	r25, 0x227D	; 0x80227d <calTemp+0x1>
     49a:	82 1b       	sub	r24, r18
     49c:	93 0b       	sbc	r25, r19
     49e:	80 93 7c 22 	sts	0x227C, r24	; 0x80227c <calTemp>
     4a2:	90 93 7d 22 	sts	0x227D, r25	; 0x80227d <calTemp+0x1>
     4a6:	0a c0       	rjmp	.+20     	; 0x4bc <__FUSE_REGION_LENGTH__+0xbc>
     4a8:	80 91 7c 22 	lds	r24, 0x227C	; 0x80227c <calTemp>
     4ac:	90 91 7d 22 	lds	r25, 0x227D	; 0x80227d <calTemp+0x1>
     4b0:	28 0f       	add	r18, r24
     4b2:	39 1f       	adc	r19, r25
     4b4:	20 93 7c 22 	sts	0x227C, r18	; 0x80227c <calTemp>
     4b8:	30 93 7d 22 	sts	0x227D, r19	; 0x80227d <calTemp+0x1>
     4bc:	80 91 7c 22 	lds	r24, 0x227C	; 0x80227c <calTemp>
     4c0:	90 91 7d 22 	lds	r25, 0x227D	; 0x80227d <calTemp+0x1>
     4c4:	8f 77       	andi	r24, 0x7F	; 127
     4c6:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     4ca:	08 95       	ret

000004cc <tiny_calibration_find_values>:
volatile int gradient;
volatile unsigned int calChange;
#define NUM_INAROW 12
volatile unsigned char inarow = NUM_INAROW;

void tiny_calibration_find_values(){
     4cc:	cf 93       	push	r28
     4ce:	df 93       	push	r29
	unsigned int cnt = TC_CALI.CNT;
     4d0:	c0 91 20 0a 	lds	r28, 0x0A20	; 0x800a20 <__TEXT_REGION_LENGTH__+0x700a20>
     4d4:	d0 91 21 0a 	lds	r29, 0x0A21	; 0x800a21 <__TEXT_REGION_LENGTH__+0x700a21>
	gradient = cnt - last_val;
     4d8:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <last_val>
     4dc:	90 91 04 20 	lds	r25, 0x2004	; 0x802004 <last_val+0x1>
     4e0:	9e 01       	movw	r18, r28
     4e2:	28 1b       	sub	r18, r24
     4e4:	39 0b       	sbc	r19, r25
     4e6:	20 93 7f 22 	sts	0x227F, r18	; 0x80227f <gradient>
     4ea:	30 93 80 22 	sts	0x2280, r19	; 0x802280 <gradient+0x1>
	
	//Find the negative value first.
	if(calibration_values_found == 0x00){
     4ee:	80 91 c8 20 	lds	r24, 0x20C8	; 0x8020c8 <__data_end>
     4f2:	81 11       	cpse	r24, r1
     4f4:	4d c0       	rjmp	.+154    	; 0x590 <tiny_calibration_find_values+0xc4>
		if((gradient < -50) && (gradient > -150)){
     4f6:	80 91 7f 22 	lds	r24, 0x227F	; 0x80227f <gradient>
     4fa:	90 91 80 22 	lds	r25, 0x2280	; 0x802280 <gradient+0x1>
     4fe:	8e 3c       	cpi	r24, 0xCE	; 206
     500:	9f 4f       	sbci	r25, 0xFF	; 255
     502:	e4 f4       	brge	.+56     	; 0x53c <tiny_calibration_find_values+0x70>
     504:	80 91 7f 22 	lds	r24, 0x227F	; 0x80227f <gradient>
     508:	90 91 80 22 	lds	r25, 0x2280	; 0x802280 <gradient+0x1>
     50c:	8b 36       	cpi	r24, 0x6B	; 107
     50e:	9f 4f       	sbci	r25, 0xFF	; 255
     510:	ac f0       	brlt	.+42     	; 0x53c <tiny_calibration_find_values+0x70>
			if(inarow){
     512:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     516:	88 23       	and	r24, r24
     518:	31 f0       	breq	.+12     	; 0x526 <tiny_calibration_find_values+0x5a>
				inarow--;
     51a:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     51e:	81 50       	subi	r24, 0x01	; 1
     520:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
     524:	35 c0       	rjmp	.+106    	; 0x590 <tiny_calibration_find_values+0xc4>
				}else{
				cali_value_negative_gradient = DFLLRC2M.CALA;
     526:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     52a:	80 93 7e 22 	sts	0x227E, r24	; 0x80227e <cali_value_negative_gradient>
				calibration_values_found = 0x01;
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	80 93 c8 20 	sts	0x20C8, r24	; 0x8020c8 <__data_end>
				inarow = NUM_INAROW;
     534:	8c e0       	ldi	r24, 0x0C	; 12
     536:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
     53a:	2a c0       	rjmp	.+84     	; 0x590 <tiny_calibration_find_values+0xc4>
			}
		}
		else{
			inarow = NUM_INAROW;
     53c:	8c e0       	ldi	r24, 0x0C	; 12
     53e:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
			calChange = gradient < -150 ? 1 : -1;
     542:	80 91 7f 22 	lds	r24, 0x227F	; 0x80227f <gradient>
     546:	90 91 80 22 	lds	r25, 0x2280	; 0x802280 <gradient+0x1>
     54a:	8a 36       	cpi	r24, 0x6A	; 106
     54c:	9f 4f       	sbci	r25, 0xFF	; 255
     54e:	1c f0       	brlt	.+6      	; 0x556 <tiny_calibration_find_values+0x8a>
     550:	8f ef       	ldi	r24, 0xFF	; 255
     552:	9f ef       	ldi	r25, 0xFF	; 255
     554:	02 c0       	rjmp	.+4      	; 0x55a <tiny_calibration_find_values+0x8e>
     556:	81 e0       	ldi	r24, 0x01	; 1
     558:	90 e0       	ldi	r25, 0x00	; 0
     55a:	80 93 79 22 	sts	0x2279, r24	; 0x802279 <calChange>
     55e:	90 93 7a 22 	sts	0x227A, r25	; 0x80227a <calChange+0x1>
			calChange -= gradient / 48;
     562:	80 91 7f 22 	lds	r24, 0x227F	; 0x80227f <gradient>
     566:	90 91 80 22 	lds	r25, 0x2280	; 0x802280 <gradient+0x1>
     56a:	20 91 79 22 	lds	r18, 0x2279	; 0x802279 <calChange>
     56e:	30 91 7a 22 	lds	r19, 0x227A	; 0x80227a <calChange+0x1>
     572:	60 e3       	ldi	r22, 0x30	; 48
     574:	70 e0       	ldi	r23, 0x00	; 0
     576:	0e 94 ba 16 	call	0x2d74	; 0x2d74 <__divmodhi4>
     57a:	26 1b       	sub	r18, r22
     57c:	37 0b       	sbc	r19, r23
     57e:	20 93 79 22 	sts	0x2279, r18	; 0x802279 <calChange>
     582:	30 93 7a 22 	sts	0x227A, r19	; 0x80227a <calChange+0x1>
			tiny_calibration_safe_add(calChange);
     586:	80 91 79 22 	lds	r24, 0x2279	; 0x802279 <calChange>
     58a:	90 91 7a 22 	lds	r25, 0x227A	; 0x80227a <calChange+0x1>
     58e:	34 df       	rcall	.-408    	; 0x3f8 <tiny_calibration_safe_add>
		}
	}
	
	//Search for the positive gradient
	if(calibration_values_found == 0x01){
     590:	80 91 c8 20 	lds	r24, 0x20C8	; 0x8020c8 <__data_end>
     594:	81 30       	cpi	r24, 0x01	; 1
     596:	29 f5       	brne	.+74     	; 0x5e2 <tiny_calibration_find_values+0x116>
		if(gradient > 50){
     598:	80 91 7f 22 	lds	r24, 0x227F	; 0x80227f <gradient>
     59c:	90 91 80 22 	lds	r25, 0x2280	; 0x802280 <gradient+0x1>
     5a0:	c3 97       	sbiw	r24, 0x33	; 51
     5a2:	94 f0       	brlt	.+36     	; 0x5c8 <tiny_calibration_find_values+0xfc>
			if(inarow){
     5a4:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     5a8:	88 23       	and	r24, r24
     5aa:	31 f0       	breq	.+12     	; 0x5b8 <tiny_calibration_find_values+0xec>
				inarow--;
     5ac:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <inarow>
     5b0:	81 50       	subi	r24, 0x01	; 1
     5b2:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <inarow>
     5b6:	15 c0       	rjmp	.+42     	; 0x5e2 <tiny_calibration_find_values+0x116>
				} else{
				cali_value_positive_gradient = DFLLRC2M.CALA;
     5b8:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x70006a>
     5bc:	80 93 7b 22 	sts	0x227B, r24	; 0x80227b <cali_value_positive_gradient>
				calibration_values_found = 0x03;
     5c0:	83 e0       	ldi	r24, 0x03	; 3
     5c2:	80 93 c8 20 	sts	0x20C8, r24	; 0x8020c8 <__data_end>
     5c6:	0d c0       	rjmp	.+26     	; 0x5e2 <tiny_calibration_find_values+0x116>
			}
		}
		else tiny_calibration_safe_add((gradient > 150 ? -1 : 1));
     5c8:	80 91 7f 22 	lds	r24, 0x227F	; 0x80227f <gradient>
     5cc:	90 91 80 22 	lds	r25, 0x2280	; 0x802280 <gradient+0x1>
     5d0:	87 39       	cpi	r24, 0x97	; 151
     5d2:	91 05       	cpc	r25, r1
     5d4:	1c f4       	brge	.+6      	; 0x5dc <tiny_calibration_find_values+0x110>
     5d6:	81 e0       	ldi	r24, 0x01	; 1
     5d8:	90 e0       	ldi	r25, 0x00	; 0
     5da:	02 c0       	rjmp	.+4      	; 0x5e0 <tiny_calibration_find_values+0x114>
     5dc:	8f ef       	ldi	r24, 0xFF	; 255
     5de:	9f ef       	ldi	r25, 0xFF	; 255
     5e0:	0b df       	rcall	.-490    	; 0x3f8 <tiny_calibration_safe_add>
	}
	last_val = cnt;
     5e2:	c0 93 03 20 	sts	0x2003, r28	; 0x802003 <last_val>
     5e6:	d0 93 04 20 	sts	0x2004, r29	; 0x802004 <last_val+0x1>
}
     5ea:	df 91       	pop	r29
     5ec:	cf 91       	pop	r28
     5ee:	08 95       	ret

000005f0 <magnitude_difference>:
		return;
	}
}

unsigned int magnitude_difference(unsigned int a, unsigned int b){
	if(a==b) return 0;
     5f0:	86 17       	cp	r24, r22
     5f2:	97 07       	cpc	r25, r23
     5f4:	79 f0       	breq	.+30     	; 0x614 <magnitude_difference+0x24>
	if(a>b)	return a - b;
     5f6:	68 17       	cp	r22, r24
     5f8:	79 07       	cpc	r23, r25
     5fa:	28 f4       	brcc	.+10     	; 0x606 <magnitude_difference+0x16>
     5fc:	9c 01       	movw	r18, r24
     5fe:	26 1b       	sub	r18, r22
     600:	37 0b       	sbc	r19, r23
     602:	b9 01       	movw	r22, r18
     604:	09 c0       	rjmp	.+18     	; 0x618 <magnitude_difference+0x28>
	if(b>a)	return b - a;
     606:	86 17       	cp	r24, r22
     608:	97 07       	cpc	r25, r23
     60a:	18 f4       	brcc	.+6      	; 0x612 <magnitude_difference+0x22>
     60c:	68 1b       	sub	r22, r24
     60e:	79 0b       	sbc	r23, r25
     610:	03 c0       	rjmp	.+6      	; 0x618 <magnitude_difference+0x28>
     612:	08 95       	ret
		return;
	}
}

unsigned int magnitude_difference(unsigned int a, unsigned int b){
	if(a==b) return 0;
     614:	60 e0       	ldi	r22, 0x00	; 0
     616:	70 e0       	ldi	r23, 0x00	; 0
     618:	86 2f       	mov	r24, r22
     61a:	97 2f       	mov	r25, r23
	if(a>b)	return a - b;
	if(b>a)	return b - a;
}
     61c:	08 95       	ret

0000061e <tiny_calibration_layer2>:
}

#define LAYER2_INTERVAL 64
#define MAXIMUM_DEVIATION 1
volatile unsigned int layer2_counter = LAYER2_INTERVAL;
void tiny_calibration_layer2(){
     61e:	cf 93       	push	r28
     620:	df 93       	push	r29
	//Run only once every LAYER2_INTERVAL milliseconds.
	if(layer2_counter){
     622:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     626:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__data_start+0x1>
     62a:	89 2b       	or	r24, r25
     62c:	51 f0       	breq	.+20     	; 0x642 <tiny_calibration_layer2+0x24>
		layer2_counter--;
     62e:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     632:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__data_start+0x1>
     636:	01 97       	sbiw	r24, 0x01	; 1
     638:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
     63c:	90 93 01 20 	sts	0x2001, r25	; 0x802001 <__data_start+0x1>
		return;
     640:	65 c0       	rjmp	.+202    	; 0x70c <tiny_calibration_layer2+0xee>
	}
	layer2_counter = LAYER2_INTERVAL;
     642:	80 e4       	ldi	r24, 0x40	; 64
     644:	90 e0       	ldi	r25, 0x00	; 0
     646:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
     64a:	90 93 01 20 	sts	0x2001, r25	; 0x802001 <__data_start+0x1>
	
	//Return if a median TRFCNT hasn't been set yet.
	if(median_TRFCNT == 65535){
     64e:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     652:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     656:	01 96       	adiw	r24, 0x01	; 1
     658:	09 f4       	brne	.+2      	; 0x65c <tiny_calibration_layer2+0x3e>
     65a:	58 c0       	rjmp	.+176    	; 0x70c <tiny_calibration_layer2+0xee>
		return;
	}
	unsigned int TRFCNT_temp = DMA.CH0.TRFCNT;
     65c:	c0 91 14 01 	lds	r28, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     660:	d0 91 15 01 	lds	r29, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
	if(magnitude_difference(TRFCNT_temp, median_TRFCNT) > 200){
     664:	60 91 07 20 	lds	r22, 0x2007	; 0x802007 <median_TRFCNT>
     668:	70 91 08 20 	lds	r23, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     66c:	ce 01       	movw	r24, r28
     66e:	c0 df       	rcall	.-128    	; 0x5f0 <magnitude_difference>
     670:	89 3c       	cpi	r24, 0xC9	; 201
     672:	91 05       	cpc	r25, r1
     674:	00 f1       	brcs	.+64     	; 0x6b6 <tiny_calibration_layer2+0x98>
		TRFCNT_temp = (TRFCNT_temp + HALFPACKET_SIZE) % PACKET_SIZE;
     676:	ae 01       	movw	r20, r28
     678:	49 58       	subi	r20, 0x89	; 137
     67a:	5e 4f       	sbci	r21, 0xFE	; 254
     67c:	9a 01       	movw	r18, r20
     67e:	36 95       	lsr	r19
     680:	27 95       	ror	r18
     682:	a1 eb       	ldi	r26, 0xB1	; 177
     684:	bb e2       	ldi	r27, 0x2B	; 43
     686:	0e 94 d3 16 	call	0x2da6	; 0x2da6 <__umulhisi3>
     68a:	ec 01       	movw	r28, r24
     68c:	00 24       	eor	r0, r0
     68e:	cc 0f       	add	r28, r28
     690:	dd 1f       	adc	r29, r29
     692:	00 1c       	adc	r0, r0
     694:	cc 0f       	add	r28, r28
     696:	dd 1f       	adc	r29, r29
     698:	00 1c       	adc	r0, r0
     69a:	cd 2f       	mov	r28, r29
     69c:	d0 2d       	mov	r29, r0
     69e:	2e ee       	ldi	r18, 0xEE	; 238
     6a0:	32 e0       	ldi	r19, 0x02	; 2
     6a2:	c2 9f       	mul	r28, r18
     6a4:	c0 01       	movw	r24, r0
     6a6:	c3 9f       	mul	r28, r19
     6a8:	90 0d       	add	r25, r0
     6aa:	d2 9f       	mul	r29, r18
     6ac:	90 0d       	add	r25, r0
     6ae:	11 24       	eor	r1, r1
     6b0:	ea 01       	movw	r28, r20
     6b2:	c8 1b       	sub	r28, r24
     6b4:	d9 0b       	sbc	r29, r25
	}
	if((TRFCNT_temp > median_TRFCNT) &&  (magnitude_difference(TRFCNT_temp, median_TRFCNT) > MAXIMUM_DEVIATION)){
     6b6:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     6ba:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     6be:	8c 17       	cp	r24, r28
     6c0:	9d 07       	cpc	r25, r29
     6c2:	78 f4       	brcc	.+30     	; 0x6e2 <tiny_calibration_layer2+0xc4>
     6c4:	60 91 07 20 	lds	r22, 0x2007	; 0x802007 <median_TRFCNT>
     6c8:	70 91 08 20 	lds	r23, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     6cc:	ce 01       	movw	r24, r28
     6ce:	90 df       	rcall	.-224    	; 0x5f0 <magnitude_difference>
     6d0:	02 97       	sbiw	r24, 0x02	; 2
     6d2:	38 f0       	brcs	.+14     	; 0x6e2 <tiny_calibration_layer2+0xc4>
		TC_CALI.PERBUF = 24000;
     6d4:	80 ec       	ldi	r24, 0xC0	; 192
     6d6:	9d e5       	ldi	r25, 0x5D	; 93
     6d8:	80 93 36 0a 	sts	0x0A36, r24	; 0x800a36 <__TEXT_REGION_LENGTH__+0x700a36>
     6dc:	90 93 37 0a 	sts	0x0A37, r25	; 0x800a37 <__TEXT_REGION_LENGTH__+0x700a37>
		return;
     6e0:	15 c0       	rjmp	.+42     	; 0x70c <tiny_calibration_layer2+0xee>
	}
	if((TRFCNT_temp < median_TRFCNT) &&  (magnitude_difference(TRFCNT_temp, median_TRFCNT) > MAXIMUM_DEVIATION)){
     6e2:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
     6e6:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     6ea:	c8 17       	cp	r28, r24
     6ec:	d9 07       	cpc	r29, r25
     6ee:	70 f4       	brcc	.+28     	; 0x70c <tiny_calibration_layer2+0xee>
     6f0:	60 91 07 20 	lds	r22, 0x2007	; 0x802007 <median_TRFCNT>
     6f4:	70 91 08 20 	lds	r23, 0x2008	; 0x802008 <median_TRFCNT+0x1>
     6f8:	ce 01       	movw	r24, r28
     6fa:	7a df       	rcall	.-268    	; 0x5f0 <magnitude_difference>
     6fc:	02 97       	sbiw	r24, 0x02	; 2
     6fe:	30 f0       	brcs	.+12     	; 0x70c <tiny_calibration_layer2+0xee>
		TC_CALI.PERBUF = 23999;
     700:	8f eb       	ldi	r24, 0xBF	; 191
     702:	9d e5       	ldi	r25, 0x5D	; 93
     704:	80 93 36 0a 	sts	0x0A36, r24	; 0x800a36 <__TEXT_REGION_LENGTH__+0x700a36>
     708:	90 93 37 0a 	sts	0x0A37, r25	; 0x800a37 <__TEXT_REGION_LENGTH__+0x700a37>
		return;
	}
}
     70c:	df 91       	pop	r29
     70e:	cf 91       	pop	r28
     710:	08 95       	ret

00000712 <tiny_calibration_synchronise_phase>:
	if(b>a)	return b - a;
}

void tiny_calibration_synchronise_phase(unsigned int phase, unsigned int precision){
	//Wait for the calibration timer to roughly equal a phase value, then return.
	unsigned int maxVal = phase + precision;
     712:	ac 01       	movw	r20, r24
     714:	46 0f       	add	r20, r22
     716:	57 1f       	adc	r21, r23
	unsigned int minVal = phase - precision;
     718:	86 1b       	sub	r24, r22
     71a:	97 0b       	sbc	r25, r23
	while (!((TC_CALI.CNT < maxVal) && (TC_CALI.CNT > minVal)));
     71c:	e0 e0       	ldi	r30, 0x00	; 0
     71e:	fa e0       	ldi	r31, 0x0A	; 10
     720:	20 a1       	ldd	r18, Z+32	; 0x20
     722:	31 a1       	ldd	r19, Z+33	; 0x21
     724:	24 17       	cp	r18, r20
     726:	35 07       	cpc	r19, r21
     728:	d8 f7       	brcc	.-10     	; 0x720 <tiny_calibration_synchronise_phase+0xe>
     72a:	20 a1       	ldd	r18, Z+32	; 0x20
     72c:	31 a1       	ldd	r19, Z+33	; 0x21
     72e:	82 17       	cp	r24, r18
     730:	93 07       	cpc	r25, r19
     732:	b0 f7       	brcc	.-20     	; 0x720 <tiny_calibration_synchronise_phase+0xe>
	return;
}
     734:	08 95       	ret

00000736 <tiny_dig_setup>:
#include "tiny_dig.h"
#include "globals.h"


void tiny_dig_setup(void){
	PORTE.DIR = 0x0f;
     736:	e0 e8       	ldi	r30, 0x80	; 128
     738:	f6 e0       	ldi	r31, 0x06	; 6
     73a:	8f e0       	ldi	r24, 0x0F	; 15
     73c:	80 83       	st	Z, r24
	PORTE.OUT = 0x05;
     73e:	85 e0       	ldi	r24, 0x05	; 5
     740:	84 83       	std	Z+4, r24	; 0x04
     742:	08 95       	ret

00000744 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
     744:	08 95       	ret

00000746 <iso_callback>:
bool main_setup_in_received(void)
{
	return true;
}

void iso_callback(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
     746:	0f 93       	push	r16
     748:	1f 93       	push	r17
     74a:	84 2f       	mov	r24, r20
	unsigned short offset = (ep - 129) * 250;
	udd_ep_run(ep, false, (uint8_t *)&isoBuf[usb_state * HALFPACKET_SIZE + offset], 250, iso_callback);
     74c:	90 91 d4 20 	lds	r25, 0x20D4	; 0x8020d4 <usb_state>
{
	return true;
}

void iso_callback(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	unsigned short offset = (ep - 129) * 250;
     750:	64 2f       	mov	r22, r20
     752:	70 e0       	ldi	r23, 0x00	; 0
     754:	61 58       	subi	r22, 0x81	; 129
     756:	71 09       	sbc	r23, r1
     758:	2a ef       	ldi	r18, 0xFA	; 250
     75a:	26 9f       	mul	r18, r22
     75c:	a0 01       	movw	r20, r0
     75e:	27 9f       	mul	r18, r23
     760:	50 0d       	add	r21, r0
     762:	11 24       	eor	r1, r1
	udd_ep_run(ep, false, (uint8_t *)&isoBuf[usb_state * HALFPACKET_SIZE + offset], 250, iso_callback);
     764:	67 e7       	ldi	r22, 0x77	; 119
     766:	71 e0       	ldi	r23, 0x01	; 1
     768:	96 9f       	mul	r25, r22
     76a:	90 01       	movw	r18, r0
     76c:	97 9f       	mul	r25, r23
     76e:	30 0d       	add	r19, r0
     770:	11 24       	eor	r1, r1
     772:	24 0f       	add	r18, r20
     774:	35 1f       	adc	r19, r21
     776:	a9 01       	movw	r20, r18
     778:	44 55       	subi	r20, 0x54	; 84
     77a:	59 4d       	sbci	r21, 0xD9	; 217
     77c:	03 ea       	ldi	r16, 0xA3	; 163
     77e:	13 e0       	ldi	r17, 0x03	; 3
     780:	2a ef       	ldi	r18, 0xFA	; 250
     782:	30 e0       	ldi	r19, 0x00	; 0
     784:	60 e0       	ldi	r22, 0x00	; 0
     786:	0e 94 b6 13 	call	0x276c	; 0x276c <udd_ep_run>
	return;
}
     78a:	1f 91       	pop	r17
     78c:	0f 91       	pop	r16
     78e:	08 95       	ret

00000790 <main>:
volatile char debug_data[8] = "DEBUG123";

unified_debug uds;

int main(void){
	irq_initialize_vectors();
     790:	87 e0       	ldi	r24, 0x07	; 7
     792:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
     796:	78 94       	sei
//	sysclk_init();	
	tiny_calibration_init();
     798:	75 dd       	rcall	.-1302   	; 0x284 <tiny_calibration_init>
		
	board_init();
     79a:	d4 df       	rcall	.-88     	; 0x744 <board_init>
	udc_start();
     79c:	85 d7       	rcall	.+3850   	; 0x16a8 <udc_start>
	tiny_dac_setup();
     79e:	79 d1       	rcall	.+754    	; 0xa92 <tiny_dac_setup>
	tiny_dma_setup();
     7a0:	9c d1       	rcall	.+824    	; 0xada <tiny_dma_setup>
	tiny_adc_setup(0, 0);
     7a2:	60 e0       	ldi	r22, 0x00	; 0
     7a4:	80 e0       	ldi	r24, 0x00	; 0
     7a6:	25 d1       	rcall	.+586    	; 0x9f2 <tiny_adc_setup>
	tiny_adc_pid_setup();
     7a8:	11 d1       	rcall	.+546    	; 0x9cc <tiny_adc_pid_setup>
	tiny_adc_ch1setup(12);
     7aa:	8c e0       	ldi	r24, 0x0C	; 12
     7ac:	05 d1       	rcall	.+522    	; 0x9b8 <tiny_adc_ch1setup>
	tiny_timer_setup();
     7ae:	27 d5       	rcall	.+2638   	; 0x11fe <tiny_timer_setup>
	tiny_uart_setup();
     7b0:	e2 d5       	rcall	.+3012   	; 0x1376 <tiny_uart_setup>
	tiny_spi_setup();
     7b2:	f9 d5       	rcall	.+3058   	; 0x13a6 <tiny_spi_setup>
	tiny_dig_setup();
     7b4:	c0 df       	rcall	.-128    	; 0x736 <tiny_dig_setup>
			
	//USARTC0.DATA = 0x55;
	//asm("nop");

	strcpy(uds.header, "debug123");
     7b6:	89 e0       	ldi	r24, 0x09	; 9
     7b8:	ee eb       	ldi	r30, 0xBE	; 190
     7ba:	f0 e2       	ldi	r31, 0x20	; 32
     7bc:	a6 e8       	ldi	r26, 0x86	; 134
     7be:	b2 e2       	ldi	r27, 0x22	; 34
     7c0:	01 90       	ld	r0, Z+
     7c2:	0d 92       	st	X+, r0
     7c4:	8a 95       	dec	r24
     7c6:	e1 f7       	brne	.-8      	; 0x7c0 <main+0x30>
     7c8:	80 91 82 22 	lds	r24, 0x2282	; 0x802282 <debug_counter>
     7cc:	90 91 83 22 	lds	r25, 0x2283	; 0x802283 <debug_counter+0x1>
     7d0:	a0 91 84 22 	lds	r26, 0x2284	; 0x802284 <debug_counter+0x2>
     7d4:	b0 91 85 22 	lds	r27, 0x2285	; 0x802285 <debug_counter+0x3>

	while (true) {
		debug_counter++;
     7d8:	01 96       	adiw	r24, 0x01	; 1
     7da:	a1 1d       	adc	r26, r1
     7dc:	b1 1d       	adc	r27, r1
		if(debug_counter > 100000000){
     7de:	81 30       	cpi	r24, 0x01	; 1
     7e0:	21 ee       	ldi	r18, 0xE1	; 225
     7e2:	92 07       	cpc	r25, r18
     7e4:	25 ef       	ldi	r18, 0xF5	; 245
     7e6:	a2 07       	cpc	r26, r18
     7e8:	25 e0       	ldi	r18, 0x05	; 5
     7ea:	b2 07       	cpc	r27, r18
     7ec:	18 f0       	brcs	.+6      	; 0x7f4 <main+0x64>
			debug_counter = 0;
     7ee:	80 e0       	ldi	r24, 0x00	; 0
     7f0:	90 e0       	ldi	r25, 0x00	; 0
     7f2:	dc 01       	movw	r26, r24
	...
			asm("nop");
			asm("nop");
			asm("nop");
	//test_byte = ADCA.CH1.RESH;
	//DO NOTHING!
	}
     810:	e3 cf       	rjmp	.-58     	; 0x7d8 <main+0x48>

00000812 <main_suspend_action>:
//! Global variable to give and record information about setup request management
udd_ctrl_request_t udd_g_ctrlreq;

//CALLBACKS:
void main_suspend_action(void)
{
     812:	08 95       	ret

00000814 <main_resume_action>:
	return;
}

void main_resume_action(void)
{
     814:	08 95       	ret

00000816 <main_sof_action>:
	return;
}

void main_sof_action(void)
{
     816:	cf 93       	push	r28
     818:	df 93       	push	r29
	cli();
     81a:	f8 94       	cli
	uds.trfcntL0 = DMA.CH0.TRFCNTL;
     81c:	a0 e0       	ldi	r26, 0x00	; 0
     81e:	b1 e0       	ldi	r27, 0x01	; 1
     820:	54 96       	adiw	r26, 0x14	; 20
     822:	8c 91       	ld	r24, X
     824:	54 97       	sbiw	r26, 0x14	; 20
     826:	e6 e8       	ldi	r30, 0x86	; 134
     828:	f2 e2       	ldi	r31, 0x22	; 34
     82a:	81 87       	std	Z+9, r24	; 0x09
	uds.trfcntH0 = DMA.CH0.TRFCNTH;	
     82c:	55 96       	adiw	r26, 0x15	; 21
     82e:	8c 91       	ld	r24, X
     830:	55 97       	sbiw	r26, 0x15	; 21
     832:	82 87       	std	Z+10, r24	; 0x0a
	uds.counterL = TC_CALI.CNTL;
     834:	c0 e0       	ldi	r28, 0x00	; 0
     836:	da e0       	ldi	r29, 0x0A	; 10
     838:	88 a1       	ldd	r24, Y+32	; 0x20
     83a:	83 8b       	std	Z+19, r24	; 0x13
	uds.counterH = TC_CALI.CNTH;
     83c:	89 a1       	ldd	r24, Y+33	; 0x21
     83e:	84 8b       	std	Z+20, r24	; 0x14
	if((DMA.CH0.TRFCNT > 325) && (DMA.CH0.TRFCNT < 425)){
     840:	54 96       	adiw	r26, 0x14	; 20
     842:	8d 91       	ld	r24, X+
     844:	9c 91       	ld	r25, X
     846:	55 97       	sbiw	r26, 0x15	; 21
     848:	86 34       	cpi	r24, 0x46	; 70
     84a:	91 40       	sbci	r25, 0x01	; 1
     84c:	80 f0       	brcs	.+32     	; 0x86e <main_sof_action+0x58>
     84e:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     852:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     856:	89 3a       	cpi	r24, 0xA9	; 169
     858:	91 40       	sbci	r25, 0x01	; 1
     85a:	48 f4       	brcc	.+18     	; 0x86e <main_sof_action+0x58>
		currentTrfcnt = DMA.CH0.TRFCNT;
     85c:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     860:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     864:	80 93 88 2e 	sts	0x2E88, r24	; 0x802e88 <currentTrfcnt>
     868:	90 93 89 2e 	sts	0x2E89, r25	; 0x802e89 <currentTrfcnt+0x1>
		asm("nop");
     86c:	00 00       	nop
	}
	if(firstFrame){
     86e:	80 91 d2 20 	lds	r24, 0x20D2	; 0x8020d2 <firstFrame>
     872:	88 23       	and	r24, r24
     874:	41 f0       	breq	.+16     	; 0x886 <main_sof_action+0x70>
		tiny_calibration_first_sof();
     876:	3e dd       	rcall	.-1412   	; 0x2f4 <tiny_calibration_first_sof>
		firstFrame = 0;
     878:	10 92 d2 20 	sts	0x20D2, r1	; 0x8020d2 <firstFrame>
		tcinit = 1;
     87c:	81 e0       	ldi	r24, 0x01	; 1
     87e:	80 93 d1 20 	sts	0x20D1, r24	; 0x8020d1 <tcinit>
		sei();
     882:	78 94       	sei
		return;
     884:	55 c0       	rjmp	.+170    	; 0x930 <main_sof_action+0x11a>
	}
	else{
		if(tcinit){
     886:	80 91 d1 20 	lds	r24, 0x20D1	; 0x8020d1 <tcinit>
     88a:	88 23       	and	r24, r24
     88c:	b9 f1       	breq	.+110    	; 0x8fc <main_sof_action+0xe6>
			if(calibration_values_found == 0x03){
     88e:	80 91 c8 20 	lds	r24, 0x20C8	; 0x8020c8 <__data_end>
     892:	83 30       	cpi	r24, 0x03	; 3
     894:	19 f4       	brne	.+6      	; 0x89c <main_sof_action+0x86>
				tiny_calibration_maintain();
     896:	40 dd       	rcall	.-1408   	; 0x318 <tiny_calibration_maintain>
				tiny_calibration_layer2();
     898:	c2 de       	rcall	.-636    	; 0x61e <tiny_calibration_layer2>
     89a:	01 c0       	rjmp	.+2      	; 0x89e <main_sof_action+0x88>
			} else tiny_calibration_find_values();
     89c:	17 de       	rcall	.-978    	; 0x4cc <tiny_calibration_find_values>
			if(debug_divider == DEBUG_DIVISION){
     89e:	80 91 cd 20 	lds	r24, 0x20CD	; 0x8020cd <debug_divider>
     8a2:	8f 37       	cpi	r24, 0x7F	; 127
     8a4:	31 f5       	brne	.+76     	; 0x8f2 <main_sof_action+0xdc>
				debug_divider = 0;
     8a6:	10 92 cd 20 	sts	0x20CD, r1	; 0x8020cd <debug_divider>
				cntCnt[cntCntCnt] = DMA.CH0.TRFCNT;
     8aa:	e0 91 ce 20 	lds	r30, 0x20CE	; 0x8020ce <cntCntCnt>
     8ae:	f0 91 cf 20 	lds	r31, 0x20CF	; 0x8020cf <cntCntCnt+0x1>
     8b2:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     8b6:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     8ba:	ee 0f       	add	r30, r30
     8bc:	ff 1f       	adc	r31, r31
     8be:	e8 57       	subi	r30, 0x78	; 120
     8c0:	f3 4d       	sbci	r31, 0xD3	; 211
     8c2:	80 83       	st	Z, r24
     8c4:	91 83       	std	Z+1, r25	; 0x01
				if(cntCntCnt == (CNT_CNT_MAX - 1)){
     8c6:	80 91 ce 20 	lds	r24, 0x20CE	; 0x8020ce <cntCntCnt>
     8ca:	90 91 cf 20 	lds	r25, 0x20CF	; 0x8020cf <cntCntCnt+0x1>
     8ce:	8f 3f       	cpi	r24, 0xFF	; 255
     8d0:	91 05       	cpc	r25, r1
     8d2:	29 f4       	brne	.+10     	; 0x8de <main_sof_action+0xc8>
					cntCntCnt = 0;
     8d4:	10 92 ce 20 	sts	0x20CE, r1	; 0x8020ce <cntCntCnt>
     8d8:	10 92 cf 20 	sts	0x20CF, r1	; 0x8020cf <cntCntCnt+0x1>
     8dc:	0f c0       	rjmp	.+30     	; 0x8fc <main_sof_action+0xe6>
				}
				else cntCntCnt++;
     8de:	80 91 ce 20 	lds	r24, 0x20CE	; 0x8020ce <cntCntCnt>
     8e2:	90 91 cf 20 	lds	r25, 0x20CF	; 0x8020cf <cntCntCnt+0x1>
     8e6:	01 96       	adiw	r24, 0x01	; 1
     8e8:	80 93 ce 20 	sts	0x20CE, r24	; 0x8020ce <cntCntCnt>
     8ec:	90 93 cf 20 	sts	0x20CF, r25	; 0x8020cf <cntCntCnt+0x1>
     8f0:	05 c0       	rjmp	.+10     	; 0x8fc <main_sof_action+0xe6>
			}
			else debug_divider++;
     8f2:	80 91 cd 20 	lds	r24, 0x20CD	; 0x8020cd <debug_divider>
     8f6:	8f 5f       	subi	r24, 0xFF	; 255
     8f8:	80 93 cd 20 	sts	0x20CD, r24	; 0x8020cd <debug_divider>
		}
	}
	
	if(debugOnNextEnd){
     8fc:	80 91 d0 20 	lds	r24, 0x20D0	; 0x8020d0 <debugOnNextEnd>
     900:	88 23       	and	r24, r24
     902:	51 f0       	breq	.+20     	; 0x918 <main_sof_action+0x102>
		currentTrfcnt = DMA.CH0.TRFCNT;
     904:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     908:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     90c:	80 93 88 2e 	sts	0x2E88, r24	; 0x802e88 <currentTrfcnt>
     910:	90 93 89 2e 	sts	0x2E89, r25	; 0x802e89 <currentTrfcnt+0x1>
		debugOnNextEnd = 0;
     914:	10 92 d0 20 	sts	0x20D0, r1	; 0x8020d0 <debugOnNextEnd>
	}
	usb_state = (DMA.CH0.TRFCNT < 375) ? 1 : 0;
     918:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <__TEXT_REGION_LENGTH__+0x700114>
     91c:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <__TEXT_REGION_LENGTH__+0x700115>
     920:	81 e0       	ldi	r24, 0x01	; 1
     922:	27 37       	cpi	r18, 0x77	; 119
     924:	31 40       	sbci	r19, 0x01	; 1
     926:	08 f0       	brcs	.+2      	; 0x92a <main_sof_action+0x114>
     928:	80 e0       	ldi	r24, 0x00	; 0
     92a:	80 93 d4 20 	sts	0x20D4, r24	; 0x8020d4 <usb_state>
	sei();
     92e:	78 94       	sei
	return;
}
     930:	df 91       	pop	r29
     932:	cf 91       	pop	r28
     934:	08 95       	ret

00000936 <main_vendor_enable>:

bool main_vendor_enable(void)
{
     936:	0f 93       	push	r16
     938:	1f 93       	push	r17
	main_b_vendor_enable = true;
     93a:	81 e0       	ldi	r24, 0x01	; 1
     93c:	80 93 d7 20 	sts	0x20D7, r24	; 0x8020d7 <main_b_vendor_enable>
	firstFrame = 1;
     940:	80 93 d2 20 	sts	0x20D2, r24	; 0x8020d2 <firstFrame>
	udd_ep_run(0x81, false, (uint8_t *)&isoBuf[0], 250, iso_callback);
     944:	03 ea       	ldi	r16, 0xA3	; 163
     946:	13 e0       	ldi	r17, 0x03	; 3
     948:	2a ef       	ldi	r18, 0xFA	; 250
     94a:	30 e0       	ldi	r19, 0x00	; 0
     94c:	4c ea       	ldi	r20, 0xAC	; 172
     94e:	56 e2       	ldi	r21, 0x26	; 38
     950:	60 e0       	ldi	r22, 0x00	; 0
     952:	81 e8       	ldi	r24, 0x81	; 129
     954:	0e 94 b6 13 	call	0x276c	; 0x276c <udd_ep_run>
	udd_ep_run(0x82, false, (uint8_t *)&isoBuf[250], 250, iso_callback);
     958:	2a ef       	ldi	r18, 0xFA	; 250
     95a:	30 e0       	ldi	r19, 0x00	; 0
     95c:	46 ea       	ldi	r20, 0xA6	; 166
     95e:	57 e2       	ldi	r21, 0x27	; 39
     960:	60 e0       	ldi	r22, 0x00	; 0
     962:	82 e8       	ldi	r24, 0x82	; 130
     964:	0e 94 b6 13 	call	0x276c	; 0x276c <udd_ep_run>
	udd_ep_run(0x83, false, (uint8_t *)&isoBuf[500], 250, iso_callback);
     968:	2a ef       	ldi	r18, 0xFA	; 250
     96a:	30 e0       	ldi	r19, 0x00	; 0
     96c:	40 ea       	ldi	r20, 0xA0	; 160
     96e:	58 e2       	ldi	r21, 0x28	; 40
     970:	60 e0       	ldi	r22, 0x00	; 0
     972:	83 e8       	ldi	r24, 0x83	; 131
     974:	0e 94 b6 13 	call	0x276c	; 0x276c <udd_ep_run>
	return true;
}
     978:	81 e0       	ldi	r24, 0x01	; 1
     97a:	1f 91       	pop	r17
     97c:	0f 91       	pop	r16
     97e:	08 95       	ret

00000980 <main_vendor_disable>:

void main_vendor_disable(void)
{
	main_b_vendor_enable = false;
     980:	10 92 d7 20 	sts	0x20D7, r1	; 0x8020d7 <main_b_vendor_enable>
     984:	08 95       	ret

00000986 <main_setup_out_received>:
}

bool main_setup_out_received(void)
{
	return 1;
}
     986:	81 e0       	ldi	r24, 0x01	; 1
     988:	08 95       	ret

0000098a <main_setup_in_received>:

bool main_setup_in_received(void)
{
	return true;
}
     98a:	81 e0       	ldi	r24, 0x01	; 1
     98c:	08 95       	ret

0000098e <tiny_adc_ch0setup>:
		
	return;
}

void tiny_adc_ch0setup(unsigned char gain_mask){
	ADCA.CH0.CTRL = 0x00; //Reset
     98e:	e0 e0       	ldi	r30, 0x00	; 0
     990:	f2 e0       	ldi	r31, 0x02	; 2
     992:	10 a2       	std	Z+32, r1	; 0x20
	ADCA.CH0.CTRL = ADC_CH_START_bm | (gain_mask&0x1c) | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     994:	98 2f       	mov	r25, r24
     996:	9c 71       	andi	r25, 0x1C	; 28
     998:	93 68       	ori	r25, 0x83	; 131
     99a:	90 a3       	std	Z+32, r25	; 0x20
	#ifdef VERO
			ADCA.CH0.MUXCTRL = ADC_CH_MUXPOS_PIN0_gc | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
	#else
			ADCA.CH0.MUXCTRL = ((gain_mask&0x80) ? ADC_CH_MUXPOS_PIN2_gc :  ADC_CH_MUXPOS_PIN0_gc) | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
     99c:	88 23       	and	r24, r24
     99e:	1c f4       	brge	.+6      	; 0x9a6 <tiny_adc_ch0setup+0x18>
     9a0:	90 e1       	ldi	r25, 0x10	; 16
     9a2:	82 e0       	ldi	r24, 0x02	; 2
     9a4:	02 c0       	rjmp	.+4      	; 0x9aa <tiny_adc_ch0setup+0x1c>
     9a6:	90 e0       	ldi	r25, 0x00	; 0
     9a8:	80 e0       	ldi	r24, 0x00	; 0
     9aa:	89 2b       	or	r24, r25
     9ac:	e0 e0       	ldi	r30, 0x00	; 0
     9ae:	f2 e0       	ldi	r31, 0x02	; 2
     9b0:	81 a3       	std	Z+33, r24	; 0x21
	#endif
	ADCA.CH0.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     9b2:	12 a2       	std	Z+34, r1	; 0x22
	ADCA.CH0.SCAN = 0x00;  //Disable scanning
     9b4:	16 a2       	std	Z+38, r1	; 0x26
     9b6:	08 95       	ret

000009b8 <tiny_adc_ch1setup>:
}

void tiny_adc_ch1setup(unsigned char gain_mask){
	ADCA.CH2.CTRL = 0x00; //Reset
     9b8:	e0 e0       	ldi	r30, 0x00	; 0
     9ba:	f2 e0       	ldi	r31, 0x02	; 2
     9bc:	10 aa       	std	Z+48, r1	; 0x30
	ADCA.CH2.CTRL = ADC_CH_START_bm | gain_mask | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     9be:	83 68       	ori	r24, 0x83	; 131
     9c0:	80 ab       	std	Z+48, r24	; 0x30
	ADCA.CH2.MUXCTRL = ADC_CH_MUXPOS_PIN2_gc | ADC_CH_MUXNEG_PIN4_gc;
     9c2:	80 e1       	ldi	r24, 0x10	; 16
     9c4:	81 ab       	std	Z+49, r24	; 0x31
	ADCA.CH2.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     9c6:	12 aa       	std	Z+50, r1	; 0x32
	ADCA.CH2.SCAN = 0x00;  //Disable scanning
     9c8:	16 aa       	std	Z+54, r1	; 0x36
     9ca:	08 95       	ret

000009cc <tiny_adc_pid_setup>:
}

void tiny_adc_pid_setup(void){
	ADCA.CH1.CTRL = 0x00; //Reset
     9cc:	e0 e0       	ldi	r30, 0x00	; 0
     9ce:	f2 e0       	ldi	r31, 0x02	; 2
     9d0:	10 a6       	std	Z+40, r1	; 0x28
	ADCA.CH1.CTRL = ADC_CH_START_bm | ADC_CH_GAIN_1X_gc | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     9d2:	83 e8       	ldi	r24, 0x83	; 131
     9d4:	80 a7       	std	Z+40, r24	; 0x28
	ADCA.CH1.MUXCTRL = ADC_CH_MUXPOS_PIN5_gc | 0b00000111;
     9d6:	8f e2       	ldi	r24, 0x2F	; 47
     9d8:	81 a7       	std	Z+41, r24	; 0x29
	ADCA.CH1.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     9da:	12 a6       	std	Z+42, r1	; 0x2a
	ADCA.CH1.SCAN = 0x00;  //Disable scanning
     9dc:	16 a6       	std	Z+46, r1	; 0x2e
     9de:	08 95       	ret

000009e0 <ReadCalibrationByte>:
//FROM: http://www.avrfreaks.net/forum/xmega-production-signature-row
uint8_t ReadCalibrationByte(uint8_t index){
	uint8_t result;

	/* Load the NVM Command register to read the calibration row. */
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
     9e0:	aa ec       	ldi	r26, 0xCA	; 202
     9e2:	b1 e0       	ldi	r27, 0x01	; 1
     9e4:	92 e0       	ldi	r25, 0x02	; 2
     9e6:	9c 93       	st	X, r25
	result = pgm_read_byte(index);
     9e8:	e8 2f       	mov	r30, r24
     9ea:	f0 e0       	ldi	r31, 0x00	; 0
     9ec:	84 91       	lpm	r24, Z

	/* Clean up NVM Command register. */
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
     9ee:	1c 92       	st	X, r1

	return( result );
}
     9f0:	08 95       	ret

000009f2 <tiny_adc_setup>:
// These 2 files need to be included in order to read
// the production calibration values from EEPROM
#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
     9f2:	cf 93       	push	r28
     9f4:	df 93       	push	r29
	PR.PRPA &=0b11111101;
     9f6:	e0 e7       	ldi	r30, 0x70	; 112
     9f8:	f0 e0       	ldi	r31, 0x00	; 0
     9fa:	91 81       	ldd	r25, Z+1	; 0x01
     9fc:	9d 7f       	andi	r25, 0xFD	; 253
     9fe:	91 83       	std	Z+1, r25	; 0x01
	
	ADCA.CTRLA = 0x00; //Turn off
     a00:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__TEXT_REGION_LENGTH__+0x700200>
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     a04:	62 30       	cpi	r22, 0x02	; 2
     a06:	31 f1       	breq	.+76     	; 0xa54 <tiny_adc_setup+0x62>
     a08:	e0 e0       	ldi	r30, 0x00	; 0
     a0a:	f2 e0       	ldi	r31, 0x02	; 2
     a0c:	9c e1       	ldi	r25, 0x1C	; 28
     a0e:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     a10:	90 e4       	ldi	r25, 0x40	; 64
     a12:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     a14:	81 11       	cpse	r24, r1
     a16:	02 c0       	rjmp	.+4      	; 0xa1c <tiny_adc_setup+0x2a>
     a18:	80 e4       	ldi	r24, 0x40	; 64
     a1a:	01 c0       	rjmp	.+2      	; 0xa1e <tiny_adc_setup+0x2c>
     a1c:	80 ec       	ldi	r24, 0xC0	; 192
     a1e:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     a22:	61 30       	cpi	r22, 0x01	; 1
     a24:	11 f0       	breq	.+4      	; 0xa2a <tiny_adc_setup+0x38>
     a26:	83 e0       	ldi	r24, 0x03	; 3
     a28:	01 c0       	rjmp	.+2      	; 0xa2c <tiny_adc_setup+0x3a>
     a2a:	82 e0       	ldi	r24, 0x02	; 2
     a2c:	c0 e0       	ldi	r28, 0x00	; 0
     a2e:	d2 e0       	ldi	r29, 0x02	; 2
     a30:	8c 83       	std	Y+4, r24	; 0x04
	ADCA.CALL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL0));	//Load calibration bytes from production row.
     a32:	80 e2       	ldi	r24, 0x20	; 32
     a34:	d5 df       	rcall	.-86     	; 0x9e0 <ReadCalibrationByte>
     a36:	8c 87       	std	Y+12, r24	; 0x0c
	ADCA.CALH = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL1));	//Load calibration bytes from production row.
     a38:	81 e2       	ldi	r24, 0x21	; 33
     a3a:	d2 df       	rcall	.-92     	; 0x9e0 <ReadCalibrationByte>
     a3c:	8d 87       	std	Y+13, r24	; 0x0d
	ADCA.CMP = 0x0000;		//No compare used
     a3e:	18 8e       	std	Y+24, r1	; 0x18
     a40:	19 8e       	std	Y+25, r1	; 0x19

	ADCA.CTRLA = ADC_ENABLE_bm;
     a42:	81 e0       	ldi	r24, 0x01	; 1
     a44:	88 83       	st	Y, r24
	
	tiny_adc_pid_setup();
     a46:	c2 df       	rcall	.-124    	; 0x9cc <tiny_adc_pid_setup>
     a48:	0e c0       	rjmp	.+28     	; 0xa66 <tiny_adc_setup+0x74>
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     a4a:	80 ec       	ldi	r24, 0xC0	; 192
     a4c:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     a50:	83 e0       	ldi	r24, 0x03	; 3
     a52:	ec cf       	rjmp	.-40     	; 0xa2c <tiny_adc_setup+0x3a>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     a54:	e0 e0       	ldi	r30, 0x00	; 0
     a56:	f2 e0       	ldi	r31, 0x02	; 2
     a58:	9e e1       	ldi	r25, 0x1E	; 30
     a5a:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     a5c:	90 e4       	ldi	r25, 0x40	; 64
     a5e:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     a60:	81 11       	cpse	r24, r1
     a62:	f3 cf       	rjmp	.-26     	; 0xa4a <tiny_adc_setup+0x58>
     a64:	d9 cf       	rjmp	.-78     	; 0xa18 <tiny_adc_setup+0x26>
	ADCA.CTRLA = ADC_ENABLE_bm;
	
	tiny_adc_pid_setup();
		
	return;
}
     a66:	df 91       	pop	r29
     a68:	cf 91       	pop	r28
     a6a:	08 95       	ret

00000a6c <__vector_71>:
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;

	return( result );
}

ISR(ADCA_CH0_vect){
     a6c:	1f 92       	push	r1
     a6e:	0f 92       	push	r0
     a70:	0f b6       	in	r0, 0x3f	; 63
     a72:	0f 92       	push	r0
     a74:	11 24       	eor	r1, r1
     a76:	8f 93       	push	r24
	...
	asm("nop");
	asm("nop");
	asm("nop");
	asm("nop");
	ADCA.CH0.INTFLAGS = 0x01;
     a80:	81 e0       	ldi	r24, 0x01	; 1
     a82:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <__TEXT_REGION_LENGTH__+0x700223>
     a86:	8f 91       	pop	r24
     a88:	0f 90       	pop	r0
     a8a:	0f be       	out	0x3f, r0	; 63
     a8c:	0f 90       	pop	r0
     a8e:	1f 90       	pop	r1
     a90:	18 95       	reti

00000a92 <tiny_dac_setup>:
#include "tiny_adc.h"

#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_dac_setup(void){
     a92:	cf 93       	push	r28
     a94:	df 93       	push	r29
	
	//Turn on in PR
	PR.PRPB &=0b11111011;
     a96:	e0 e7       	ldi	r30, 0x70	; 112
     a98:	f0 e0       	ldi	r31, 0x00	; 0
     a9a:	82 81       	ldd	r24, Z+2	; 0x02
     a9c:	8b 7f       	andi	r24, 0xFB	; 251
     a9e:	82 83       	std	Z+2, r24	; 0x02
	
	DACB.CTRLA = DAC_CH1EN_bm | DAC_CH0EN_bm | DAC_ENABLE_bm;
     aa0:	c0 e2       	ldi	r28, 0x20	; 32
     aa2:	d3 e0       	ldi	r29, 0x03	; 3
     aa4:	8d e0       	ldi	r24, 0x0D	; 13
     aa6:	88 83       	st	Y, r24
	DACB.CTRLB = DAC_CHSEL_DUAL_gc;
     aa8:	80 e4       	ldi	r24, 0x40	; 64
     aaa:	89 83       	std	Y+1, r24	; 0x01
	DACB.CTRLC = DAC_REFSEL_AVCC_gc | DAC_LEFTADJ_bm;
     aac:	89 e0       	ldi	r24, 0x09	; 9
     aae:	8a 83       	std	Y+2, r24	; 0x02
	//EVCTRL unset
	//DACB.CH0DATAH = 127;//contains (8-bit) sample, assuming left adjust!
	
	//TODO: Calibrate
	DACB.CH0GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0GAINCAL));	//Load calibration bytes from production row.
     ab0:	83 e3       	ldi	r24, 0x33	; 51
     ab2:	96 df       	rcall	.-212    	; 0x9e0 <ReadCalibrationByte>
     ab4:	88 87       	std	Y+8, r24	; 0x08
	DACB.CH0OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0OFFCAL));	//Load calibration bytes from production row.
     ab6:	82 e3       	ldi	r24, 0x32	; 50
     ab8:	93 df       	rcall	.-218    	; 0x9e0 <ReadCalibrationByte>
     aba:	89 87       	std	Y+9, r24	; 0x09

	DACB.CH1GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1GAINCAL));	//Load calibration bytes from production row.
     abc:	87 e3       	ldi	r24, 0x37	; 55
     abe:	90 df       	rcall	.-224    	; 0x9e0 <ReadCalibrationByte>
     ac0:	8a 87       	std	Y+10, r24	; 0x0a
	DACB.CH1OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1OFFCAL));	//Load calibration bytes from production row.
     ac2:	86 e3       	ldi	r24, 0x36	; 54
     ac4:	8d df       	rcall	.-230    	; 0x9e0 <ReadCalibrationByte>
     ac6:	8b 87       	std	Y+11, r24	; 0x0b

	//Set up for triple mode!
	PORTB.DIR |= 0x03;
     ac8:	e0 e2       	ldi	r30, 0x20	; 32
     aca:	f6 e0       	ldi	r31, 0x06	; 6
     acc:	80 81       	ld	r24, Z
     ace:	83 60       	ori	r24, 0x03	; 3
     ad0:	80 83       	st	Z, r24
	PORTB.OUT = 0x00;
     ad2:	14 82       	std	Z+4, r1	; 0x04
	
	

     ad4:	df 91       	pop	r29
     ad6:	cf 91       	pop	r28
     ad8:	08 95       	ret

00000ada <tiny_dma_setup>:
				
		//Must enable last for REPCNT won't work!
		DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
}

void tiny_dma_loop_mode_7(void){
     ada:	e0 e7       	ldi	r30, 0x70	; 112
     adc:	f0 e0       	ldi	r31, 0x00	; 0
     ade:	80 81       	ld	r24, Z
     ae0:	8e 7f       	andi	r24, 0xFE	; 254
     ae2:	80 83       	st	Z, r24
     ae4:	83 e8       	ldi	r24, 0x83	; 131
     ae6:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     aea:	08 95       	ret

00000aec <tiny_dma_flush>:
     aec:	e0 e0       	ldi	r30, 0x00	; 0
     aee:	f1 e0       	ldi	r31, 0x01	; 1
     af0:	10 8a       	std	Z+16, r1	; 0x10
     af2:	80 e4       	ldi	r24, 0x40	; 64
     af4:	80 8b       	std	Z+16, r24	; 0x10
     af6:	10 a2       	std	Z+32, r1	; 0x20
     af8:	80 a3       	std	Z+32, r24	; 0x20
     afa:	10 aa       	std	Z+48, r1	; 0x30
     afc:	80 ab       	std	Z+48, r24	; 0x30
     afe:	e0 e4       	ldi	r30, 0x40	; 64
     b00:	f1 e0       	ldi	r31, 0x01	; 1
     b02:	10 82       	st	Z, r1
     b04:	80 83       	st	Z, r24
     b06:	10 92 d6 20 	sts	0x20D6, r1	; 0x8020d6 <b1_state>
     b0a:	10 92 d5 20 	sts	0x20D5, r1	; 0x8020d5 <b2_state>
     b0e:	81 e0       	ldi	r24, 0x01	; 1
     b10:	80 93 d4 20 	sts	0x20D4, r24	; 0x8020d4 <usb_state>
     b14:	08 95       	ret

00000b16 <tiny_dma_set_mode_0>:
     b16:	cf 93       	push	r28
     b18:	df 93       	push	r29
     b1a:	f8 94       	cli
     b1c:	10 92 09 20 	sts	0x2009, r1	; 0x802009 <global_mode>
     b20:	e5 df       	rcall	.-54     	; 0xaec <tiny_dma_flush>
     b22:	c0 e0       	ldi	r28, 0x00	; 0
     b24:	d1 e0       	ldi	r29, 0x01	; 1
     b26:	1e aa       	std	Y+54, r1	; 0x36
     b28:	84 e2       	ldi	r24, 0x24	; 36
     b2a:	88 ab       	std	Y+48, r24	; 0x30
     b2c:	19 aa       	std	Y+49, r1	; 0x31
     b2e:	49 e5       	ldi	r20, 0x59	; 89
     b30:	4a ab       	std	Y+50, r20	; 0x32
     b32:	32 e0       	ldi	r19, 0x02	; 2
     b34:	3b ab       	std	Y+51, r19	; 0x33
     b36:	60 91 0b 20 	lds	r22, 0x200B	; 0x80200b <auxDacBufLen>
     b3a:	70 91 0c 20 	lds	r23, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     b3e:	6c ab       	std	Y+52, r22	; 0x34
     b40:	7d ab       	std	Y+53, r23	; 0x35
     b42:	6c ea       	ldi	r22, 0xAC	; 172
     b44:	74 e2       	ldi	r23, 0x24	; 36
     b46:	68 af       	std	Y+56, r22	; 0x38
     b48:	79 af       	std	Y+57, r23	; 0x39
     b4a:	1a ae       	std	Y+58, r1	; 0x3a
     b4c:	9b e3       	ldi	r25, 0x3B	; 59
     b4e:	9c af       	std	Y+60, r25	; 0x3c
     b50:	93 e0       	ldi	r25, 0x03	; 3
     b52:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     b56:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     b5a:	28 a9       	ldd	r18, Y+48	; 0x30
     b5c:	20 68       	ori	r18, 0x80	; 128
     b5e:	28 ab       	std	Y+48, r18	; 0x30
     b60:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     b64:	e0 e4       	ldi	r30, 0x40	; 64
     b66:	f1 e0       	ldi	r31, 0x01	; 1
     b68:	80 83       	st	Z, r24
     b6a:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     b6e:	40 93 42 01 	sts	0x0142, r20	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     b72:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     b76:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
     b7a:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
     b7e:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     b82:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     b86:	4c e9       	ldi	r20, 0x9C	; 156
     b88:	52 e2       	ldi	r21, 0x22	; 34
     b8a:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     b8e:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     b92:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     b96:	29 e3       	ldi	r18, 0x39	; 57
     b98:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     b9c:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     ba0:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     ba4:	90 81       	ld	r25, Z
     ba6:	90 68       	ori	r25, 0x80	; 128
     ba8:	90 83       	st	Z, r25
     baa:	18 8a       	std	Y+16, r1	; 0x10
     bac:	90 e4       	ldi	r25, 0x40	; 64
     bae:	98 8b       	std	Y+16, r25	; 0x10
     bb0:	88 8b       	std	Y+16, r24	; 0x10
     bb2:	19 8a       	std	Y+17, r1	; 0x11
     bb4:	95 e9       	ldi	r25, 0x95	; 149
     bb6:	9a 8b       	std	Y+18, r25	; 0x12
     bb8:	90 e1       	ldi	r25, 0x10	; 16
     bba:	9b 8b       	std	Y+19, r25	; 0x13
     bbc:	4e ee       	ldi	r20, 0xEE	; 238
     bbe:	52 e0       	ldi	r21, 0x02	; 2
     bc0:	4c 8b       	std	Y+20, r20	; 0x14
     bc2:	5d 8b       	std	Y+21, r21	; 0x15
     bc4:	88 8f       	std	Y+24, r24	; 0x18
     bc6:	39 8f       	std	Y+25, r19	; 0x19
     bc8:	1a 8e       	std	Y+26, r1	; 0x1a
     bca:	8c ea       	ldi	r24, 0xAC	; 172
     bcc:	96 e2       	ldi	r25, 0x26	; 38
     bce:	8c 8f       	std	Y+28, r24	; 0x1c
     bd0:	9d 8f       	std	Y+29, r25	; 0x1d
     bd2:	1e 8e       	std	Y+30, r1	; 0x1e
     bd4:	68 ec       	ldi	r22, 0xC8	; 200
     bd6:	70 e0       	ldi	r23, 0x00	; 0
     bd8:	84 ef       	ldi	r24, 0xF4	; 244
     bda:	91 e0       	ldi	r25, 0x01	; 1
     bdc:	9a dd       	rcall	.-1228   	; 0x712 <tiny_calibration_synchronise_phase>
     bde:	10 92 d6 20 	sts	0x20D6, r1	; 0x8020d6 <b1_state>
     be2:	10 92 d5 20 	sts	0x20D5, r1	; 0x8020d5 <b2_state>
     be6:	81 e0       	ldi	r24, 0x01	; 1
     be8:	80 93 d4 20 	sts	0x20D4, r24	; 0x8020d4 <usb_state>
     bec:	2f ef       	ldi	r18, 0xFF	; 255
     bee:	3f ef       	ldi	r19, 0xFF	; 255
     bf0:	20 93 07 20 	sts	0x2007, r18	; 0x802007 <median_TRFCNT>
     bf4:	30 93 08 20 	sts	0x2008, r19	; 0x802008 <median_TRFCNT+0x1>
     bf8:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <median_TRFCNT_delay>
     bfc:	88 89       	ldd	r24, Y+16	; 0x10
     bfe:	80 68       	ori	r24, 0x80	; 128
     c00:	88 8b       	std	Y+16, r24	; 0x10
     c02:	78 94       	sei
     c04:	df 91       	pop	r29
     c06:	cf 91       	pop	r28
     c08:	08 95       	ret

00000c0a <tiny_dma_set_mode_1>:
     c0a:	cf 93       	push	r28
     c0c:	df 93       	push	r29
     c0e:	81 e0       	ldi	r24, 0x01	; 1
     c10:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <global_mode>
     c14:	6b df       	rcall	.-298    	; 0xaec <tiny_dma_flush>
     c16:	e0 e0       	ldi	r30, 0x00	; 0
     c18:	f1 e0       	ldi	r31, 0x01	; 1
     c1a:	10 aa       	std	Z+48, r1	; 0x30
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	80 ab       	std	Z+48, r24	; 0x30
     c20:	94 e0       	ldi	r25, 0x04	; 4
     c22:	90 ab       	std	Z+48, r25	; 0x30
     c24:	11 aa       	std	Z+49, r1	; 0x31
     c26:	12 aa       	std	Z+50, r1	; 0x32
     c28:	5b e4       	ldi	r21, 0x4B	; 75
     c2a:	53 ab       	std	Z+51, r21	; 0x33
     c2c:	14 aa       	std	Z+52, r1	; 0x34
     c2e:	15 aa       	std	Z+53, r1	; 0x35
     c30:	16 aa       	std	Z+54, r1	; 0x36
     c32:	2a e0       	ldi	r18, 0x0A	; 10
     c34:	30 e2       	ldi	r19, 0x20	; 32
     c36:	20 af       	std	Z+56, r18	; 0x38
     c38:	31 af       	std	Z+57, r19	; 0x39
     c3a:	12 ae       	std	Z+58, r1	; 0x3a
     c3c:	40 ea       	ldi	r20, 0xA0	; 160
     c3e:	44 af       	std	Z+60, r20	; 0x3c
     c40:	38 e0       	ldi	r19, 0x08	; 8
     c42:	30 93 3d 01 	sts	0x013D, r19	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     c46:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     c4a:	80 a9       	ldd	r24, Z+48	; 0x30
     c4c:	80 6a       	ori	r24, 0xA0	; 160
     c4e:	80 ab       	std	Z+48, r24	; 0x30
     c50:	85 e5       	ldi	r24, 0x55	; 85
     c52:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
     c56:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     c5a:	a0 e4       	ldi	r26, 0x40	; 64
     c5c:	b1 e0       	ldi	r27, 0x01	; 1
     c5e:	d4 e2       	ldi	r29, 0x24	; 36
     c60:	dc 93       	st	X, r29
     c62:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     c66:	89 e5       	ldi	r24, 0x59	; 89
     c68:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     c6c:	c2 e0       	ldi	r28, 0x02	; 2
     c6e:	c0 93 43 01 	sts	0x0143, r28	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     c72:	60 91 0b 20 	lds	r22, 0x200B	; 0x80200b <auxDacBufLen>
     c76:	70 91 0c 20 	lds	r23, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     c7a:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     c7e:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     c82:	6c ea       	ldi	r22, 0xAC	; 172
     c84:	74 e2       	ldi	r23, 0x24	; 36
     c86:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     c8a:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     c8e:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     c92:	8b e3       	ldi	r24, 0x3B	; 59
     c94:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     c98:	83 e0       	ldi	r24, 0x03	; 3
     c9a:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     c9e:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     ca2:	2c 91       	ld	r18, X
     ca4:	20 68       	ori	r18, 0x80	; 128
     ca6:	2c 93       	st	X, r18
     ca8:	90 8b       	std	Z+16, r25	; 0x10
     caa:	81 8b       	std	Z+17, r24	; 0x11
     cac:	a1 e9       	ldi	r26, 0x91	; 145
     cae:	a2 8b       	std	Z+18, r26	; 0x12
     cb0:	20 e1       	ldi	r18, 0x10	; 16
     cb2:	23 8b       	std	Z+19, r18	; 0x13
     cb4:	67 e7       	ldi	r22, 0x77	; 119
     cb6:	71 e0       	ldi	r23, 0x01	; 1
     cb8:	64 8b       	std	Z+20, r22	; 0x14
     cba:	75 8b       	std	Z+21, r23	; 0x15
     cbc:	d0 8f       	std	Z+24, r29	; 0x18
     cbe:	c1 8f       	std	Z+25, r28	; 0x19
     cc0:	12 8e       	std	Z+26, r1	; 0x1a
     cc2:	cc ea       	ldi	r28, 0xAC	; 172
     cc4:	d6 e2       	ldi	r29, 0x26	; 38
     cc6:	c4 8f       	std	Z+28, r28	; 0x1c
     cc8:	d5 8f       	std	Z+29, r29	; 0x1d
     cca:	16 8e       	std	Z+30, r1	; 0x1e
     ccc:	20 89       	ldd	r18, Z+16	; 0x10
     cce:	20 68       	ori	r18, 0x80	; 128
     cd0:	20 8b       	std	Z+16, r18	; 0x10
     cd2:	90 a3       	std	Z+32, r25	; 0x20
     cd4:	81 a3       	std	Z+33, r24	; 0x21
     cd6:	a2 a3       	std	Z+34, r26	; 0x22
     cd8:	53 a3       	std	Z+35, r21	; 0x23
     cda:	64 a3       	std	Z+36, r22	; 0x24
     cdc:	75 a3       	std	Z+37, r23	; 0x25
     cde:	40 a7       	std	Z+40, r20	; 0x28
     ce0:	31 a7       	std	Z+41, r19	; 0x29
     ce2:	12 a6       	std	Z+42, r1	; 0x2a
     ce4:	83 e2       	ldi	r24, 0x23	; 35
     ce6:	98 e2       	ldi	r25, 0x28	; 40
     ce8:	84 a7       	std	Z+44, r24	; 0x2c
     cea:	95 a7       	std	Z+45, r25	; 0x2d
     cec:	16 a6       	std	Z+46, r1	; 0x2e
     cee:	80 a1       	ldd	r24, Z+32	; 0x20
     cf0:	80 68       	ori	r24, 0x80	; 128
     cf2:	80 a3       	std	Z+32, r24	; 0x20
     cf4:	df 91       	pop	r29
     cf6:	cf 91       	pop	r28
     cf8:	08 95       	ret

00000cfa <tiny_dma_set_mode_2>:
     cfa:	cf 93       	push	r28
     cfc:	f8 94       	cli
     cfe:	c2 e0       	ldi	r28, 0x02	; 2
     d00:	c0 93 09 20 	sts	0x2009, r28	; 0x802009 <global_mode>
     d04:	f3 de       	rcall	.-538    	; 0xaec <tiny_dma_flush>
     d06:	e0 e0       	ldi	r30, 0x00	; 0
     d08:	f1 e0       	ldi	r31, 0x01	; 1
     d0a:	16 aa       	std	Z+54, r1	; 0x36
     d0c:	94 e2       	ldi	r25, 0x24	; 36
     d0e:	90 ab       	std	Z+48, r25	; 0x30
     d10:	11 aa       	std	Z+49, r1	; 0x31
     d12:	39 e5       	ldi	r19, 0x59	; 89
     d14:	32 ab       	std	Z+50, r19	; 0x32
     d16:	83 e0       	ldi	r24, 0x03	; 3
     d18:	83 ab       	std	Z+51, r24	; 0x33
     d1a:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
     d1e:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
     d22:	44 ab       	std	Z+52, r20	; 0x34
     d24:	55 ab       	std	Z+53, r21	; 0x35
     d26:	4c e9       	ldi	r20, 0x9C	; 156
     d28:	52 e2       	ldi	r21, 0x22	; 34
     d2a:	40 af       	std	Z+56, r20	; 0x38
     d2c:	51 af       	std	Z+57, r21	; 0x39
     d2e:	12 ae       	std	Z+58, r1	; 0x3a
     d30:	29 e3       	ldi	r18, 0x39	; 57
     d32:	24 af       	std	Z+60, r18	; 0x3c
     d34:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     d38:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     d3c:	20 a9       	ldd	r18, Z+48	; 0x30
     d3e:	20 68       	ori	r18, 0x80	; 128
     d40:	20 ab       	std	Z+48, r18	; 0x30
     d42:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     d46:	a0 e4       	ldi	r26, 0x40	; 64
     d48:	b1 e0       	ldi	r27, 0x01	; 1
     d4a:	9c 93       	st	X, r25
     d4c:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     d50:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     d54:	c0 93 43 01 	sts	0x0143, r28	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     d58:	20 91 0b 20 	lds	r18, 0x200B	; 0x80200b <auxDacBufLen>
     d5c:	30 91 0c 20 	lds	r19, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     d60:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     d64:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     d68:	2c ea       	ldi	r18, 0xAC	; 172
     d6a:	34 e2       	ldi	r19, 0x24	; 36
     d6c:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     d70:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     d74:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     d78:	2b e3       	ldi	r18, 0x3B	; 59
     d7a:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     d7e:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     d82:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     d86:	2c 91       	ld	r18, X
     d88:	20 68       	ori	r18, 0x80	; 128
     d8a:	2c 93       	st	X, r18
     d8c:	54 e0       	ldi	r21, 0x04	; 4
     d8e:	50 8b       	std	Z+16, r21	; 0x10
     d90:	81 8b       	std	Z+17, r24	; 0x11
     d92:	41 e9       	ldi	r20, 0x91	; 145
     d94:	42 8b       	std	Z+18, r20	; 0x12
     d96:	20 e1       	ldi	r18, 0x10	; 16
     d98:	23 8b       	std	Z+19, r18	; 0x13
     d9a:	27 e7       	ldi	r18, 0x77	; 119
     d9c:	31 e0       	ldi	r19, 0x01	; 1
     d9e:	24 8b       	std	Z+20, r18	; 0x14
     da0:	35 8b       	std	Z+21, r19	; 0x15
     da2:	90 8f       	std	Z+24, r25	; 0x18
     da4:	c1 8f       	std	Z+25, r28	; 0x19
     da6:	12 8e       	std	Z+26, r1	; 0x1a
     da8:	6c ea       	ldi	r22, 0xAC	; 172
     daa:	76 e2       	ldi	r23, 0x26	; 38
     dac:	64 8f       	std	Z+28, r22	; 0x1c
     dae:	75 8f       	std	Z+29, r23	; 0x1d
     db0:	16 8e       	std	Z+30, r1	; 0x1e
     db2:	90 89       	ldd	r25, Z+16	; 0x10
     db4:	90 68       	ori	r25, 0x80	; 128
     db6:	90 8b       	std	Z+16, r25	; 0x10
     db8:	50 a3       	std	Z+32, r21	; 0x20
     dba:	81 a3       	std	Z+33, r24	; 0x21
     dbc:	42 a3       	std	Z+34, r20	; 0x22
     dbe:	82 e1       	ldi	r24, 0x12	; 18
     dc0:	83 a3       	std	Z+35, r24	; 0x23
     dc2:	24 a3       	std	Z+36, r18	; 0x24
     dc4:	35 a3       	std	Z+37, r19	; 0x25
     dc6:	84 e3       	ldi	r24, 0x34	; 52
     dc8:	80 a7       	std	Z+40, r24	; 0x28
     dca:	c1 a7       	std	Z+41, r28	; 0x29
     dcc:	12 a6       	std	Z+42, r1	; 0x2a
     dce:	83 e2       	ldi	r24, 0x23	; 35
     dd0:	98 e2       	ldi	r25, 0x28	; 40
     dd2:	84 a7       	std	Z+44, r24	; 0x2c
     dd4:	95 a7       	std	Z+45, r25	; 0x2d
     dd6:	16 a6       	std	Z+46, r1	; 0x2e
     dd8:	80 a1       	ldd	r24, Z+32	; 0x20
     dda:	80 68       	ori	r24, 0x80	; 128
     ddc:	80 a3       	std	Z+32, r24	; 0x20
     dde:	78 94       	sei
     de0:	cf 91       	pop	r28
     de2:	08 95       	ret

00000de4 <tiny_dma_set_mode_3>:
     de4:	cf 93       	push	r28
     de6:	c3 e0       	ldi	r28, 0x03	; 3
     de8:	c0 93 09 20 	sts	0x2009, r28	; 0x802009 <global_mode>
     dec:	7f de       	rcall	.-770    	; 0xaec <tiny_dma_flush>
     dee:	e0 e0       	ldi	r30, 0x00	; 0
     df0:	f1 e0       	ldi	r31, 0x01	; 1
     df2:	10 a2       	std	Z+32, r1	; 0x20
     df4:	50 e4       	ldi	r21, 0x40	; 64
     df6:	50 a3       	std	Z+32, r21	; 0x20
     df8:	44 e0       	ldi	r20, 0x04	; 4
     dfa:	40 a3       	std	Z+32, r20	; 0x20
     dfc:	11 a2       	std	Z+33, r1	; 0x21
     dfe:	12 a2       	std	Z+34, r1	; 0x22
     e00:	3b e4       	ldi	r19, 0x4B	; 75
     e02:	33 a3       	std	Z+35, r19	; 0x23
     e04:	14 a2       	std	Z+36, r1	; 0x24
     e06:	15 a2       	std	Z+37, r1	; 0x25
     e08:	16 a2       	std	Z+38, r1	; 0x26
     e0a:	8a e0       	ldi	r24, 0x0A	; 10
     e0c:	90 e2       	ldi	r25, 0x20	; 32
     e0e:	80 a7       	std	Z+40, r24	; 0x28
     e10:	91 a7       	std	Z+41, r25	; 0x29
     e12:	12 a6       	std	Z+42, r1	; 0x2a
     e14:	20 ea       	ldi	r18, 0xA0	; 160
     e16:	24 a7       	std	Z+44, r18	; 0x2c
     e18:	98 e0       	ldi	r25, 0x08	; 8
     e1a:	95 a7       	std	Z+45, r25	; 0x2d
     e1c:	16 a6       	std	Z+46, r1	; 0x2e
     e1e:	80 a1       	ldd	r24, Z+32	; 0x20
     e20:	80 6a       	ori	r24, 0xA0	; 160
     e22:	80 a3       	std	Z+32, r24	; 0x20
     e24:	85 e5       	ldi	r24, 0x55	; 85
     e26:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
     e2a:	16 aa       	std	Z+54, r1	; 0x36
     e2c:	74 e2       	ldi	r23, 0x24	; 36
     e2e:	70 ab       	std	Z+48, r23	; 0x30
     e30:	11 aa       	std	Z+49, r1	; 0x31
     e32:	69 e5       	ldi	r22, 0x59	; 89
     e34:	62 ab       	std	Z+50, r22	; 0x32
     e36:	c3 ab       	std	Z+51, r28	; 0x33
     e38:	a0 91 0d 20 	lds	r26, 0x200D	; 0x80200d <dacBuf_len>
     e3c:	b0 91 0e 20 	lds	r27, 0x200E	; 0x80200e <dacBuf_len+0x1>
     e40:	a4 ab       	std	Z+52, r26	; 0x34
     e42:	b5 ab       	std	Z+53, r27	; 0x35
     e44:	ac e9       	ldi	r26, 0x9C	; 156
     e46:	b2 e2       	ldi	r27, 0x22	; 34
     e48:	a0 af       	std	Z+56, r26	; 0x38
     e4a:	b1 af       	std	Z+57, r27	; 0x39
     e4c:	12 ae       	std	Z+58, r1	; 0x3a
     e4e:	89 e3       	ldi	r24, 0x39	; 57
     e50:	84 af       	std	Z+60, r24	; 0x3c
     e52:	c0 93 3d 01 	sts	0x013D, r28	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     e56:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     e5a:	80 a9       	ldd	r24, Z+48	; 0x30
     e5c:	80 68       	ori	r24, 0x80	; 128
     e5e:	80 ab       	std	Z+48, r24	; 0x30
     e60:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     e64:	a0 e4       	ldi	r26, 0x40	; 64
     e66:	b1 e0       	ldi	r27, 0x01	; 1
     e68:	7c 93       	st	X, r23
     e6a:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     e6e:	60 93 42 01 	sts	0x0142, r22	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     e72:	82 e0       	ldi	r24, 0x02	; 2
     e74:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     e78:	60 91 0b 20 	lds	r22, 0x200B	; 0x80200b <auxDacBufLen>
     e7c:	70 91 0c 20 	lds	r23, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     e80:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     e84:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     e88:	6c ea       	ldi	r22, 0xAC	; 172
     e8a:	74 e2       	ldi	r23, 0x24	; 36
     e8c:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     e90:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     e94:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     e98:	8b e3       	ldi	r24, 0x3B	; 59
     e9a:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     e9e:	c0 93 4d 01 	sts	0x014D, r28	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     ea2:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     ea6:	8c 91       	ld	r24, X
     ea8:	80 68       	ori	r24, 0x80	; 128
     eaa:	8c 93       	st	X, r24
     eac:	10 8a       	std	Z+16, r1	; 0x10
     eae:	50 8b       	std	Z+16, r21	; 0x10
     eb0:	40 8b       	std	Z+16, r20	; 0x10
     eb2:	c1 8b       	std	Z+17, r28	; 0x11
     eb4:	81 e9       	ldi	r24, 0x91	; 145
     eb6:	82 8b       	std	Z+18, r24	; 0x12
     eb8:	33 8b       	std	Z+19, r19	; 0x13
     eba:	47 e7       	ldi	r20, 0x77	; 119
     ebc:	51 e0       	ldi	r21, 0x01	; 1
     ebe:	44 8b       	std	Z+20, r20	; 0x14
     ec0:	55 8b       	std	Z+21, r21	; 0x15
     ec2:	20 8f       	std	Z+24, r18	; 0x18
     ec4:	91 8f       	std	Z+25, r25	; 0x19
     ec6:	12 8e       	std	Z+26, r1	; 0x1a
     ec8:	8c ea       	ldi	r24, 0xAC	; 172
     eca:	96 e2       	ldi	r25, 0x26	; 38
     ecc:	84 8f       	std	Z+28, r24	; 0x1c
     ece:	95 8f       	std	Z+29, r25	; 0x1d
     ed0:	16 8e       	std	Z+30, r1	; 0x1e
     ed2:	80 89       	ldd	r24, Z+16	; 0x10
     ed4:	80 68       	ori	r24, 0x80	; 128
     ed6:	80 8b       	std	Z+16, r24	; 0x10
     ed8:	cf 91       	pop	r28
     eda:	08 95       	ret

00000edc <tiny_dma_set_mode_4>:
     edc:	cf 93       	push	r28
     ede:	c4 e0       	ldi	r28, 0x04	; 4
     ee0:	c0 93 09 20 	sts	0x2009, r28	; 0x802009 <global_mode>
     ee4:	03 de       	rcall	.-1018   	; 0xaec <tiny_dma_flush>
     ee6:	e0 e0       	ldi	r30, 0x00	; 0
     ee8:	f1 e0       	ldi	r31, 0x01	; 1
     eea:	10 a2       	std	Z+32, r1	; 0x20
     eec:	80 e4       	ldi	r24, 0x40	; 64
     eee:	80 a3       	std	Z+32, r24	; 0x20
     ef0:	c0 a3       	std	Z+32, r28	; 0x20
     ef2:	11 a2       	std	Z+33, r1	; 0x21
     ef4:	12 a2       	std	Z+34, r1	; 0x22
     ef6:	4b e4       	ldi	r20, 0x4B	; 75
     ef8:	43 a3       	std	Z+35, r20	; 0x23
     efa:	14 a2       	std	Z+36, r1	; 0x24
     efc:	15 a2       	std	Z+37, r1	; 0x25
     efe:	16 a2       	std	Z+38, r1	; 0x26
     f00:	8a e0       	ldi	r24, 0x0A	; 10
     f02:	90 e2       	ldi	r25, 0x20	; 32
     f04:	80 a7       	std	Z+40, r24	; 0x28
     f06:	91 a7       	std	Z+41, r25	; 0x29
     f08:	12 a6       	std	Z+42, r1	; 0x2a
     f0a:	60 ea       	ldi	r22, 0xA0	; 160
     f0c:	64 a7       	std	Z+44, r22	; 0x2c
     f0e:	88 e0       	ldi	r24, 0x08	; 8
     f10:	85 a7       	std	Z+45, r24	; 0x2d
     f12:	16 a6       	std	Z+46, r1	; 0x2e
     f14:	90 a1       	ldd	r25, Z+32	; 0x20
     f16:	90 6a       	ori	r25, 0xA0	; 160
     f18:	90 a3       	std	Z+32, r25	; 0x20
     f1a:	95 e5       	ldi	r25, 0x55	; 85
     f1c:	90 93 a0 08 	sts	0x08A0, r25	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
     f20:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     f24:	a0 e4       	ldi	r26, 0x40	; 64
     f26:	b1 e0       	ldi	r27, 0x01	; 1
     f28:	94 e2       	ldi	r25, 0x24	; 36
     f2a:	9c 93       	st	X, r25
     f2c:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     f30:	99 e5       	ldi	r25, 0x59	; 89
     f32:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     f36:	92 e0       	ldi	r25, 0x02	; 2
     f38:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     f3c:	20 91 0b 20 	lds	r18, 0x200B	; 0x80200b <auxDacBufLen>
     f40:	30 91 0c 20 	lds	r19, 0x200C	; 0x80200c <auxDacBufLen+0x1>
     f44:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     f48:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     f4c:	2c ea       	ldi	r18, 0xAC	; 172
     f4e:	34 e2       	ldi	r19, 0x24	; 36
     f50:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     f54:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     f58:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     f5c:	9b e3       	ldi	r25, 0x3B	; 59
     f5e:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     f62:	93 e0       	ldi	r25, 0x03	; 3
     f64:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     f68:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     f6c:	2c 91       	ld	r18, X
     f6e:	20 68       	ori	r18, 0x80	; 128
     f70:	2c 93       	st	X, r18
     f72:	c0 8b       	std	Z+16, r28	; 0x10
     f74:	91 8b       	std	Z+17, r25	; 0x11
     f76:	31 e9       	ldi	r19, 0x91	; 145
     f78:	32 8b       	std	Z+18, r19	; 0x12
     f7a:	43 8b       	std	Z+19, r20	; 0x13
     f7c:	47 e7       	ldi	r20, 0x77	; 119
     f7e:	51 e0       	ldi	r21, 0x01	; 1
     f80:	44 8b       	std	Z+20, r20	; 0x14
     f82:	55 8b       	std	Z+21, r21	; 0x15
     f84:	60 8f       	std	Z+24, r22	; 0x18
     f86:	81 8f       	std	Z+25, r24	; 0x19
     f88:	12 8e       	std	Z+26, r1	; 0x1a
     f8a:	6c ea       	ldi	r22, 0xAC	; 172
     f8c:	76 e2       	ldi	r23, 0x26	; 38
     f8e:	64 8f       	std	Z+28, r22	; 0x1c
     f90:	75 8f       	std	Z+29, r23	; 0x1d
     f92:	16 8e       	std	Z+30, r1	; 0x1e
     f94:	20 89       	ldd	r18, Z+16	; 0x10
     f96:	20 68       	ori	r18, 0x80	; 128
     f98:	20 8b       	std	Z+16, r18	; 0x10
     f9a:	c0 ab       	std	Z+48, r28	; 0x30
     f9c:	91 ab       	std	Z+49, r25	; 0x31
     f9e:	32 ab       	std	Z+50, r19	; 0x32
     fa0:	9a e4       	ldi	r25, 0x4A	; 74
     fa2:	93 ab       	std	Z+51, r25	; 0x33
     fa4:	44 ab       	std	Z+52, r20	; 0x34
     fa6:	55 ab       	std	Z+53, r21	; 0x35
     fa8:	93 ec       	ldi	r25, 0xC3	; 195
     faa:	90 af       	std	Z+56, r25	; 0x38
     fac:	81 af       	std	Z+57, r24	; 0x39
     fae:	12 ae       	std	Z+58, r1	; 0x3a
     fb0:	83 e2       	ldi	r24, 0x23	; 35
     fb2:	98 e2       	ldi	r25, 0x28	; 40
     fb4:	84 af       	std	Z+60, r24	; 0x3c
     fb6:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     fba:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     fbe:	80 a9       	ldd	r24, Z+48	; 0x30
     fc0:	80 68       	ori	r24, 0x80	; 128
     fc2:	80 ab       	std	Z+48, r24	; 0x30
     fc4:	cf 91       	pop	r28
     fc6:	08 95       	ret

00000fc8 <tiny_dma_set_mode_5>:
     fc8:	85 e0       	ldi	r24, 0x05	; 5
     fca:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <global_mode>
     fce:	8e dd       	rcall	.-1252   	; 0xaec <tiny_dma_flush>
     fd0:	e0 e0       	ldi	r30, 0x00	; 0
     fd2:	f1 e0       	ldi	r31, 0x01	; 1
     fd4:	16 aa       	std	Z+54, r1	; 0x36
     fd6:	34 e2       	ldi	r19, 0x24	; 36
     fd8:	30 ab       	std	Z+48, r19	; 0x30
     fda:	11 aa       	std	Z+49, r1	; 0x31
     fdc:	29 e5       	ldi	r18, 0x59	; 89
     fde:	22 ab       	std	Z+50, r18	; 0x32
     fe0:	83 e0       	ldi	r24, 0x03	; 3
     fe2:	83 ab       	std	Z+51, r24	; 0x33
     fe4:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
     fe8:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
     fec:	44 ab       	std	Z+52, r20	; 0x34
     fee:	55 ab       	std	Z+53, r21	; 0x35
     ff0:	4c e9       	ldi	r20, 0x9C	; 156
     ff2:	52 e2       	ldi	r21, 0x22	; 34
     ff4:	40 af       	std	Z+56, r20	; 0x38
     ff6:	51 af       	std	Z+57, r21	; 0x39
     ff8:	12 ae       	std	Z+58, r1	; 0x3a
     ffa:	99 e3       	ldi	r25, 0x39	; 57
     ffc:	94 af       	std	Z+60, r25	; 0x3c
     ffe:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
    1002:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
    1006:	90 a9       	ldd	r25, Z+48	; 0x30
    1008:	90 68       	ori	r25, 0x80	; 128
    100a:	90 ab       	std	Z+48, r25	; 0x30
    100c:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
    1010:	e0 e4       	ldi	r30, 0x40	; 64
    1012:	f1 e0       	ldi	r31, 0x01	; 1
    1014:	30 83       	st	Z, r19
    1016:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    101a:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
    101e:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
    1022:	20 91 0d 20 	lds	r18, 0x200D	; 0x80200d <dacBuf_len>
    1026:	30 91 0e 20 	lds	r19, 0x200E	; 0x80200e <dacBuf_len+0x1>
    102a:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    102e:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
    1032:	2c ea       	ldi	r18, 0xAC	; 172
    1034:	34 e2       	ldi	r19, 0x24	; 36
    1036:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
    103a:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
    103e:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    1042:	9b e3       	ldi	r25, 0x3B	; 59
    1044:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
    1048:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    104c:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    1050:	80 81       	ld	r24, Z
    1052:	80 68       	ori	r24, 0x80	; 128
    1054:	80 83       	st	Z, r24
    1056:	08 95       	ret

00001058 <tiny_dma_set_mode_6>:
    1058:	86 e0       	ldi	r24, 0x06	; 6
    105a:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <global_mode>
    105e:	46 dd       	rcall	.-1396   	; 0xaec <tiny_dma_flush>
    1060:	e0 e0       	ldi	r30, 0x00	; 0
    1062:	f1 e0       	ldi	r31, 0x01	; 1
    1064:	16 aa       	std	Z+54, r1	; 0x36
    1066:	94 e2       	ldi	r25, 0x24	; 36
    1068:	90 ab       	std	Z+48, r25	; 0x30
    106a:	11 aa       	std	Z+49, r1	; 0x31
    106c:	39 e5       	ldi	r19, 0x59	; 89
    106e:	32 ab       	std	Z+50, r19	; 0x32
    1070:	83 e0       	ldi	r24, 0x03	; 3
    1072:	83 ab       	std	Z+51, r24	; 0x33
    1074:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
    1078:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
    107c:	44 ab       	std	Z+52, r20	; 0x34
    107e:	55 ab       	std	Z+53, r21	; 0x35
    1080:	4c e9       	ldi	r20, 0x9C	; 156
    1082:	52 e2       	ldi	r21, 0x22	; 34
    1084:	40 af       	std	Z+56, r20	; 0x38
    1086:	51 af       	std	Z+57, r21	; 0x39
    1088:	12 ae       	std	Z+58, r1	; 0x3a
    108a:	29 e3       	ldi	r18, 0x39	; 57
    108c:	24 af       	std	Z+60, r18	; 0x3c
    108e:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
    1092:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
    1096:	20 a9       	ldd	r18, Z+48	; 0x30
    1098:	20 68       	ori	r18, 0x80	; 128
    109a:	20 ab       	std	Z+48, r18	; 0x30
    109c:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
    10a0:	a0 e4       	ldi	r26, 0x40	; 64
    10a2:	b1 e0       	ldi	r27, 0x01	; 1
    10a4:	9c 93       	st	X, r25
    10a6:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    10aa:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
    10ae:	32 e0       	ldi	r19, 0x02	; 2
    10b0:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
    10b4:	40 91 0b 20 	lds	r20, 0x200B	; 0x80200b <auxDacBufLen>
    10b8:	50 91 0c 20 	lds	r21, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    10bc:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    10c0:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
    10c4:	4c ea       	ldi	r20, 0xAC	; 172
    10c6:	54 e2       	ldi	r21, 0x24	; 36
    10c8:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
    10cc:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
    10d0:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    10d4:	2b e3       	ldi	r18, 0x3B	; 59
    10d6:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
    10da:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    10de:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    10e2:	2c 91       	ld	r18, X
    10e4:	20 68       	ori	r18, 0x80	; 128
    10e6:	2c 93       	st	X, r18
    10e8:	10 8a       	std	Z+16, r1	; 0x10
    10ea:	20 e4       	ldi	r18, 0x40	; 64
    10ec:	20 8b       	std	Z+16, r18	; 0x10
    10ee:	24 e0       	ldi	r18, 0x04	; 4
    10f0:	20 8b       	std	Z+16, r18	; 0x10
    10f2:	81 8b       	std	Z+17, r24	; 0x11
    10f4:	81 e9       	ldi	r24, 0x91	; 145
    10f6:	82 8b       	std	Z+18, r24	; 0x12
    10f8:	80 e1       	ldi	r24, 0x10	; 16
    10fa:	83 8b       	std	Z+19, r24	; 0x13
    10fc:	4e ee       	ldi	r20, 0xEE	; 238
    10fe:	52 e0       	ldi	r21, 0x02	; 2
    1100:	44 8b       	std	Z+20, r20	; 0x14
    1102:	55 8b       	std	Z+21, r21	; 0x15
    1104:	90 8f       	std	Z+24, r25	; 0x18
    1106:	31 8f       	std	Z+25, r19	; 0x19
    1108:	12 8e       	std	Z+26, r1	; 0x1a
    110a:	8c ea       	ldi	r24, 0xAC	; 172
    110c:	96 e2       	ldi	r25, 0x26	; 38
    110e:	84 8f       	std	Z+28, r24	; 0x1c
    1110:	95 8f       	std	Z+29, r25	; 0x1d
    1112:	16 8e       	std	Z+30, r1	; 0x1e
    1114:	80 89       	ldd	r24, Z+16	; 0x10
    1116:	80 68       	ori	r24, 0x80	; 128
    1118:	80 8b       	std	Z+16, r24	; 0x10
    111a:	08 95       	ret

0000111c <tiny_dma_set_mode_7>:
    111c:	87 e0       	ldi	r24, 0x07	; 7
    111e:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <global_mode>
    1122:	e4 dc       	rcall	.-1592   	; 0xaec <tiny_dma_flush>
    1124:	e0 e0       	ldi	r30, 0x00	; 0
    1126:	f1 e0       	ldi	r31, 0x01	; 1
    1128:	16 aa       	std	Z+54, r1	; 0x36
    112a:	94 e2       	ldi	r25, 0x24	; 36
    112c:	90 ab       	std	Z+48, r25	; 0x30
    112e:	11 aa       	std	Z+49, r1	; 0x31
    1130:	39 e5       	ldi	r19, 0x59	; 89
    1132:	32 ab       	std	Z+50, r19	; 0x32
    1134:	83 e0       	ldi	r24, 0x03	; 3
    1136:	83 ab       	std	Z+51, r24	; 0x33
    1138:	40 91 0d 20 	lds	r20, 0x200D	; 0x80200d <dacBuf_len>
    113c:	50 91 0e 20 	lds	r21, 0x200E	; 0x80200e <dacBuf_len+0x1>
    1140:	44 ab       	std	Z+52, r20	; 0x34
    1142:	55 ab       	std	Z+53, r21	; 0x35
    1144:	4c e9       	ldi	r20, 0x9C	; 156
    1146:	52 e2       	ldi	r21, 0x22	; 34
    1148:	40 af       	std	Z+56, r20	; 0x38
    114a:	51 af       	std	Z+57, r21	; 0x39
    114c:	12 ae       	std	Z+58, r1	; 0x3a
    114e:	29 e3       	ldi	r18, 0x39	; 57
    1150:	24 af       	std	Z+60, r18	; 0x3c
    1152:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
    1156:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
    115a:	20 a9       	ldd	r18, Z+48	; 0x30
    115c:	20 68       	ori	r18, 0x80	; 128
    115e:	20 ab       	std	Z+48, r18	; 0x30
    1160:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
    1164:	a0 e4       	ldi	r26, 0x40	; 64
    1166:	b1 e0       	ldi	r27, 0x01	; 1
    1168:	9c 93       	st	X, r25
    116a:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    116e:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
    1172:	32 e0       	ldi	r19, 0x02	; 2
    1174:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
    1178:	40 91 0b 20 	lds	r20, 0x200B	; 0x80200b <auxDacBufLen>
    117c:	50 91 0c 20 	lds	r21, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    1180:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    1184:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
    1188:	4c ea       	ldi	r20, 0xAC	; 172
    118a:	54 e2       	ldi	r21, 0x24	; 36
    118c:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
    1190:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
    1194:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    1198:	2b e3       	ldi	r18, 0x3B	; 59
    119a:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
    119e:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    11a2:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    11a6:	2c 91       	ld	r18, X
    11a8:	20 68       	ori	r18, 0x80	; 128
    11aa:	2c 93       	st	X, r18
    11ac:	10 8a       	std	Z+16, r1	; 0x10
    11ae:	20 e4       	ldi	r18, 0x40	; 64
    11b0:	20 8b       	std	Z+16, r18	; 0x10
    11b2:	25 e0       	ldi	r18, 0x05	; 5
    11b4:	20 8b       	std	Z+16, r18	; 0x10
    11b6:	81 8b       	std	Z+17, r24	; 0x11
    11b8:	81 e9       	ldi	r24, 0x91	; 145
    11ba:	82 8b       	std	Z+18, r24	; 0x12
    11bc:	80 e1       	ldi	r24, 0x10	; 16
    11be:	83 8b       	std	Z+19, r24	; 0x13
    11c0:	4e ee       	ldi	r20, 0xEE	; 238
    11c2:	52 e0       	ldi	r21, 0x02	; 2
    11c4:	44 8b       	std	Z+20, r20	; 0x14
    11c6:	55 8b       	std	Z+21, r21	; 0x15
    11c8:	90 8f       	std	Z+24, r25	; 0x18
    11ca:	31 8f       	std	Z+25, r19	; 0x19
    11cc:	12 8e       	std	Z+26, r1	; 0x1a
    11ce:	8c ea       	ldi	r24, 0xAC	; 172
    11d0:	96 e2       	ldi	r25, 0x26	; 38
    11d2:	84 8f       	std	Z+28, r24	; 0x1c
    11d4:	95 8f       	std	Z+29, r25	; 0x1d
    11d6:	16 8e       	std	Z+30, r1	; 0x1e
    11d8:	80 89       	ldd	r24, Z+16	; 0x10
    11da:	80 68       	ori	r24, 0x80	; 128
    11dc:	80 8b       	std	Z+16, r24	; 0x10
    11de:	08 95       	ret

000011e0 <__vector_6>:
}

ISR(DMA_CH0_vect){
    11e0:	1f 92       	push	r1
    11e2:	0f 92       	push	r0
    11e4:	0f b6       	in	r0, 0x3f	; 63
    11e6:	0f 92       	push	r0
    11e8:	11 24       	eor	r1, r1
    11ea:	8f 93       	push	r24
	DMA.INTFLAGS = 0x01;
    11ec:	81 e0       	ldi	r24, 0x01	; 1
    11ee:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
}
    11f2:	8f 91       	pop	r24
    11f4:	0f 90       	pop	r0
    11f6:	0f be       	out	0x3f, r0	; 63
    11f8:	0f 90       	pop	r0
    11fa:	1f 90       	pop	r1
    11fc:	18 95       	reti

000011fe <tiny_timer_setup>:
#define PSU_PER 2048	
#define jump 6

void tiny_timer_setup(void){
	//Turn everything on!
		PR.PRPC &= 0b11111100; //Enable TCC0, TCC1
    11fe:	e0 e7       	ldi	r30, 0x70	; 112
    1200:	f0 e0       	ldi	r31, 0x00	; 0
    1202:	83 81       	ldd	r24, Z+3	; 0x03
    1204:	8c 7f       	andi	r24, 0xFC	; 252
    1206:	83 83       	std	Z+3, r24	; 0x03
		PR.PRPD &= 0b11111100; //Enable TCD0, TCD1
    1208:	84 81       	ldd	r24, Z+4	; 0x04
    120a:	8c 7f       	andi	r24, 0xFC	; 252
    120c:	84 83       	std	Z+4, r24	; 0x04
		PR.PRGEN &= 0b11111101; //Enable EVSYS
    120e:	80 81       	ld	r24, Z
    1210:	8d 7f       	andi	r24, 0xFD	; 253
    1212:	80 83       	st	Z, r24
	
	//Set up EVSYS
		EVSYS.CH2MUX = TCDAC_OVF;
    1214:	e0 e8       	ldi	r30, 0x80	; 128
    1216:	f1 e0       	ldi	r31, 0x01	; 1
    1218:	80 ec       	ldi	r24, 0xC0	; 192
    121a:	82 83       	std	Z+2, r24	; 0x02
		EVSYS.CH2CTRL = 0x00; //No filtering or Quadrature stuff
    121c:	12 86       	std	Z+10, r1	; 0x0a
		
		EVSYS.CH1MUX = TCDAC_AUX_OVF;
    121e:	88 ec       	ldi	r24, 0xC8	; 200
    1220:	81 83       	std	Z+1, r24	; 0x01
		EVSYS.CH1CTRL = 0x00; //No filtering or Quadrature stuff
    1222:	11 86       	std	Z+9, r1	; 0x09
			
	//Waveform (50Hz sin wave)
		TC_DAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
    1224:	a0 e0       	ldi	r26, 0x00	; 0
    1226:	b8 e0       	ldi	r27, 0x08	; 8
    1228:	34 e0       	ldi	r19, 0x04	; 4
    122a:	3c 93       	st	X, r19
		TC_DAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
    122c:	23 e0       	ldi	r18, 0x03	; 3
    122e:	11 96       	adiw	r26, 0x01	; 1
    1230:	2c 93       	st	X, r18
    1232:	11 97       	sbiw	r26, 0x01	; 1
		TC_DAC.CTRLE = TC_BYTEM_NORMAL_gc;
    1234:	14 96       	adiw	r26, 0x04	; 4
    1236:	1c 92       	st	X, r1
    1238:	14 97       	sbiw	r26, 0x04	; 4
		TC_DAC.PER = 469;
    123a:	85 ed       	ldi	r24, 0xD5	; 213
    123c:	91 e0       	ldi	r25, 0x01	; 1
    123e:	96 96       	adiw	r26, 0x26	; 38
    1240:	8d 93       	st	X+, r24
    1242:	9c 93       	st	X, r25
    1244:	97 97       	sbiw	r26, 0x27	; 39
		TC_DAC.INTCTRLA = 0x00;
    1246:	16 96       	adiw	r26, 0x06	; 6
    1248:	1c 92       	st	X, r1
    124a:	16 97       	sbiw	r26, 0x06	; 6
	//Aux channel (blank 50Hz)
		TC_AUXDAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
    124c:	e0 e4       	ldi	r30, 0x40	; 64
    124e:	f8 e0       	ldi	r31, 0x08	; 8
    1250:	30 83       	st	Z, r19
		TC_AUXDAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
    1252:	21 83       	std	Z+1, r18	; 0x01
		TC_AUXDAC.CTRLE = TC_BYTEM_NORMAL_gc;
    1254:	14 82       	std	Z+4, r1	; 0x04
		TC_AUXDAC.PER = 469;
    1256:	86 a3       	std	Z+38, r24	; 0x26
    1258:	97 a3       	std	Z+39, r25	; 0x27
		TC_AUXDAC.INTCTRLA = 0x00;
    125a:	16 82       	std	Z+6, r1	; 0x06
	
	//PSU 
		PORTD.DIR |= 0b00010000;
    125c:	e0 e6       	ldi	r30, 0x60	; 96
    125e:	f6 e0       	ldi	r31, 0x06	; 6
    1260:	80 81       	ld	r24, Z
    1262:	80 61       	ori	r24, 0x10	; 16
    1264:	80 83       	st	Z, r24
		TC_PSU.CTRLB = 0x10 | TC_WGMODE_SINGLESLOPE_gc;  //CCAEN is set
    1266:	e0 e4       	ldi	r30, 0x40	; 64
    1268:	f9 e0       	ldi	r31, 0x09	; 9
    126a:	83 e1       	ldi	r24, 0x13	; 19
    126c:	81 83       	std	Z+1, r24	; 0x01
		TC_PSU.CTRLE = TC_BYTEM_NORMAL_gc;
    126e:	14 82       	std	Z+4, r1	; 0x04
		TC_PSU.INTCTRLA = TC_OVFINTLVL_MED_gc;
    1270:	82 e0       	ldi	r24, 0x02	; 2
    1272:	86 83       	std	Z+6, r24	; 0x06
		TC_PSU.PER = PSU_PER;  // Max value of CNT
    1274:	a6 a3       	std	Z+38, r26	; 0x26
    1276:	b7 a3       	std	Z+39, r27	; 0x27
		TC_PSU.CCA = 0; //Initial Duty cycle of 0%
    1278:	10 a6       	std	Z+40, r1	; 0x28
    127a:	11 a6       	std	Z+41, r1	; 0x29
		TC_PSU.CTRLA = TC_CLKSEL_DIV1_gc;
    127c:	81 e0       	ldi	r24, 0x01	; 1
    127e:	80 83       	st	Z, r24
    1280:	08 95       	ret

00001282 <__vector_83>:
		TCC1.PER = 1800;  // Max value of CNT
		TCC1.CTRLA = TC_CLKSEL_DIV1_gc;
		*/
}

ISR(TC_PSU_OVF){
    1282:	1f 92       	push	r1
    1284:	0f 92       	push	r0
    1286:	0f b6       	in	r0, 0x3f	; 63
    1288:	0f 92       	push	r0
    128a:	11 24       	eor	r1, r1
    128c:	2f 93       	push	r18
    128e:	3f 93       	push	r19
    1290:	4f 93       	push	r20
    1292:	5f 93       	push	r21
    1294:	8f 93       	push	r24
    1296:	9f 93       	push	r25
    1298:	ef 93       	push	r30
    129a:	ff 93       	push	r31
    129c:	cf 93       	push	r28
    129e:	df 93       	push	r29
    12a0:	1f 92       	push	r1
    12a2:	cd b7       	in	r28, 0x3d	; 61
    12a4:	de b7       	in	r29, 0x3e	; 62
	char tempvar;
	char err;
	volatile char nothing;
	TC_PSU.INTFLAGS = 0xff;
    12a6:	8f ef       	ldi	r24, 0xFF	; 255
    12a8:	80 93 4c 09 	sts	0x094C, r24	; 0x80094c <__TEXT_REGION_LENGTH__+0x70094c>
	if (global_mode == 7){
    12ac:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <global_mode>
    12b0:	87 30       	cpi	r24, 0x07	; 7
    12b2:	31 f4       	brne	.+12     	; 0x12c0 <__vector_83+0x3e>
		nothing = ADCA.CH1.RESL;
    12b4:	e0 e0       	ldi	r30, 0x00	; 0
    12b6:	f2 e0       	ldi	r31, 0x02	; 2
    12b8:	84 a5       	ldd	r24, Z+44	; 0x2c
    12ba:	89 83       	std	Y+1, r24	; 0x01
		tempvar = ADCA.CH1.RESH;
    12bc:	95 a5       	ldd	r25, Z+45	; 0x2d
    12be:	02 c0       	rjmp	.+4      	; 0x12c4 <__vector_83+0x42>
	}
	else{
		tempvar = ADCA.CH1.RESL;
    12c0:	90 91 2c 02 	lds	r25, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
	}
	//tempvar = (global_mode == 7 ? (char) ADCA.CH1.RESH : (char) ADCA.CH1.RESL);
	//test_byte = tempvar;

	err = (char) (PSU_target - tempvar);
    12c4:	80 91 d3 20 	lds	r24, 0x20D3	; 0x8020d3 <PSU_target>
    12c8:	89 1b       	sub	r24, r25
	if ((err > 1) & ((unsigned short) TC_PSU.CCA < PSU_PER - jump) ){
    12ca:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    12ce:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    12d2:	91 e0       	ldi	r25, 0x01	; 1
    12d4:	82 30       	cpi	r24, 0x02	; 2
    12d6:	0c f4       	brge	.+2      	; 0x12da <__vector_83+0x58>
    12d8:	90 e0       	ldi	r25, 0x00	; 0
    12da:	99 23       	and	r25, r25
    12dc:	c9 f0       	breq	.+50     	; 0x1310 <__vector_83+0x8e>
    12de:	91 e0       	ldi	r25, 0x01	; 1
    12e0:	2a 3f       	cpi	r18, 0xFA	; 250
    12e2:	37 40       	sbci	r19, 0x07	; 7
    12e4:	08 f0       	brcs	.+2      	; 0x12e8 <__vector_83+0x66>
    12e6:	90 e0       	ldi	r25, 0x00	; 0
    12e8:	99 23       	and	r25, r25
    12ea:	91 f0       	breq	.+36     	; 0x1310 <__vector_83+0x8e>
		TC_PSU.CCABUF = TC_PSU.CCA + ((err > 8) ? jump : 1);
    12ec:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    12f0:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    12f4:	89 30       	cpi	r24, 0x09	; 9
    12f6:	1c f4       	brge	.+6      	; 0x12fe <__vector_83+0x7c>
    12f8:	81 e0       	ldi	r24, 0x01	; 1
    12fa:	90 e0       	ldi	r25, 0x00	; 0
    12fc:	02 c0       	rjmp	.+4      	; 0x1302 <__vector_83+0x80>
    12fe:	86 e0       	ldi	r24, 0x06	; 6
    1300:	90 e0       	ldi	r25, 0x00	; 0
    1302:	82 0f       	add	r24, r18
    1304:	93 1f       	adc	r25, r19
    1306:	80 93 78 09 	sts	0x0978, r24	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    130a:	90 93 79 09 	sts	0x0979, r25	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
    130e:	23 c0       	rjmp	.+70     	; 0x1356 <__vector_83+0xd4>
	}
	else if ((err < -1) & ((unsigned short) TC_PSU.CCA > jump)){
    1310:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1314:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    1318:	91 e0       	ldi	r25, 0x01	; 1
    131a:	8f 3f       	cpi	r24, 0xFF	; 255
    131c:	0c f0       	brlt	.+2      	; 0x1320 <__vector_83+0x9e>
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	99 23       	and	r25, r25
    1322:	c9 f0       	breq	.+50     	; 0x1356 <__vector_83+0xd4>
    1324:	91 e0       	ldi	r25, 0x01	; 1
    1326:	27 30       	cpi	r18, 0x07	; 7
    1328:	31 05       	cpc	r19, r1
    132a:	08 f4       	brcc	.+2      	; 0x132e <__vector_83+0xac>
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	99 23       	and	r25, r25
    1330:	91 f0       	breq	.+36     	; 0x1356 <__vector_83+0xd4>
		TC_PSU.CCABUF = TC_PSU.CCA - ((err < -8) ? jump : 1);
    1332:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1336:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    133a:	88 3f       	cpi	r24, 0xF8	; 248
    133c:	1c f0       	brlt	.+6      	; 0x1344 <__vector_83+0xc2>
    133e:	81 e0       	ldi	r24, 0x01	; 1
    1340:	90 e0       	ldi	r25, 0x00	; 0
    1342:	02 c0       	rjmp	.+4      	; 0x1348 <__vector_83+0xc6>
    1344:	86 e0       	ldi	r24, 0x06	; 6
    1346:	90 e0       	ldi	r25, 0x00	; 0
    1348:	a9 01       	movw	r20, r18
    134a:	48 1b       	sub	r20, r24
    134c:	59 0b       	sbc	r21, r25
    134e:	40 93 78 09 	sts	0x0978, r20	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    1352:	50 93 79 09 	sts	0x0979, r21	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
	}
    1356:	0f 90       	pop	r0
    1358:	df 91       	pop	r29
    135a:	cf 91       	pop	r28
    135c:	ff 91       	pop	r31
    135e:	ef 91       	pop	r30
    1360:	9f 91       	pop	r25
    1362:	8f 91       	pop	r24
    1364:	5f 91       	pop	r21
    1366:	4f 91       	pop	r20
    1368:	3f 91       	pop	r19
    136a:	2f 91       	pop	r18
    136c:	0f 90       	pop	r0
    136e:	0f be       	out	0x3f, r0	; 63
    1370:	0f 90       	pop	r0
    1372:	1f 90       	pop	r1
    1374:	18 95       	reti

00001376 <tiny_uart_setup>:
#include "tiny_uart.h"
#include "globals.h"


void tiny_uart_setup(void){
	PR.PRPC &= 0b11101111;
    1376:	e0 e7       	ldi	r30, 0x70	; 112
    1378:	f0 e0       	ldi	r31, 0x00	; 0
    137a:	83 81       	ldd	r24, Z+3	; 0x03
    137c:	8f 7e       	andi	r24, 0xEF	; 239
    137e:	83 83       	std	Z+3, r24	; 0x03
	//PR.PRPE &= 0b11111110;  ???
	
	PORTC.DIR |= 0b10101010;
    1380:	e0 e4       	ldi	r30, 0x40	; 64
    1382:	f6 e0       	ldi	r31, 0x06	; 6
    1384:	80 81       	ld	r24, Z
    1386:	8a 6a       	ori	r24, 0xAA	; 170
    1388:	80 83       	st	Z, r24
	PORTC.OUT = 0xff;
    138a:	8f ef       	ldi	r24, 0xFF	; 255
    138c:	84 83       	std	Z+4, r24	; 0x04
	PORTC.PIN2CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
    138e:	88 e5       	ldi	r24, 0x58	; 88
    1390:	82 8b       	std	Z+18, r24	; 0x12
	//PORTC.REMAP = 0x10; //Remap USART to [7:4]
	//#ifndef VERO
//		PORTC.REMAP = 0x20; //Swap MOSI and SCK - for small boards only!!!
	//#endif
	
	USARTC0.CTRLC = USART_CMODE_MSPI_gc | 0b00000100; //LSB received first, UPCHA disabled
    1392:	e0 ea       	ldi	r30, 0xA0	; 160
    1394:	f8 e0       	ldi	r31, 0x08	; 8
    1396:	84 ec       	ldi	r24, 0xC4	; 196
    1398:	85 83       	std	Z+5, r24	; 0x05
	USARTC0.BAUDCTRLA = 3;  	//BSEL = fper/(2fbaud) -1;  24/(2*3) - 1 = 3
    139a:	83 e0       	ldi	r24, 0x03	; 3
    139c:	86 83       	std	Z+6, r24	; 0x06
	USARTC0.BAUDCTRLB = 0x00;//USART_BSCALE0_bm;
    139e:	17 82       	std	Z+7, r1	; 0x07
	USARTC0.CTRLB = USART_RXEN_bm | USART_TXEN_bm;
    13a0:	88 e1       	ldi	r24, 0x18	; 24
    13a2:	84 83       	std	Z+4, r24	; 0x04
    13a4:	08 95       	ret

000013a6 <tiny_spi_setup>:
}


void tiny_spi_setup(void){
	//Power Reduction disable
	PR.PRPC &= 0b11110111;
    13a6:	e0 e7       	ldi	r30, 0x70	; 112
    13a8:	f0 e0       	ldi	r31, 0x00	; 0
    13aa:	83 81       	ldd	r24, Z+3	; 0x03
    13ac:	87 7f       	andi	r24, 0xF7	; 247
    13ae:	83 83       	std	Z+3, r24	; 0x03
	
	//SPI enable
	SPIC.CTRL = SPI_ENABLE_bm;  //Slave mode
    13b0:	e0 ec       	ldi	r30, 0xC0	; 192
    13b2:	f8 e0       	ldi	r31, 0x08	; 8
    13b4:	80 e4       	ldi	r24, 0x40	; 64
    13b6:	80 83       	st	Z, r24
	SPIC.INTCTRL = SPI_INTLVL_OFF_gc;
    13b8:	11 82       	std	Z+1, r1	; 0x01
	//#ifdef VERO
		PORTC.PIN5CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
    13ba:	88 e5       	ldi	r24, 0x58	; 88
    13bc:	80 93 55 06 	sts	0x0655, r24	; 0x800655 <__TEXT_REGION_LENGTH__+0x700655>
    13c0:	08 95       	ret

000013c2 <__vector_24>:
	//#endif
		
	return;
}

ISR(SPIC_INT_vect){
    13c2:	1f 92       	push	r1
    13c4:	0f 92       	push	r0
    13c6:	0f b6       	in	r0, 0x3f	; 63
    13c8:	0f 92       	push	r0
    13ca:	11 24       	eor	r1, r1
	asm("nop");
    13cc:	00 00       	nop
}
    13ce:	0f 90       	pop	r0
    13d0:	0f be       	out	0x3f, r0	; 63
    13d2:	0f 90       	pop	r0
    13d4:	1f 90       	pop	r1
    13d6:	18 95       	reti

000013d8 <sysclk_enable_module>:
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    13d8:	9f b7       	in	r25, 0x3f	; 63
    13da:	f8 94       	cli
    13dc:	e8 2f       	mov	r30, r24
    13de:	f0 e0       	ldi	r31, 0x00	; 0
    13e0:	e0 59       	subi	r30, 0x90	; 144
    13e2:	ff 4f       	sbci	r31, 0xFF	; 255
    13e4:	60 95       	com	r22
    13e6:	80 81       	ld	r24, Z
    13e8:	68 23       	and	r22, r24
    13ea:	60 83       	st	Z, r22
    13ec:	9f bf       	out	0x3f, r25	; 63
    13ee:	08 95       	ret

000013f0 <sysclk_enable_usb>:

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    13f0:	86 30       	cpi	r24, 0x06	; 6
    13f2:	11 f0       	breq	.+4      	; 0x13f8 <sysclk_enable_usb+0x8>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    13f4:	60 e0       	ldi	r22, 0x00	; 0
    13f6:	01 c0       	rjmp	.+2      	; 0x13fa <sysclk_enable_usb+0xa>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    13f8:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    13fa:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    13fe:	81 fd       	sbrc	r24, 1
    1400:	26 c0       	rjmp	.+76     	; 0x144e <sysclk_enable_usb+0x5e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1402:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    1404:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    1406:	e0 e5       	ldi	r30, 0x50	; 80
    1408:	f0 e0       	ldi	r31, 0x00	; 0
    140a:	80 81       	ld	r24, Z
    140c:	82 60       	ori	r24, 0x02	; 2
    140e:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1410:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1412:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    1414:	81 ff       	sbrs	r24, 1
    1416:	fd cf       	rjmp	.-6      	; 0x1412 <sysclk_enable_usb+0x22>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1418:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    141a:	f8 94       	cli
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    141c:	a0 e5       	ldi	r26, 0x50	; 80
    141e:	b0 e0       	ldi	r27, 0x00	; 0
    1420:	16 96       	adiw	r26, 0x06	; 6
    1422:	8c 91       	ld	r24, X
    1424:	16 97       	sbiw	r26, 0x06	; 6
    1426:	89 7f       	andi	r24, 0xF9	; 249
    1428:	16 96       	adiw	r26, 0x06	; 6
    142a:	8c 93       	st	X, r24
    142c:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    142e:	e0 e6       	ldi	r30, 0x60	; 96
    1430:	f0 e0       	ldi	r31, 0x00	; 0
    1432:	80 e8       	ldi	r24, 0x80	; 128
    1434:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    1436:	8b eb       	ldi	r24, 0xBB	; 187
    1438:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    143a:	16 96       	adiw	r26, 0x06	; 6
    143c:	8c 91       	ld	r24, X
    143e:	16 97       	sbiw	r26, 0x06	; 6
    1440:	84 60       	ori	r24, 0x04	; 4
    1442:	16 96       	adiw	r26, 0x06	; 6
    1444:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    1446:	80 81       	ld	r24, Z
    1448:	81 60       	ori	r24, 0x01	; 1
    144a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    144c:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    144e:	63 60       	ori	r22, 0x03	; 3
    1450:	84 e4       	ldi	r24, 0x44	; 68
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	17 d5       	rcall	.+2606   	; 0x1e84 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    1456:	60 e4       	ldi	r22, 0x40	; 64
    1458:	80 e0       	ldi	r24, 0x00	; 0
    145a:	be cf       	rjmp	.-132    	; 0x13d8 <sysclk_enable_module>
    145c:	08 95       	ret

0000145e <udi_vendor_getsetting>:
}

uint8_t udi_vendor_getsetting(void)
{
	return udi_vendor_alternate_setting;
}
    145e:	80 91 d8 20 	lds	r24, 0x20D8	; 0x8020d8 <udi_vendor_alternate_setting>
    1462:	08 95       	ret

00001464 <udi_vendor_enable>:
 * \name Internal routines
 */
//@{
bool udi_vendor_enable(void)
{
	udi_vendor_alternate_setting = udc_get_interface_desc()->bAlternateSetting;
    1464:	1c d1       	rcall	.+568    	; 0x169e <udc_get_interface_desc>
    1466:	fc 01       	movw	r30, r24
    1468:	83 81       	ldd	r24, Z+3	; 0x03
    146a:	80 93 d8 20 	sts	0x20D8, r24	; 0x8020d8 <udi_vendor_alternate_setting>
	if (0 == udi_vendor_alternate_setting) {
    146e:	81 11       	cpse	r24, r1
    1470:	02 c0       	rjmp	.+4      	; 0x1476 <udi_vendor_enable+0x12>
		// Call application callback
		// to notify that interface is enabled
		if (!UDI_VENDOR_ENABLE_EXT()) {
    1472:	61 ca       	rjmp	.-2878   	; 0x936 <main_vendor_enable>
    1474:	08 95       	ret
			return false;
		}
	}
	return true;
    1476:	81 e0       	ldi	r24, 0x01	; 1
}
    1478:	08 95       	ret

0000147a <udi_vendor_disable>:


void udi_vendor_disable(void)
{
	if (1 == udi_vendor_alternate_setting) {
    147a:	80 91 d8 20 	lds	r24, 0x20D8	; 0x8020d8 <udi_vendor_alternate_setting>
    147e:	81 30       	cpi	r24, 0x01	; 1
    1480:	09 f4       	brne	.+2      	; 0x1484 <udi_vendor_disable+0xa>
		UDI_VENDOR_DISABLE_EXT();
    1482:	7e ca       	rjmp	.-2820   	; 0x980 <main_vendor_disable>
    1484:	08 95       	ret

00001486 <udi_vendor_setup>:
}


bool udi_vendor_setup(void)
{
	if (Udd_setup_is_in()) {
    1486:	80 91 9c 24 	lds	r24, 0x249C	; 0x80249c <udd_g_ctrlreq>
    148a:	88 23       	and	r24, r24
    148c:	4c f4       	brge	.+18     	; 0x14a0 <udi_vendor_setup+0x1a>
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    148e:	80 76       	andi	r24, 0x60	; 96
    1490:	80 34       	cpi	r24, 0x40	; 64
    1492:	a9 f4       	brne	.+42     	; 0x14be <udi_vendor_setup+0x38>
				&& (udd_g_ctrlreq.req.bRequest == 0)) {
    1494:	80 91 9d 24 	lds	r24, 0x249D	; 0x80249d <udd_g_ctrlreq+0x1>
    1498:	81 11       	cpse	r24, r1
    149a:	13 c0       	rjmp	.+38     	; 0x14c2 <udi_vendor_setup+0x3c>
			return UDI_VENDOR_SETUP_IN_RECEIVED();
    149c:	76 ca       	rjmp	.-2836   	; 0x98a <main_setup_in_received>
    149e:	08 95       	ret
		}
	}
	if (Udd_setup_is_out()) {
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    14a0:	80 76       	andi	r24, 0x60	; 96
    14a2:	80 34       	cpi	r24, 0x40	; 64
    14a4:	81 f4       	brne	.+32     	; 0x14c6 <udi_vendor_setup+0x40>
				&& (udd_g_ctrlreq.req.bRequest == 0)
    14a6:	80 91 9d 24 	lds	r24, 0x249D	; 0x80249d <udd_g_ctrlreq+0x1>
    14aa:	81 11       	cpse	r24, r1
    14ac:	0e c0       	rjmp	.+28     	; 0x14ca <udi_vendor_setup+0x44>
				&& (0 != udd_g_ctrlreq.req.wLength)) {
    14ae:	80 91 a2 24 	lds	r24, 0x24A2	; 0x8024a2 <udd_g_ctrlreq+0x6>
    14b2:	90 91 a3 24 	lds	r25, 0x24A3	; 0x8024a3 <udd_g_ctrlreq+0x7>
    14b6:	89 2b       	or	r24, r25
    14b8:	51 f0       	breq	.+20     	; 0x14ce <udi_vendor_setup+0x48>
			return UDI_VENDOR_SETUP_OUT_RECEIVED();
    14ba:	65 ca       	rjmp	.-2870   	; 0x986 <main_setup_out_received>
    14bc:	08 95       	ret
		}
	}
	return false; // Not supported request
    14be:	80 e0       	ldi	r24, 0x00	; 0
    14c0:	08 95       	ret
    14c2:	80 e0       	ldi	r24, 0x00	; 0
    14c4:	08 95       	ret
    14c6:	80 e0       	ldi	r24, 0x00	; 0
    14c8:	08 95       	ret
    14ca:	80 e0       	ldi	r24, 0x00	; 0
    14cc:	08 95       	ret
    14ce:	80 e0       	ldi	r24, 0x00	; 0
}
    14d0:	08 95       	ret

000014d2 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    14d2:	e0 91 dd 20 	lds	r30, 0x20DD	; 0x8020dd <udc_ptr_conf>
    14d6:	f0 91 de 20 	lds	r31, 0x20DE	; 0x8020de <udc_ptr_conf+0x1>
    14da:	01 90       	ld	r0, Z+
    14dc:	f0 81       	ld	r31, Z
    14de:	e0 2d       	mov	r30, r0
    14e0:	22 81       	ldd	r18, Z+2	; 0x02
    14e2:	33 81       	ldd	r19, Z+3	; 0x03
    14e4:	2e 0f       	add	r18, r30
    14e6:	3f 1f       	adc	r19, r31
    14e8:	fc 01       	movw	r30, r24
    14ea:	40 81       	ld	r20, Z
    14ec:	e4 0f       	add	r30, r20
    14ee:	f1 1d       	adc	r31, r1
    14f0:	e2 17       	cp	r30, r18
    14f2:	f3 07       	cpc	r31, r19
    14f4:	b8 f4       	brcc	.+46     	; 0x1524 <udc_next_desc_in_iface+0x52>
    14f6:	81 81       	ldd	r24, Z+1	; 0x01
    14f8:	84 30       	cpi	r24, 0x04	; 4
    14fa:	b9 f0       	breq	.+46     	; 0x152a <udc_next_desc_in_iface+0x58>
    14fc:	86 13       	cpse	r24, r22
    14fe:	09 c0       	rjmp	.+18     	; 0x1512 <udc_next_desc_in_iface+0x40>
    1500:	05 c0       	rjmp	.+10     	; 0x150c <udc_next_desc_in_iface+0x3a>
    1502:	81 81       	ldd	r24, Z+1	; 0x01
    1504:	84 30       	cpi	r24, 0x04	; 4
    1506:	a1 f0       	breq	.+40     	; 0x1530 <udc_next_desc_in_iface+0x5e>
    1508:	86 13       	cpse	r24, r22
    150a:	03 c0       	rjmp	.+6      	; 0x1512 <udc_next_desc_in_iface+0x40>
    150c:	8e 2f       	mov	r24, r30
    150e:	9f 2f       	mov	r25, r31
    1510:	08 95       	ret
    1512:	80 81       	ld	r24, Z
    1514:	e8 0f       	add	r30, r24
    1516:	f1 1d       	adc	r31, r1
    1518:	e2 17       	cp	r30, r18
    151a:	f3 07       	cpc	r31, r19
    151c:	90 f3       	brcs	.-28     	; 0x1502 <udc_next_desc_in_iface+0x30>
    151e:	80 e0       	ldi	r24, 0x00	; 0
    1520:	90 e0       	ldi	r25, 0x00	; 0
    1522:	08 95       	ret
    1524:	80 e0       	ldi	r24, 0x00	; 0
    1526:	90 e0       	ldi	r25, 0x00	; 0
    1528:	08 95       	ret
    152a:	80 e0       	ldi	r24, 0x00	; 0
    152c:	90 e0       	ldi	r25, 0x00	; 0
    152e:	08 95       	ret
    1530:	80 e0       	ldi	r24, 0x00	; 0
    1532:	90 e0       	ldi	r25, 0x00	; 0
    1534:	08 95       	ret

00001536 <udc_valid_address>:
    1536:	80 91 9e 24 	lds	r24, 0x249E	; 0x80249e <udd_g_ctrlreq+0x2>
    153a:	8f 77       	andi	r24, 0x7F	; 127
    153c:	0c 94 e4 12 	jmp	0x25c8	; 0x25c8 <udd_set_address>
    1540:	08 95       	ret

00001542 <udc_update_iface_desc>:
    1542:	90 91 e0 20 	lds	r25, 0x20E0	; 0x8020e0 <udc_num_configuration>
    1546:	99 23       	and	r25, r25
    1548:	81 f1       	breq	.+96     	; 0x15aa <udc_update_iface_desc+0x68>
    154a:	e0 91 dd 20 	lds	r30, 0x20DD	; 0x8020dd <udc_ptr_conf>
    154e:	f0 91 de 20 	lds	r31, 0x20DE	; 0x8020de <udc_ptr_conf+0x1>
    1552:	01 90       	ld	r0, Z+
    1554:	f0 81       	ld	r31, Z
    1556:	e0 2d       	mov	r30, r0
    1558:	94 81       	ldd	r25, Z+4	; 0x04
    155a:	89 17       	cp	r24, r25
    155c:	40 f5       	brcc	.+80     	; 0x15ae <udc_update_iface_desc+0x6c>
    155e:	e0 93 db 20 	sts	0x20DB, r30	; 0x8020db <udc_ptr_iface>
    1562:	f0 93 dc 20 	sts	0x20DC, r31	; 0x8020dc <udc_ptr_iface+0x1>
    1566:	22 81       	ldd	r18, Z+2	; 0x02
    1568:	33 81       	ldd	r19, Z+3	; 0x03
    156a:	2e 0f       	add	r18, r30
    156c:	3f 1f       	adc	r19, r31
    156e:	e2 17       	cp	r30, r18
    1570:	f3 07       	cpc	r31, r19
    1572:	f8 f4       	brcc	.+62     	; 0x15b2 <udc_update_iface_desc+0x70>
    1574:	91 81       	ldd	r25, Z+1	; 0x01
    1576:	94 30       	cpi	r25, 0x04	; 4
    1578:	61 f4       	brne	.+24     	; 0x1592 <udc_update_iface_desc+0x50>
    157a:	92 81       	ldd	r25, Z+2	; 0x02
    157c:	98 13       	cpse	r25, r24
    157e:	09 c0       	rjmp	.+18     	; 0x1592 <udc_update_iface_desc+0x50>
    1580:	93 81       	ldd	r25, Z+3	; 0x03
    1582:	96 13       	cpse	r25, r22
    1584:	06 c0       	rjmp	.+12     	; 0x1592 <udc_update_iface_desc+0x50>
    1586:	e0 93 db 20 	sts	0x20DB, r30	; 0x8020db <udc_ptr_iface>
    158a:	f0 93 dc 20 	sts	0x20DC, r31	; 0x8020dc <udc_ptr_iface+0x1>
    158e:	81 e0       	ldi	r24, 0x01	; 1
    1590:	08 95       	ret
    1592:	90 81       	ld	r25, Z
    1594:	e9 0f       	add	r30, r25
    1596:	f1 1d       	adc	r31, r1
    1598:	e2 17       	cp	r30, r18
    159a:	f3 07       	cpc	r31, r19
    159c:	58 f3       	brcs	.-42     	; 0x1574 <udc_update_iface_desc+0x32>
    159e:	e0 93 db 20 	sts	0x20DB, r30	; 0x8020db <udc_ptr_iface>
    15a2:	f0 93 dc 20 	sts	0x20DC, r31	; 0x8020dc <udc_ptr_iface+0x1>
    15a6:	80 e0       	ldi	r24, 0x00	; 0
    15a8:	08 95       	ret
    15aa:	80 e0       	ldi	r24, 0x00	; 0
    15ac:	08 95       	ret
    15ae:	80 e0       	ldi	r24, 0x00	; 0
    15b0:	08 95       	ret
    15b2:	80 e0       	ldi	r24, 0x00	; 0
    15b4:	08 95       	ret

000015b6 <udc_iface_disable>:
    15b6:	ef 92       	push	r14
    15b8:	ff 92       	push	r15
    15ba:	1f 93       	push	r17
    15bc:	cf 93       	push	r28
    15be:	df 93       	push	r29
    15c0:	c8 2f       	mov	r28, r24
    15c2:	60 e0       	ldi	r22, 0x00	; 0
    15c4:	be df       	rcall	.-132    	; 0x1542 <udc_update_iface_desc>
    15c6:	18 2f       	mov	r17, r24
    15c8:	88 23       	and	r24, r24
    15ca:	81 f1       	breq	.+96     	; 0x162c <udc_iface_disable+0x76>
    15cc:	a0 91 dd 20 	lds	r26, 0x20DD	; 0x8020dd <udc_ptr_conf>
    15d0:	b0 91 de 20 	lds	r27, 0x20DE	; 0x8020de <udc_ptr_conf+0x1>
    15d4:	ec 2f       	mov	r30, r28
    15d6:	f0 e0       	ldi	r31, 0x00	; 0
    15d8:	ee 0f       	add	r30, r30
    15da:	ff 1f       	adc	r31, r31
    15dc:	12 96       	adiw	r26, 0x02	; 2
    15de:	8d 91       	ld	r24, X+
    15e0:	9c 91       	ld	r25, X
    15e2:	13 97       	sbiw	r26, 0x03	; 3
    15e4:	e8 0f       	add	r30, r24
    15e6:	f9 1f       	adc	r31, r25
    15e8:	e0 80       	ld	r14, Z
    15ea:	f1 80       	ldd	r15, Z+1	; 0x01
    15ec:	d7 01       	movw	r26, r14
    15ee:	16 96       	adiw	r26, 0x06	; 6
    15f0:	ed 91       	ld	r30, X+
    15f2:	fc 91       	ld	r31, X
    15f4:	17 97       	sbiw	r26, 0x07	; 7
    15f6:	09 95       	icall
    15f8:	68 2f       	mov	r22, r24
    15fa:	8c 2f       	mov	r24, r28
    15fc:	a2 df       	rcall	.-188    	; 0x1542 <udc_update_iface_desc>
    15fe:	18 2f       	mov	r17, r24
    1600:	88 23       	and	r24, r24
    1602:	a1 f0       	breq	.+40     	; 0x162c <udc_iface_disable+0x76>
    1604:	c0 91 db 20 	lds	r28, 0x20DB	; 0x8020db <udc_ptr_iface>
    1608:	d0 91 dc 20 	lds	r29, 0x20DC	; 0x8020dc <udc_ptr_iface+0x1>
    160c:	65 e0       	ldi	r22, 0x05	; 5
    160e:	ce 01       	movw	r24, r28
    1610:	60 df       	rcall	.-320    	; 0x14d2 <udc_next_desc_in_iface>
    1612:	ec 01       	movw	r28, r24
    1614:	89 2b       	or	r24, r25
    1616:	21 f0       	breq	.+8      	; 0x1620 <udc_iface_disable+0x6a>
    1618:	8a 81       	ldd	r24, Y+2	; 0x02
    161a:	0e 94 b9 14 	call	0x2972	; 0x2972 <udd_ep_free>
    161e:	f6 cf       	rjmp	.-20     	; 0x160c <udc_iface_disable+0x56>
    1620:	d7 01       	movw	r26, r14
    1622:	12 96       	adiw	r26, 0x02	; 2
    1624:	ed 91       	ld	r30, X+
    1626:	fc 91       	ld	r31, X
    1628:	13 97       	sbiw	r26, 0x03	; 3
    162a:	09 95       	icall
    162c:	81 2f       	mov	r24, r17
    162e:	df 91       	pop	r29
    1630:	cf 91       	pop	r28
    1632:	1f 91       	pop	r17
    1634:	ff 90       	pop	r15
    1636:	ef 90       	pop	r14
    1638:	08 95       	ret

0000163a <udc_iface_enable>:
    163a:	1f 93       	push	r17
    163c:	cf 93       	push	r28
    163e:	df 93       	push	r29
    1640:	18 2f       	mov	r17, r24
    1642:	7f df       	rcall	.-258    	; 0x1542 <udc_update_iface_desc>
    1644:	88 23       	and	r24, r24
    1646:	39 f1       	breq	.+78     	; 0x1696 <udc_iface_enable+0x5c>
    1648:	c0 91 db 20 	lds	r28, 0x20DB	; 0x8020db <udc_ptr_iface>
    164c:	d0 91 dc 20 	lds	r29, 0x20DC	; 0x8020dc <udc_ptr_iface+0x1>
    1650:	65 e0       	ldi	r22, 0x05	; 5
    1652:	ce 01       	movw	r24, r28
    1654:	3e df       	rcall	.-388    	; 0x14d2 <udc_next_desc_in_iface>
    1656:	ec 01       	movw	r28, r24
    1658:	89 2b       	or	r24, r25
    165a:	41 f0       	breq	.+16     	; 0x166c <udc_iface_enable+0x32>
    165c:	4c 81       	ldd	r20, Y+4	; 0x04
    165e:	5d 81       	ldd	r21, Y+5	; 0x05
    1660:	6b 81       	ldd	r22, Y+3	; 0x03
    1662:	8a 81       	ldd	r24, Y+2	; 0x02
    1664:	be d7       	rcall	.+3964   	; 0x25e2 <udd_ep_alloc>
    1666:	81 11       	cpse	r24, r1
    1668:	f3 cf       	rjmp	.-26     	; 0x1650 <udc_iface_enable+0x16>
    166a:	15 c0       	rjmp	.+42     	; 0x1696 <udc_iface_enable+0x5c>
    166c:	a0 91 dd 20 	lds	r26, 0x20DD	; 0x8020dd <udc_ptr_conf>
    1670:	b0 91 de 20 	lds	r27, 0x20DE	; 0x8020de <udc_ptr_conf+0x1>
    1674:	e1 2f       	mov	r30, r17
    1676:	f0 e0       	ldi	r31, 0x00	; 0
    1678:	ee 0f       	add	r30, r30
    167a:	ff 1f       	adc	r31, r31
    167c:	12 96       	adiw	r26, 0x02	; 2
    167e:	8d 91       	ld	r24, X+
    1680:	9c 91       	ld	r25, X
    1682:	13 97       	sbiw	r26, 0x03	; 3
    1684:	e8 0f       	add	r30, r24
    1686:	f9 1f       	adc	r31, r25
    1688:	01 90       	ld	r0, Z+
    168a:	f0 81       	ld	r31, Z
    168c:	e0 2d       	mov	r30, r0
    168e:	01 90       	ld	r0, Z+
    1690:	f0 81       	ld	r31, Z
    1692:	e0 2d       	mov	r30, r0
    1694:	09 95       	icall
    1696:	df 91       	pop	r29
    1698:	cf 91       	pop	r28
    169a:	1f 91       	pop	r17
    169c:	08 95       	ret

0000169e <udc_get_interface_desc>:
    169e:	80 91 db 20 	lds	r24, 0x20DB	; 0x8020db <udc_ptr_iface>
    16a2:	90 91 dc 20 	lds	r25, 0x20DC	; 0x8020dc <udc_ptr_iface+0x1>
    16a6:	08 95       	ret

000016a8 <udc_start>:
    16a8:	0a c7       	rjmp	.+3604   	; 0x24be <udd_enable>
    16aa:	08 95       	ret

000016ac <udc_reset>:
    16ac:	cf 93       	push	r28
    16ae:	80 91 e0 20 	lds	r24, 0x20E0	; 0x8020e0 <udc_num_configuration>
    16b2:	88 23       	and	r24, r24
    16b4:	c1 f0       	breq	.+48     	; 0x16e6 <udc_reset+0x3a>
    16b6:	e0 91 dd 20 	lds	r30, 0x20DD	; 0x8020dd <udc_ptr_conf>
    16ba:	f0 91 de 20 	lds	r31, 0x20DE	; 0x8020de <udc_ptr_conf+0x1>
    16be:	01 90       	ld	r0, Z+
    16c0:	f0 81       	ld	r31, Z
    16c2:	e0 2d       	mov	r30, r0
    16c4:	84 81       	ldd	r24, Z+4	; 0x04
    16c6:	88 23       	and	r24, r24
    16c8:	71 f0       	breq	.+28     	; 0x16e6 <udc_reset+0x3a>
    16ca:	c0 e0       	ldi	r28, 0x00	; 0
    16cc:	8c 2f       	mov	r24, r28
    16ce:	73 df       	rcall	.-282    	; 0x15b6 <udc_iface_disable>
    16d0:	cf 5f       	subi	r28, 0xFF	; 255
    16d2:	e0 91 dd 20 	lds	r30, 0x20DD	; 0x8020dd <udc_ptr_conf>
    16d6:	f0 91 de 20 	lds	r31, 0x20DE	; 0x8020de <udc_ptr_conf+0x1>
    16da:	01 90       	ld	r0, Z+
    16dc:	f0 81       	ld	r31, Z
    16de:	e0 2d       	mov	r30, r0
    16e0:	84 81       	ldd	r24, Z+4	; 0x04
    16e2:	c8 17       	cp	r28, r24
    16e4:	98 f3       	brcs	.-26     	; 0x16cc <udc_reset+0x20>
    16e6:	10 92 e0 20 	sts	0x20E0, r1	; 0x8020e0 <udc_num_configuration>
    16ea:	10 92 e4 20 	sts	0x20E4, r1	; 0x8020e4 <udc_device_status>
    16ee:	10 92 e5 20 	sts	0x20E5, r1	; 0x8020e5 <udc_device_status+0x1>
    16f2:	cf 91       	pop	r28
    16f4:	08 95       	ret

000016f6 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    16f6:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    16f8:	80 91 e0 20 	lds	r24, 0x20E0	; 0x8020e0 <udc_num_configuration>
    16fc:	88 23       	and	r24, r24
    16fe:	49 f1       	breq	.+82     	; 0x1752 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1700:	a0 91 dd 20 	lds	r26, 0x20DD	; 0x8020dd <udc_ptr_conf>
    1704:	b0 91 de 20 	lds	r27, 0x20DE	; 0x8020de <udc_ptr_conf+0x1>
    1708:	ed 91       	ld	r30, X+
    170a:	fc 91       	ld	r31, X
    170c:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    170e:	84 81       	ldd	r24, Z+4	; 0x04
    1710:	88 23       	and	r24, r24
    1712:	f9 f0       	breq	.+62     	; 0x1752 <udc_sof_notify+0x5c>
    1714:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    1716:	ec 2f       	mov	r30, r28
    1718:	f0 e0       	ldi	r31, 0x00	; 0
    171a:	ee 0f       	add	r30, r30
    171c:	ff 1f       	adc	r31, r31
    171e:	12 96       	adiw	r26, 0x02	; 2
    1720:	8d 91       	ld	r24, X+
    1722:	9c 91       	ld	r25, X
    1724:	13 97       	sbiw	r26, 0x03	; 3
    1726:	e8 0f       	add	r30, r24
    1728:	f9 1f       	adc	r31, r25
    172a:	01 90       	ld	r0, Z+
    172c:	f0 81       	ld	r31, Z
    172e:	e0 2d       	mov	r30, r0
    1730:	00 84       	ldd	r0, Z+8	; 0x08
    1732:	f1 85       	ldd	r31, Z+9	; 0x09
    1734:	e0 2d       	mov	r30, r0
    1736:	30 97       	sbiw	r30, 0x00	; 0
    1738:	09 f0       	breq	.+2      	; 0x173c <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    173a:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    173c:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    173e:	a0 91 dd 20 	lds	r26, 0x20DD	; 0x8020dd <udc_ptr_conf>
    1742:	b0 91 de 20 	lds	r27, 0x20DE	; 0x8020de <udc_ptr_conf+0x1>
    1746:	ed 91       	ld	r30, X+
    1748:	fc 91       	ld	r31, X
    174a:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    174c:	84 81       	ldd	r24, Z+4	; 0x04
    174e:	c8 17       	cp	r28, r24
    1750:	10 f3       	brcs	.-60     	; 0x1716 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    1752:	cf 91       	pop	r28
    1754:	08 95       	ret

00001756 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    1756:	0f 93       	push	r16
    1758:	1f 93       	push	r17
    175a:	cf 93       	push	r28
    175c:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    175e:	ec e9       	ldi	r30, 0x9C	; 156
    1760:	f4 e2       	ldi	r31, 0x24	; 36
    1762:	12 86       	std	Z+10, r1	; 0x0a
    1764:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    1766:	14 86       	std	Z+12, r1	; 0x0c
    1768:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    176a:	16 86       	std	Z+14, r1	; 0x0e
    176c:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    176e:	80 81       	ld	r24, Z
    1770:	88 23       	and	r24, r24
    1772:	3c f4       	brge	.+14     	; 0x1782 <udc_process_setup+0x2c>
		if (udd_g_ctrlreq.req.wLength == 0) {
    1774:	20 91 a2 24 	lds	r18, 0x24A2	; 0x8024a2 <udd_g_ctrlreq+0x6>
    1778:	30 91 a3 24 	lds	r19, 0x24A3	; 0x8024a3 <udd_g_ctrlreq+0x7>
    177c:	23 2b       	or	r18, r19
    177e:	09 f4       	brne	.+2      	; 0x1782 <udc_process_setup+0x2c>
    1780:	75 c3       	rjmp	.+1770   	; 0x1e6c <udc_process_setup+0x716>
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
    1782:	80 76       	andi	r24, 0x60	; 96
    1784:	80 34       	cpi	r24, 0x40	; 64
    1786:	09 f0       	breq	.+2      	; 0x178a <udc_process_setup+0x34>
    1788:	13 c1       	rjmp	.+550    	; 0x19b0 <udc_process_setup+0x25a>
	}
	return false;
}

static bool udc_reqvend(void){
	switch (udd_g_ctrlreq.req.bRequest){
    178a:	e0 91 9d 24 	lds	r30, 0x249D	; 0x80249d <udd_g_ctrlreq+0x1>
    178e:	8e 2f       	mov	r24, r30
    1790:	90 e0       	ldi	r25, 0x00	; 0
    1792:	fc 01       	movw	r30, r24
    1794:	e0 5a       	subi	r30, 0xA0	; 160
    1796:	f1 09       	sbc	r31, r1
    1798:	e8 30       	cpi	r30, 0x08	; 8
    179a:	f1 05       	cpc	r31, r1
    179c:	08 f0       	brcs	.+2      	; 0x17a0 <udc_process_setup+0x4a>
    179e:	ff c0       	rjmp	.+510    	; 0x199e <udc_process_setup+0x248>
    17a0:	e2 50       	subi	r30, 0x02	; 2
    17a2:	ff 4f       	sbci	r31, 0xFF	; 255
    17a4:	0c 94 cd 16 	jmp	0x2d9a	; 0x2d9a <__tablejump2__>
		case 0xa0: //Break!  (Debug command)
			debugOnNextEnd = 1;
    17a8:	81 e0       	ldi	r24, 0x01	; 1
    17aa:	80 93 d0 20 	sts	0x20D0, r24	; 0x8020d0 <debugOnNextEnd>
			uds.medianTrfcntL = median_TRFCNT & 0xff;
    17ae:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
    17b2:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
    17b6:	e6 e8       	ldi	r30, 0x86	; 134
    17b8:	f2 e2       	ldi	r31, 0x22	; 34
    17ba:	83 87       	std	Z+11, r24	; 0x0b
			uds.medianTrfcntH = (median_TRFCNT >> 8) & 0xff;
    17bc:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <median_TRFCNT>
    17c0:	90 91 08 20 	lds	r25, 0x2008	; 0x802008 <median_TRFCNT+0x1>
    17c4:	94 87       	std	Z+12, r25	; 0x0c
			uds.calValNeg = cali_value_negative_gradient;
    17c6:	80 91 7e 22 	lds	r24, 0x227E	; 0x80227e <cali_value_negative_gradient>
    17ca:	85 87       	std	Z+13, r24	; 0x0d
			uds.calValPos = cali_value_positive_gradient;
    17cc:	80 91 7b 22 	lds	r24, 0x227B	; 0x80227b <cali_value_positive_gradient>
    17d0:	86 87       	std	Z+14, r24	; 0x0e
			uds.CALA = DFLLRC2M.CALA;
    17d2:	a8 e6       	ldi	r26, 0x68	; 104
    17d4:	b0 e0       	ldi	r27, 0x00	; 0
    17d6:	12 96       	adiw	r26, 0x02	; 2
    17d8:	8c 91       	ld	r24, X
    17da:	12 97       	sbiw	r26, 0x02	; 2
    17dc:	87 87       	std	Z+15, r24	; 0x0f
			uds.CALB = DFLLRC2M.CALB;
    17de:	13 96       	adiw	r26, 0x03	; 3
    17e0:	8c 91       	ld	r24, X
    17e2:	80 8b       	std	Z+16, r24	; 0x10
			udd_set_setup_payload(&uds, udd_g_ctrlreq.req.wLength);
    17e4:	60 91 a2 24 	lds	r22, 0x24A2	; 0x8024a2 <udd_g_ctrlreq+0x6>
    17e8:	70 91 a3 24 	lds	r23, 0x24A3	; 0x8024a3 <udd_g_ctrlreq+0x7>
    17ec:	cf 01       	movw	r24, r30
    17ee:	f2 d6       	rcall	.+3556   	; 0x25d4 <udd_set_setup_payload>
    17f0:	41 c3       	rjmp	.+1666   	; 0x1e74 <udc_process_setup+0x71e>
			//asm("nop");
			return 1;
		case 0xa1: //Receive waveform for signal gen
			TC_DAC.CTRLA = 0x00;
    17f2:	e0 e0       	ldi	r30, 0x00	; 0
    17f4:	f8 e0       	ldi	r31, 0x08	; 8
    17f6:	10 82       	st	Z, r1
			TC_DAC.PERBUF = udd_g_ctrlreq.req.wValue;
    17f8:	cc e9       	ldi	r28, 0x9C	; 156
    17fa:	d4 e2       	ldi	r29, 0x24	; 36
    17fc:	8a 81       	ldd	r24, Y+2	; 0x02
    17fe:	9b 81       	ldd	r25, Y+3	; 0x03
    1800:	86 ab       	std	Z+54, r24	; 0x36
    1802:	97 ab       	std	Z+55, r25	; 0x37
			TC_DAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    1804:	8c 81       	ldd	r24, Y+4	; 0x04
    1806:	8f 70       	andi	r24, 0x0F	; 15
    1808:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH1, udd_g_ctrlreq.req.wLength);
    180a:	6e 81       	ldd	r22, Y+6	; 0x06
    180c:	7f 81       	ldd	r23, Y+7	; 0x07
    180e:	8c e9       	ldi	r24, 0x9C	; 156
    1810:	92 e2       	ldi	r25, 0x22	; 34
    1812:	e0 d6       	rcall	.+3520   	; 0x25d4 <udd_set_setup_payload>
			if(dacBuf_len != udd_g_ctrlreq.req.wLength){
    1814:	8e 81       	ldd	r24, Y+6	; 0x06
    1816:	9f 81       	ldd	r25, Y+7	; 0x07
    1818:	20 91 0d 20 	lds	r18, 0x200D	; 0x80200d <dacBuf_len>
    181c:	30 91 0e 20 	lds	r19, 0x200E	; 0x80200e <dacBuf_len+0x1>
    1820:	82 17       	cp	r24, r18
    1822:	93 07       	cpc	r25, r19
    1824:	09 f4       	brne	.+2      	; 0x1828 <udc_process_setup+0xd2>
    1826:	26 c3       	rjmp	.+1612   	; 0x1e74 <udc_process_setup+0x71e>
				dacBuf_len = udd_g_ctrlreq.req.wLength;
    1828:	80 93 0d 20 	sts	0x200D, r24	; 0x80200d <dacBuf_len>
    182c:	90 93 0e 20 	sts	0x200E, r25	; 0x80200e <dacBuf_len+0x1>
				switch(global_mode){
    1830:	e0 91 09 20 	lds	r30, 0x2009	; 0x802009 <global_mode>
    1834:	8e 2f       	mov	r24, r30
    1836:	90 e0       	ldi	r25, 0x00	; 0
    1838:	88 30       	cpi	r24, 0x08	; 8
    183a:	91 05       	cpc	r25, r1
    183c:	08 f0       	brcs	.+2      	; 0x1840 <udc_process_setup+0xea>
    183e:	b1 c0       	rjmp	.+354    	; 0x19a2 <udc_process_setup+0x24c>
    1840:	fc 01       	movw	r30, r24
    1842:	ea 5f       	subi	r30, 0xFA	; 250
    1844:	fe 4f       	sbci	r31, 0xFE	; 254
    1846:	0c 94 cd 16 	jmp	0x2d9a	; 0x2d9a <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    184a:	65 d9       	rcall	.-3382   	; 0xb16 <tiny_dma_set_mode_0>
    184c:	13 c3       	rjmp	.+1574   	; 0x1e74 <udc_process_setup+0x71e>
					break;
					case 1:
					tiny_dma_set_mode_1();
    184e:	dd d9       	rcall	.-3142   	; 0xc0a <tiny_dma_set_mode_1>
    1850:	11 c3       	rjmp	.+1570   	; 0x1e74 <udc_process_setup+0x71e>
					break;
					case 2:
					tiny_dma_set_mode_2();
    1852:	53 da       	rcall	.-2906   	; 0xcfa <tiny_dma_set_mode_2>
    1854:	0f c3       	rjmp	.+1566   	; 0x1e74 <udc_process_setup+0x71e>
					break;
					case 3:
					tiny_dma_set_mode_3();
    1856:	c6 da       	rcall	.-2676   	; 0xde4 <tiny_dma_set_mode_3>
    1858:	0d c3       	rjmp	.+1562   	; 0x1e74 <udc_process_setup+0x71e>
					break;
					case 4:
					tiny_dma_set_mode_4();
    185a:	40 db       	rcall	.-2432   	; 0xedc <tiny_dma_set_mode_4>
    185c:	0b c3       	rjmp	.+1558   	; 0x1e74 <udc_process_setup+0x71e>
					break;
					case 5:
					tiny_dma_set_mode_5();
    185e:	b4 db       	rcall	.-2200   	; 0xfc8 <tiny_dma_set_mode_5>
    1860:	09 c3       	rjmp	.+1554   	; 0x1e74 <udc_process_setup+0x71e>
					break;
					case 6:
					tiny_dma_set_mode_6();
    1862:	fa db       	rcall	.-2060   	; 0x1058 <tiny_dma_set_mode_6>
    1864:	07 c3       	rjmp	.+1550   	; 0x1e74 <udc_process_setup+0x71e>
					break;
					case 7:
					tiny_dma_set_mode_7();
    1866:	5a dc       	rcall	.-1868   	; 0x111c <tiny_dma_set_mode_7>
    1868:	05 c3       	rjmp	.+1546   	; 0x1e74 <udc_process_setup+0x71e>
					break;
				}
			}
			return 1;
		case 0xa2: //CH2 waveform
			TC_AUXDAC.CTRLA = 0x00;
    186a:	e0 e4       	ldi	r30, 0x40	; 64
    186c:	f8 e0       	ldi	r31, 0x08	; 8
    186e:	10 82       	st	Z, r1
			TC_AUXDAC.PERBUF = udd_g_ctrlreq.req.wValue;
    1870:	cc e9       	ldi	r28, 0x9C	; 156
    1872:	d4 e2       	ldi	r29, 0x24	; 36
    1874:	8a 81       	ldd	r24, Y+2	; 0x02
    1876:	9b 81       	ldd	r25, Y+3	; 0x03
    1878:	86 ab       	std	Z+54, r24	; 0x36
    187a:	97 ab       	std	Z+55, r25	; 0x37
			TC_AUXDAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    187c:	8c 81       	ldd	r24, Y+4	; 0x04
    187e:	8f 70       	andi	r24, 0x0F	; 15
    1880:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH2, udd_g_ctrlreq.req.wLength);
    1882:	6e 81       	ldd	r22, Y+6	; 0x06
    1884:	7f 81       	ldd	r23, Y+7	; 0x07
    1886:	8c ea       	ldi	r24, 0xAC	; 172
    1888:	94 e2       	ldi	r25, 0x24	; 36
    188a:	a4 d6       	rcall	.+3400   	; 0x25d4 <udd_set_setup_payload>
			if(auxDacBufLen != udd_g_ctrlreq.req.wLength){
    188c:	8e 81       	ldd	r24, Y+6	; 0x06
    188e:	9f 81       	ldd	r25, Y+7	; 0x07
    1890:	20 91 0b 20 	lds	r18, 0x200B	; 0x80200b <auxDacBufLen>
    1894:	30 91 0c 20 	lds	r19, 0x200C	; 0x80200c <auxDacBufLen+0x1>
    1898:	82 17       	cp	r24, r18
    189a:	93 07       	cpc	r25, r19
    189c:	09 f4       	brne	.+2      	; 0x18a0 <udc_process_setup+0x14a>
    189e:	ea c2       	rjmp	.+1492   	; 0x1e74 <udc_process_setup+0x71e>
				auxDacBufLen = udd_g_ctrlreq.req.wLength;
    18a0:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <auxDacBufLen>
    18a4:	90 93 0c 20 	sts	0x200C, r25	; 0x80200c <auxDacBufLen+0x1>
				switch(global_mode){
    18a8:	e0 91 09 20 	lds	r30, 0x2009	; 0x802009 <global_mode>
    18ac:	8e 2f       	mov	r24, r30
    18ae:	90 e0       	ldi	r25, 0x00	; 0
    18b0:	88 30       	cpi	r24, 0x08	; 8
    18b2:	91 05       	cpc	r25, r1
    18b4:	08 f0       	brcs	.+2      	; 0x18b8 <udc_process_setup+0x162>
    18b6:	77 c0       	rjmp	.+238    	; 0x19a6 <udc_process_setup+0x250>
    18b8:	fc 01       	movw	r30, r24
    18ba:	e2 5f       	subi	r30, 0xF2	; 242
    18bc:	fe 4f       	sbci	r31, 0xFE	; 254
    18be:	0c 94 cd 16 	jmp	0x2d9a	; 0x2d9a <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    18c2:	29 d9       	rcall	.-3502   	; 0xb16 <tiny_dma_set_mode_0>
    18c4:	d7 c2       	rjmp	.+1454   	; 0x1e74 <udc_process_setup+0x71e>
					break;
					case 1:
					tiny_dma_set_mode_1();
    18c6:	a1 d9       	rcall	.-3262   	; 0xc0a <tiny_dma_set_mode_1>
    18c8:	d5 c2       	rjmp	.+1450   	; 0x1e74 <udc_process_setup+0x71e>
					break;
					case 2:
					tiny_dma_set_mode_2();
    18ca:	17 da       	rcall	.-3026   	; 0xcfa <tiny_dma_set_mode_2>
    18cc:	d3 c2       	rjmp	.+1446   	; 0x1e74 <udc_process_setup+0x71e>
					break;
					case 3:
					tiny_dma_set_mode_3();
    18ce:	8a da       	rcall	.-2796   	; 0xde4 <tiny_dma_set_mode_3>
    18d0:	d1 c2       	rjmp	.+1442   	; 0x1e74 <udc_process_setup+0x71e>
					break;
					case 4:
					tiny_dma_set_mode_4();
    18d2:	04 db       	rcall	.-2552   	; 0xedc <tiny_dma_set_mode_4>
    18d4:	cf c2       	rjmp	.+1438   	; 0x1e74 <udc_process_setup+0x71e>
					break;
					case 5:
					tiny_dma_set_mode_5();
    18d6:	78 db       	rcall	.-2320   	; 0xfc8 <tiny_dma_set_mode_5>
    18d8:	cd c2       	rjmp	.+1434   	; 0x1e74 <udc_process_setup+0x71e>
					break;
					case 6:
					tiny_dma_set_mode_6();
    18da:	be db       	rcall	.-2180   	; 0x1058 <tiny_dma_set_mode_6>
    18dc:	cb c2       	rjmp	.+1430   	; 0x1e74 <udc_process_setup+0x71e>
					break;
					case 7:
					tiny_dma_set_mode_7();
    18de:	1e dc       	rcall	.-1988   	; 0x111c <tiny_dma_set_mode_7>
    18e0:	c9 c2       	rjmp	.+1426   	; 0x1e74 <udc_process_setup+0x71e>
					break;
				}
			}
			return 1;
		case 0xa3: //PSU voltage control
			TC_PSU.CCA = 0;
    18e2:	10 92 68 09 	sts	0x0968, r1	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    18e6:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
			PSU_target = udd_g_ctrlreq.req.wValue;
    18ea:	80 91 9e 24 	lds	r24, 0x249E	; 0x80249e <udd_g_ctrlreq+0x2>
    18ee:	80 93 d3 20 	sts	0x20D3, r24	; 0x8020d3 <PSU_target>
    18f2:	c0 c2       	rjmp	.+1408   	; 0x1e74 <udc_process_setup+0x71e>
			return 1;
		case 0xa4: //Triple mode
			PORTB.OUT = udd_g_ctrlreq.req.wValue;
    18f4:	80 91 9e 24 	lds	r24, 0x249E	; 0x80249e <udd_g_ctrlreq+0x2>
    18f8:	80 93 24 06 	sts	0x0624, r24	; 0x800624 <__TEXT_REGION_LENGTH__+0x700624>
    18fc:	bb c2       	rjmp	.+1398   	; 0x1e74 <udc_process_setup+0x71e>
			return 1;			
		case 0xa5: //Control Gain and Scope modes
			switch(udd_g_ctrlreq.req.wValue){
    18fe:	e0 91 9e 24 	lds	r30, 0x249E	; 0x80249e <udd_g_ctrlreq+0x2>
    1902:	f0 91 9f 24 	lds	r31, 0x249F	; 0x80249f <udd_g_ctrlreq+0x3>
    1906:	e8 30       	cpi	r30, 0x08	; 8
    1908:	f1 05       	cpc	r31, r1
    190a:	08 f0       	brcs	.+2      	; 0x190e <udc_process_setup+0x1b8>
    190c:	4e c0       	rjmp	.+156    	; 0x19aa <udc_process_setup+0x254>
    190e:	ea 5e       	subi	r30, 0xEA	; 234
    1910:	fe 4f       	sbci	r31, 0xFE	; 254
    1912:	0c 94 cd 16 	jmp	0x2d9a	; 0x2d9a <__tablejump2__>
				case 0:  //Mode 0
					tiny_adc_setup(0, 0);
    1916:	60 e0       	ldi	r22, 0x00	; 0
    1918:	80 e0       	ldi	r24, 0x00	; 0
    191a:	6b d8       	rcall	.-3882   	; 0x9f2 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    191c:	80 91 a0 24 	lds	r24, 0x24A0	; 0x8024a0 <udd_g_ctrlreq+0x4>
    1920:	36 d8       	rcall	.-3988   	; 0x98e <tiny_adc_ch0setup>
					tiny_dma_set_mode_0();
    1922:	f9 d8       	rcall	.-3598   	; 0xb16 <tiny_dma_set_mode_0>
    1924:	a7 c2       	rjmp	.+1358   	; 0x1e74 <udc_process_setup+0x71e>
					break;
				case 1:  //Mode 1
					tiny_adc_setup(0, 0);
    1926:	60 e0       	ldi	r22, 0x00	; 0
    1928:	80 e0       	ldi	r24, 0x00	; 0
    192a:	63 d8       	rcall	.-3898   	; 0x9f2 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    192c:	80 91 a0 24 	lds	r24, 0x24A0	; 0x8024a0 <udd_g_ctrlreq+0x4>
    1930:	2e d8       	rcall	.-4004   	; 0x98e <tiny_adc_ch0setup>
					tiny_dma_set_mode_1();
    1932:	6b d9       	rcall	.-3370   	; 0xc0a <tiny_dma_set_mode_1>
    1934:	9f c2       	rjmp	.+1342   	; 0x1e74 <udc_process_setup+0x71e>
					break;
				case 2:  //Mode 2
					tiny_adc_setup(1, 1);
    1936:	61 e0       	ldi	r22, 0x01	; 1
    1938:	81 e0       	ldi	r24, 0x01	; 1
    193a:	5b d8       	rcall	.-3914   	; 0x9f2 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    193c:	cc e9       	ldi	r28, 0x9C	; 156
    193e:	d4 e2       	ldi	r29, 0x24	; 36
    1940:	8c 81       	ldd	r24, Y+4	; 0x04
    1942:	25 d8       	rcall	.-4022   	; 0x98e <tiny_adc_ch0setup>
					tiny_adc_ch1setup(udd_g_ctrlreq.req.wIndex>>8);
    1944:	8d 81       	ldd	r24, Y+5	; 0x05
    1946:	38 d8       	rcall	.-3984   	; 0x9b8 <tiny_adc_ch1setup>
					tiny_dma_set_mode_2();
    1948:	d8 d9       	rcall	.-3152   	; 0xcfa <tiny_dma_set_mode_2>
    194a:	94 c2       	rjmp	.+1320   	; 0x1e74 <udc_process_setup+0x71e>
					break;
				case 3:  //Mode 3
					tiny_dma_set_mode_3();
    194c:	4b da       	rcall	.-2922   	; 0xde4 <tiny_dma_set_mode_3>
    194e:	92 c2       	rjmp	.+1316   	; 0x1e74 <udc_process_setup+0x71e>
					break;
				case 4:  //Mode 4
					tiny_dma_set_mode_4();
    1950:	c5 da       	rcall	.-2678   	; 0xedc <tiny_dma_set_mode_4>
    1952:	90 c2       	rjmp	.+1312   	; 0x1e74 <udc_process_setup+0x71e>
					break;
				case 5:  //Mode 5
					tiny_adc_setup(0, 0);
    1954:	60 e0       	ldi	r22, 0x00	; 0
    1956:	80 e0       	ldi	r24, 0x00	; 0
    1958:	4c d8       	rcall	.-3944   	; 0x9f2 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    195a:	80 91 a0 24 	lds	r24, 0x24A0	; 0x8024a0 <udd_g_ctrlreq+0x4>
    195e:	17 d8       	rcall	.-4050   	; 0x98e <tiny_adc_ch0setup>
					tiny_dma_set_mode_5();
    1960:	33 db       	rcall	.-2458   	; 0xfc8 <tiny_dma_set_mode_5>
    1962:	88 c2       	rjmp	.+1296   	; 0x1e74 <udc_process_setup+0x71e>
					break;
				case 6:  //Mode 6
					tiny_adc_setup(0, 1);
    1964:	61 e0       	ldi	r22, 0x01	; 1
    1966:	80 e0       	ldi	r24, 0x00	; 0
    1968:	44 d8       	rcall	.-3960   	; 0x9f2 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    196a:	80 91 a0 24 	lds	r24, 0x24A0	; 0x8024a0 <udd_g_ctrlreq+0x4>
    196e:	0f d8       	rcall	.-4066   	; 0x98e <tiny_adc_ch0setup>
					tiny_dma_set_mode_6();
    1970:	73 db       	rcall	.-2330   	; 0x1058 <tiny_dma_set_mode_6>
    1972:	80 c2       	rjmp	.+1280   	; 0x1e74 <udc_process_setup+0x71e>
					break;		
				case 7:  //Mode 7
					tiny_adc_setup(0, 2);
    1974:	62 e0       	ldi	r22, 0x02	; 2
    1976:	80 e0       	ldi	r24, 0x00	; 0
    1978:	3c d8       	rcall	.-3976   	; 0x9f2 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
    197a:	80 91 a0 24 	lds	r24, 0x24A0	; 0x8024a0 <udd_g_ctrlreq+0x4>
    197e:	80 68       	ori	r24, 0x80	; 128
    1980:	06 d8       	rcall	.-4084   	; 0x98e <tiny_adc_ch0setup>
					tiny_dma_set_mode_7();
    1982:	cc db       	rcall	.-2152   	; 0x111c <tiny_dma_set_mode_7>
    1984:	77 c2       	rjmp	.+1262   	; 0x1e74 <udc_process_setup+0x71e>
				default:
					return 0;
			}
			return 1;
		case 0xa6:  //Digital out???
			PORTE.OUT = udd_g_ctrlreq.req.wValue;
    1986:	80 91 9e 24 	lds	r24, 0x249E	; 0x80249e <udd_g_ctrlreq+0x2>
    198a:	80 93 84 06 	sts	0x0684, r24	; 0x800684 <__TEXT_REGION_LENGTH__+0x700684>
    198e:	72 c2       	rjmp	.+1252   	; 0x1e74 <udc_process_setup+0x71e>
		case 0xa7:  //Soft Reset
		
		//Code here from SprinterSB
		//http://www.avrfreaks.net/comment/872674
		//I don't understand it, but it seems to do the job
			    __asm volatile ("cli"                 "\n\t"
    1990:	e9 e7       	ldi	r30, 0x79	; 121
    1992:	f0 e0       	ldi	r31, 0x00	; 0
    1994:	91 e0       	ldi	r25, 0x01	; 1
    1996:	88 ed       	ldi	r24, 0xD8	; 216
    1998:	f8 94       	cli
    199a:	84 bf       	out	0x34, r24	; 52
    199c:	90 83       	st	Z, r25
			    [swrst] "r" ((uint8_t) RST_SWRST_bm),
			    [rst]   "e" (&RST.CTRL)
			    : "memory");
			    __builtin_unreachable();
		default:
			return 0;
    199e:	80 e0       	ldi	r24, 0x00	; 0
    19a0:	05 c0       	rjmp	.+10     	; 0x19ac <udc_process_setup+0x256>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    19a2:	81 e0       	ldi	r24, 0x01	; 1
    19a4:	03 c0       	rjmp	.+6      	; 0x19ac <udc_process_setup+0x256>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    19a6:	81 e0       	ldi	r24, 0x01	; 1
    19a8:	01 c0       	rjmp	.+2      	; 0x19ac <udc_process_setup+0x256>
					tiny_adc_setup(0, 2);
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
					tiny_dma_set_mode_7();
					break;
				default:
					return 0;
    19aa:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
    19ac:	81 11       	cpse	r24, r1
    19ae:	65 c2       	rjmp	.+1226   	; 0x1e7a <udc_process_setup+0x724>
			return true;
		}
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    19b0:	80 91 9c 24 	lds	r24, 0x249C	; 0x80249c <udd_g_ctrlreq>
    19b4:	98 2f       	mov	r25, r24
    19b6:	90 76       	andi	r25, 0x60	; 96
    19b8:	09 f0       	breq	.+2      	; 0x19bc <udc_process_setup+0x266>
    19ba:	e1 c1       	rjmp	.+962    	; 0x1d7e <udc_process_setup+0x628>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
    19bc:	88 23       	and	r24, r24
    19be:	0c f0       	brlt	.+2      	; 0x19c2 <udc_process_setup+0x26c>
    19c0:	05 c1       	rjmp	.+522    	; 0x1bcc <udc_process_setup+0x476>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
    19c2:	20 91 a2 24 	lds	r18, 0x24A2	; 0x8024a2 <udd_g_ctrlreq+0x6>
    19c6:	30 91 a3 24 	lds	r19, 0x24A3	; 0x8024a3 <udd_g_ctrlreq+0x7>
    19ca:	21 15       	cp	r18, r1
    19cc:	31 05       	cpc	r19, r1
    19ce:	09 f4       	brne	.+2      	; 0x19d2 <udc_process_setup+0x27c>
    19d0:	d6 c1       	rjmp	.+940    	; 0x1d7e <udc_process_setup+0x628>
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    19d2:	8f 71       	andi	r24, 0x1F	; 31
    19d4:	09 f0       	breq	.+2      	; 0x19d8 <udc_process_setup+0x282>
    19d6:	a3 c0       	rjmp	.+326    	; 0x1b1e <udc_process_setup+0x3c8>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    19d8:	90 91 9d 24 	lds	r25, 0x249D	; 0x80249d <udd_g_ctrlreq+0x1>
    19dc:	96 30       	cpi	r25, 0x06	; 6
    19de:	79 f0       	breq	.+30     	; 0x19fe <udc_process_setup+0x2a8>
    19e0:	98 30       	cpi	r25, 0x08	; 8
    19e2:	09 f4       	brne	.+2      	; 0x19e6 <udc_process_setup+0x290>
    19e4:	92 c0       	rjmp	.+292    	; 0x1b0a <udc_process_setup+0x3b4>
    19e6:	91 11       	cpse	r25, r1
    19e8:	9a c0       	rjmp	.+308    	; 0x1b1e <udc_process_setup+0x3c8>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    19ea:	22 30       	cpi	r18, 0x02	; 2
    19ec:	31 05       	cpc	r19, r1
    19ee:	09 f0       	breq	.+2      	; 0x19f2 <udc_process_setup+0x29c>
    19f0:	c6 c1       	rjmp	.+908    	; 0x1d7e <udc_process_setup+0x628>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    19f2:	62 e0       	ldi	r22, 0x02	; 2
    19f4:	70 e0       	ldi	r23, 0x00	; 0
    19f6:	84 ee       	ldi	r24, 0xE4	; 228
    19f8:	90 e2       	ldi	r25, 0x20	; 32
    19fa:	ec d5       	rcall	.+3032   	; 0x25d4 <udd_set_setup_payload>
    19fc:	3d c2       	rjmp	.+1146   	; 0x1e78 <udc_process_setup+0x722>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    19fe:	80 91 9e 24 	lds	r24, 0x249E	; 0x80249e <udd_g_ctrlreq+0x2>
    1a02:	90 91 9f 24 	lds	r25, 0x249F	; 0x80249f <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    1a06:	29 2f       	mov	r18, r25
    1a08:	33 27       	eor	r19, r19
    1a0a:	22 30       	cpi	r18, 0x02	; 2
    1a0c:	31 05       	cpc	r19, r1
    1a0e:	a9 f0       	breq	.+42     	; 0x1a3a <udc_process_setup+0x2e4>
    1a10:	24 f4       	brge	.+8      	; 0x1a1a <udc_process_setup+0x2c4>
    1a12:	21 30       	cpi	r18, 0x01	; 1
    1a14:	31 05       	cpc	r19, r1
    1a16:	41 f0       	breq	.+16     	; 0x1a28 <udc_process_setup+0x2d2>
    1a18:	a9 c1       	rjmp	.+850    	; 0x1d6c <udc_process_setup+0x616>
    1a1a:	23 30       	cpi	r18, 0x03	; 3
    1a1c:	31 05       	cpc	r19, r1
    1a1e:	d9 f1       	breq	.+118    	; 0x1a96 <udc_process_setup+0x340>
    1a20:	2f 30       	cpi	r18, 0x0F	; 15
    1a22:	31 05       	cpc	r19, r1
    1a24:	51 f1       	breq	.+84     	; 0x1a7a <udc_process_setup+0x324>
    1a26:	a2 c1       	rjmp	.+836    	; 0x1d6c <udc_process_setup+0x616>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    1a28:	80 91 19 20 	lds	r24, 0x2019	; 0x802019 <udc_config>
    1a2c:	90 91 1a 20 	lds	r25, 0x201A	; 0x80201a <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    1a30:	dc 01       	movw	r26, r24
    1a32:	6c 91       	ld	r22, X
    1a34:	70 e0       	ldi	r23, 0x00	; 0
    1a36:	ce d5       	rcall	.+2972   	; 0x25d4 <udd_set_setup_payload>
    1a38:	59 c0       	rjmp	.+178    	; 0x1aec <udc_process_setup+0x396>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    1a3a:	e0 91 19 20 	lds	r30, 0x2019	; 0x802019 <udc_config>
    1a3e:	f0 91 1a 20 	lds	r31, 0x201A	; 0x80201a <udc_config+0x1>
    1a42:	21 89       	ldd	r18, Z+17	; 0x11
    1a44:	82 17       	cp	r24, r18
    1a46:	08 f0       	brcs	.+2      	; 0x1a4a <udc_process_setup+0x2f4>
    1a48:	9a c1       	rjmp	.+820    	; 0x1d7e <udc_process_setup+0x628>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    1a4a:	99 27       	eor	r25, r25
    1a4c:	88 0f       	add	r24, r24
    1a4e:	99 1f       	adc	r25, r25
    1a50:	88 0f       	add	r24, r24
    1a52:	99 1f       	adc	r25, r25
    1a54:	e0 91 1b 20 	lds	r30, 0x201B	; 0x80201b <udc_config+0x2>
    1a58:	f0 91 1c 20 	lds	r31, 0x201C	; 0x80201c <udc_config+0x3>
    1a5c:	e8 0f       	add	r30, r24
    1a5e:	f9 1f       	adc	r31, r25
    1a60:	80 81       	ld	r24, Z
    1a62:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1a64:	fc 01       	movw	r30, r24
    1a66:	62 81       	ldd	r22, Z+2	; 0x02
    1a68:	73 81       	ldd	r23, Z+3	; 0x03
    1a6a:	b4 d5       	rcall	.+2920   	; 0x25d4 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    1a6c:	e0 91 a4 24 	lds	r30, 0x24A4	; 0x8024a4 <udd_g_ctrlreq+0x8>
    1a70:	f0 91 a5 24 	lds	r31, 0x24A5	; 0x8024a5 <udd_g_ctrlreq+0x9>
    1a74:	82 e0       	ldi	r24, 0x02	; 2
    1a76:	81 83       	std	Z+1, r24	; 0x01
    1a78:	39 c0       	rjmp	.+114    	; 0x1aec <udc_process_setup+0x396>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    1a7a:	80 91 1d 20 	lds	r24, 0x201D	; 0x80201d <udc_config+0x4>
    1a7e:	90 91 1e 20 	lds	r25, 0x201E	; 0x80201e <udc_config+0x5>
    1a82:	00 97       	sbiw	r24, 0x00	; 0
    1a84:	09 f4       	brne	.+2      	; 0x1a88 <udc_process_setup+0x332>
    1a86:	7b c1       	rjmp	.+758    	; 0x1d7e <udc_process_setup+0x628>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    1a88:	dc 01       	movw	r26, r24
    1a8a:	12 96       	adiw	r26, 0x02	; 2
    1a8c:	6d 91       	ld	r22, X+
    1a8e:	7c 91       	ld	r23, X
    1a90:	13 97       	sbiw	r26, 0x03	; 3
    1a92:	a0 d5       	rcall	.+2880   	; 0x25d4 <udd_set_setup_payload>
    1a94:	2b c0       	rjmp	.+86     	; 0x1aec <udc_process_setup+0x396>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    1a96:	99 27       	eor	r25, r25
    1a98:	81 30       	cpi	r24, 0x01	; 1
    1a9a:	91 05       	cpc	r25, r1
    1a9c:	71 f0       	breq	.+28     	; 0x1aba <udc_process_setup+0x364>
    1a9e:	38 f0       	brcs	.+14     	; 0x1aae <udc_process_setup+0x358>
    1aa0:	02 97       	sbiw	r24, 0x02	; 2
    1aa2:	09 f0       	breq	.+2      	; 0x1aa6 <udc_process_setup+0x350>
    1aa4:	6c c1       	rjmp	.+728    	; 0x1d7e <udc_process_setup+0x628>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    1aa6:	86 e9       	ldi	r24, 0x96	; 150
    1aa8:	90 e2       	ldi	r25, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1aaa:	28 e1       	ldi	r18, 0x18	; 24
    1aac:	09 c0       	rjmp	.+18     	; 0x1ac0 <udc_process_setup+0x36a>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    1aae:	64 e0       	ldi	r22, 0x04	; 4
    1ab0:	70 e0       	ldi	r23, 0x00	; 0
    1ab2:	8a eb       	ldi	r24, 0xBA	; 186
    1ab4:	90 e2       	ldi	r25, 0x20	; 32
    1ab6:	8e d5       	rcall	.+2844   	; 0x25d4 <udd_set_setup_payload>
    1ab8:	19 c0       	rjmp	.+50     	; 0x1aec <udc_process_setup+0x396>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    1aba:	8f ea       	ldi	r24, 0xAF	; 175
    1abc:	90 e2       	ldi	r25, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    1abe:	29 e0       	ldi	r18, 0x09	; 9
    1ac0:	38 2f       	mov	r19, r24
    1ac2:	a6 e6       	ldi	r26, 0x66	; 102
    1ac4:	b0 e2       	ldi	r27, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1ac6:	e8 2f       	mov	r30, r24
    1ac8:	f9 2f       	mov	r31, r25
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    1aca:	81 91       	ld	r24, Z+
    1acc:	90 e0       	ldi	r25, 0x00	; 0
    1ace:	8d 93       	st	X+, r24
    1ad0:	9d 93       	st	X+, r25
    1ad2:	8e 2f       	mov	r24, r30
    1ad4:	83 1b       	sub	r24, r19
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    1ad6:	82 17       	cp	r24, r18
    1ad8:	c0 f3       	brcs	.-16     	; 0x1aca <udc_process_setup+0x374>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    1ada:	62 2f       	mov	r22, r18
    1adc:	66 0f       	add	r22, r22
    1ade:	6e 5f       	subi	r22, 0xFE	; 254
    1ae0:	60 93 64 20 	sts	0x2064, r22	; 0x802064 <udc_string_desc>
		udd_set_setup_payload(
    1ae4:	70 e0       	ldi	r23, 0x00	; 0
    1ae6:	84 e6       	ldi	r24, 0x64	; 100
    1ae8:	90 e2       	ldi	r25, 0x20	; 32
    1aea:	74 d5       	rcall	.+2792   	; 0x25d4 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    1aec:	ec e9       	ldi	r30, 0x9C	; 156
    1aee:	f4 e2       	ldi	r31, 0x24	; 36
    1af0:	86 81       	ldd	r24, Z+6	; 0x06
    1af2:	97 81       	ldd	r25, Z+7	; 0x07
    1af4:	22 85       	ldd	r18, Z+10	; 0x0a
    1af6:	33 85       	ldd	r19, Z+11	; 0x0b
    1af8:	82 17       	cp	r24, r18
    1afa:	93 07       	cpc	r25, r19
    1afc:	08 f0       	brcs	.+2      	; 0x1b00 <udc_process_setup+0x3aa>
    1afe:	bc c1       	rjmp	.+888    	; 0x1e78 <udc_process_setup+0x722>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    1b00:	80 93 a6 24 	sts	0x24A6, r24	; 0x8024a6 <udd_g_ctrlreq+0xa>
    1b04:	90 93 a7 24 	sts	0x24A7, r25	; 0x8024a7 <udd_g_ctrlreq+0xb>
    1b08:	b7 c1       	rjmp	.+878    	; 0x1e78 <udc_process_setup+0x722>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    1b0a:	21 30       	cpi	r18, 0x01	; 1
    1b0c:	31 05       	cpc	r19, r1
    1b0e:	09 f0       	breq	.+2      	; 0x1b12 <udc_process_setup+0x3bc>
    1b10:	36 c1       	rjmp	.+620    	; 0x1d7e <udc_process_setup+0x628>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    1b12:	61 e0       	ldi	r22, 0x01	; 1
    1b14:	70 e0       	ldi	r23, 0x00	; 0
    1b16:	80 ee       	ldi	r24, 0xE0	; 224
    1b18:	90 e2       	ldi	r25, 0x20	; 32
    1b1a:	5c d5       	rcall	.+2744   	; 0x25d4 <udd_set_setup_payload>
    1b1c:	ad c1       	rjmp	.+858    	; 0x1e78 <udc_process_setup+0x722>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1b1e:	81 30       	cpi	r24, 0x01	; 1
    1b20:	e1 f5       	brne	.+120    	; 0x1b9a <udc_process_setup+0x444>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1b22:	90 91 9d 24 	lds	r25, 0x249D	; 0x80249d <udd_g_ctrlreq+0x1>
    1b26:	9a 30       	cpi	r25, 0x0A	; 10
    1b28:	c1 f5       	brne	.+112    	; 0x1b9a <udc_process_setup+0x444>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    1b2a:	21 30       	cpi	r18, 0x01	; 1
    1b2c:	31 05       	cpc	r19, r1
    1b2e:	09 f0       	breq	.+2      	; 0x1b32 <udc_process_setup+0x3dc>
    1b30:	26 c1       	rjmp	.+588    	; 0x1d7e <udc_process_setup+0x628>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1b32:	80 91 e0 20 	lds	r24, 0x20E0	; 0x8020e0 <udc_num_configuration>
    1b36:	88 23       	and	r24, r24
    1b38:	09 f4       	brne	.+2      	; 0x1b3c <udc_process_setup+0x3e6>
    1b3a:	21 c1       	rjmp	.+578    	; 0x1d7e <udc_process_setup+0x628>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1b3c:	c0 91 a0 24 	lds	r28, 0x24A0	; 0x8024a0 <udd_g_ctrlreq+0x4>
    1b40:	d0 91 a1 24 	lds	r29, 0x24A1	; 0x8024a1 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1b44:	00 91 dd 20 	lds	r16, 0x20DD	; 0x8020dd <udc_ptr_conf>
    1b48:	10 91 de 20 	lds	r17, 0x20DE	; 0x8020de <udc_ptr_conf+0x1>
    1b4c:	d8 01       	movw	r26, r16
    1b4e:	ed 91       	ld	r30, X+
    1b50:	fc 91       	ld	r31, X
    1b52:	84 81       	ldd	r24, Z+4	; 0x04
    1b54:	c8 17       	cp	r28, r24
    1b56:	08 f0       	brcs	.+2      	; 0x1b5a <udc_process_setup+0x404>
    1b58:	12 c1       	rjmp	.+548    	; 0x1d7e <udc_process_setup+0x628>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1b5a:	60 e0       	ldi	r22, 0x00	; 0
    1b5c:	8c 2f       	mov	r24, r28
    1b5e:	f1 dc       	rcall	.-1566   	; 0x1542 <udc_update_iface_desc>
    1b60:	88 23       	and	r24, r24
    1b62:	09 f4       	brne	.+2      	; 0x1b66 <udc_process_setup+0x410>
    1b64:	0c c1       	rjmp	.+536    	; 0x1d7e <udc_process_setup+0x628>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1b66:	ce 01       	movw	r24, r28
    1b68:	99 27       	eor	r25, r25
    1b6a:	88 0f       	add	r24, r24
    1b6c:	99 1f       	adc	r25, r25
    1b6e:	d8 01       	movw	r26, r16
    1b70:	12 96       	adiw	r26, 0x02	; 2
    1b72:	ed 91       	ld	r30, X+
    1b74:	fc 91       	ld	r31, X
    1b76:	13 97       	sbiw	r26, 0x03	; 3
    1b78:	e8 0f       	add	r30, r24
    1b7a:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    1b7c:	01 90       	ld	r0, Z+
    1b7e:	f0 81       	ld	r31, Z
    1b80:	e0 2d       	mov	r30, r0
    1b82:	86 81       	ldd	r24, Z+6	; 0x06
    1b84:	97 81       	ldd	r25, Z+7	; 0x07
    1b86:	fc 01       	movw	r30, r24
    1b88:	09 95       	icall
    1b8a:	80 93 e2 20 	sts	0x20E2, r24	; 0x8020e2 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    1b8e:	61 e0       	ldi	r22, 0x01	; 1
    1b90:	70 e0       	ldi	r23, 0x00	; 0
    1b92:	82 ee       	ldi	r24, 0xE2	; 226
    1b94:	90 e2       	ldi	r25, 0x20	; 32
    1b96:	1e d5       	rcall	.+2620   	; 0x25d4 <udd_set_setup_payload>
    1b98:	6f c1       	rjmp	.+734    	; 0x1e78 <udc_process_setup+0x722>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1b9a:	82 30       	cpi	r24, 0x02	; 2
    1b9c:	09 f0       	breq	.+2      	; 0x1ba0 <udc_process_setup+0x44a>
    1b9e:	ef c0       	rjmp	.+478    	; 0x1d7e <udc_process_setup+0x628>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1ba0:	80 91 9d 24 	lds	r24, 0x249D	; 0x80249d <udd_g_ctrlreq+0x1>
    1ba4:	81 11       	cpse	r24, r1
    1ba6:	e4 c0       	rjmp	.+456    	; 0x1d70 <udc_process_setup+0x61a>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    1ba8:	22 30       	cpi	r18, 0x02	; 2
    1baa:	31 05       	cpc	r19, r1
    1bac:	09 f0       	breq	.+2      	; 0x1bb0 <udc_process_setup+0x45a>
    1bae:	e7 c0       	rjmp	.+462    	; 0x1d7e <udc_process_setup+0x628>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    1bb0:	80 91 a0 24 	lds	r24, 0x24A0	; 0x8024a0 <udd_g_ctrlreq+0x4>
    1bb4:	8b d5       	rcall	.+2838   	; 0x26cc <udd_ep_is_halted>
    1bb6:	90 e0       	ldi	r25, 0x00	; 0
    1bb8:	80 93 d9 20 	sts	0x20D9, r24	; 0x8020d9 <udc_ep_status.5543>
    1bbc:	90 93 da 20 	sts	0x20DA, r25	; 0x8020da <udc_ep_status.5543+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    1bc0:	62 e0       	ldi	r22, 0x02	; 2
    1bc2:	70 e0       	ldi	r23, 0x00	; 0
    1bc4:	89 ed       	ldi	r24, 0xD9	; 217
    1bc6:	90 e2       	ldi	r25, 0x20	; 32
    1bc8:	05 d5       	rcall	.+2570   	; 0x25d4 <udd_set_setup_payload>
    1bca:	56 c1       	rjmp	.+684    	; 0x1e78 <udc_process_setup+0x722>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1bcc:	8f 71       	andi	r24, 0x1F	; 31
    1bce:	09 f0       	breq	.+2      	; 0x1bd2 <udc_process_setup+0x47c>
    1bd0:	83 c0       	rjmp	.+262    	; 0x1cd8 <udc_process_setup+0x582>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1bd2:	90 91 9d 24 	lds	r25, 0x249D	; 0x80249d <udd_g_ctrlreq+0x1>
    1bd6:	93 30       	cpi	r25, 0x03	; 3
    1bd8:	09 f4       	brne	.+2      	; 0x1bdc <udc_process_setup+0x486>
    1bda:	cc c0       	rjmp	.+408    	; 0x1d74 <udc_process_setup+0x61e>
    1bdc:	18 f4       	brcc	.+6      	; 0x1be4 <udc_process_setup+0x48e>
    1bde:	91 30       	cpi	r25, 0x01	; 1
    1be0:	a1 f0       	breq	.+40     	; 0x1c0a <udc_process_setup+0x4b4>
    1be2:	7a c0       	rjmp	.+244    	; 0x1cd8 <udc_process_setup+0x582>
    1be4:	95 30       	cpi	r25, 0x05	; 5
    1be6:	19 f0       	breq	.+6      	; 0x1bee <udc_process_setup+0x498>
    1be8:	99 30       	cpi	r25, 0x09	; 9
    1bea:	39 f1       	breq	.+78     	; 0x1c3a <udc_process_setup+0x4e4>
    1bec:	75 c0       	rjmp	.+234    	; 0x1cd8 <udc_process_setup+0x582>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1bee:	80 91 a2 24 	lds	r24, 0x24A2	; 0x8024a2 <udd_g_ctrlreq+0x6>
    1bf2:	90 91 a3 24 	lds	r25, 0x24A3	; 0x8024a3 <udd_g_ctrlreq+0x7>
    1bf6:	89 2b       	or	r24, r25
    1bf8:	09 f0       	breq	.+2      	; 0x1bfc <udc_process_setup+0x4a6>
    1bfa:	c1 c0       	rjmp	.+386    	; 0x1d7e <udc_process_setup+0x628>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1bfc:	8b e9       	ldi	r24, 0x9B	; 155
    1bfe:	9a e0       	ldi	r25, 0x0A	; 10
    1c00:	80 93 a8 24 	sts	0x24A8, r24	; 0x8024a8 <udd_g_ctrlreq+0xc>
    1c04:	90 93 a9 24 	sts	0x24A9, r25	; 0x8024a9 <udd_g_ctrlreq+0xd>
    1c08:	37 c1       	rjmp	.+622    	; 0x1e78 <udc_process_setup+0x722>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1c0a:	80 91 a2 24 	lds	r24, 0x24A2	; 0x8024a2 <udd_g_ctrlreq+0x6>
    1c0e:	90 91 a3 24 	lds	r25, 0x24A3	; 0x8024a3 <udd_g_ctrlreq+0x7>
    1c12:	89 2b       	or	r24, r25
    1c14:	09 f0       	breq	.+2      	; 0x1c18 <udc_process_setup+0x4c2>
    1c16:	b3 c0       	rjmp	.+358    	; 0x1d7e <udc_process_setup+0x628>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    1c18:	80 91 9e 24 	lds	r24, 0x249E	; 0x80249e <udd_g_ctrlreq+0x2>
    1c1c:	90 91 9f 24 	lds	r25, 0x249F	; 0x80249f <udd_g_ctrlreq+0x3>
    1c20:	01 97       	sbiw	r24, 0x01	; 1
    1c22:	09 f0       	breq	.+2      	; 0x1c26 <udc_process_setup+0x4d0>
    1c24:	ac c0       	rjmp	.+344    	; 0x1d7e <udc_process_setup+0x628>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    1c26:	80 91 e4 20 	lds	r24, 0x20E4	; 0x8020e4 <udc_device_status>
    1c2a:	90 91 e5 20 	lds	r25, 0x20E5	; 0x8020e5 <udc_device_status+0x1>
    1c2e:	8d 7f       	andi	r24, 0xFD	; 253
    1c30:	80 93 e4 20 	sts	0x20E4, r24	; 0x8020e4 <udc_device_status>
    1c34:	90 93 e5 20 	sts	0x20E5, r25	; 0x8020e5 <udc_device_status+0x1>
    1c38:	1f c1       	rjmp	.+574    	; 0x1e78 <udc_process_setup+0x722>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    1c3a:	80 91 a2 24 	lds	r24, 0x24A2	; 0x8024a2 <udd_g_ctrlreq+0x6>
    1c3e:	90 91 a3 24 	lds	r25, 0x24A3	; 0x8024a3 <udd_g_ctrlreq+0x7>
    1c42:	89 2b       	or	r24, r25
    1c44:	09 f0       	breq	.+2      	; 0x1c48 <udc_process_setup+0x4f2>
    1c46:	9b c0       	rjmp	.+310    	; 0x1d7e <udc_process_setup+0x628>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    1c48:	c2 d4       	rcall	.+2436   	; 0x25ce <udd_getaddress>
    1c4a:	88 23       	and	r24, r24
    1c4c:	09 f4       	brne	.+2      	; 0x1c50 <udc_process_setup+0x4fa>
    1c4e:	97 c0       	rjmp	.+302    	; 0x1d7e <udc_process_setup+0x628>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1c50:	20 91 9e 24 	lds	r18, 0x249E	; 0x80249e <udd_g_ctrlreq+0x2>
    1c54:	30 91 9f 24 	lds	r19, 0x249F	; 0x80249f <udd_g_ctrlreq+0x3>
    1c58:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    1c5a:	e0 91 19 20 	lds	r30, 0x2019	; 0x802019 <udc_config>
    1c5e:	f0 91 1a 20 	lds	r31, 0x201A	; 0x80201a <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1c62:	81 89       	ldd	r24, Z+17	; 0x11
    1c64:	90 e0       	ldi	r25, 0x00	; 0
    1c66:	82 17       	cp	r24, r18
    1c68:	93 07       	cpc	r25, r19
    1c6a:	08 f4       	brcc	.+2      	; 0x1c6e <udc_process_setup+0x518>
    1c6c:	88 c0       	rjmp	.+272    	; 0x1d7e <udc_process_setup+0x628>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    1c6e:	1e dd       	rcall	.-1476   	; 0x16ac <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    1c70:	80 91 9e 24 	lds	r24, 0x249E	; 0x80249e <udd_g_ctrlreq+0x2>
    1c74:	90 91 9f 24 	lds	r25, 0x249F	; 0x80249f <udd_g_ctrlreq+0x3>
    1c78:	80 93 e0 20 	sts	0x20E0, r24	; 0x8020e0 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    1c7c:	88 23       	and	r24, r24
    1c7e:	09 f4       	brne	.+2      	; 0x1c82 <udc_process_setup+0x52c>
    1c80:	fb c0       	rjmp	.+502    	; 0x1e78 <udc_process_setup+0x722>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    1c82:	99 27       	eor	r25, r25
    1c84:	81 50       	subi	r24, 0x01	; 1
    1c86:	90 4c       	sbci	r25, 0xC0	; 192
    1c88:	88 0f       	add	r24, r24
    1c8a:	99 1f       	adc	r25, r25
    1c8c:	88 0f       	add	r24, r24
    1c8e:	99 1f       	adc	r25, r25
    1c90:	e0 91 1b 20 	lds	r30, 0x201B	; 0x80201b <udc_config+0x2>
    1c94:	f0 91 1c 20 	lds	r31, 0x201C	; 0x80201c <udc_config+0x3>
    1c98:	e8 0f       	add	r30, r24
    1c9a:	f9 1f       	adc	r31, r25
    1c9c:	e0 93 dd 20 	sts	0x20DD, r30	; 0x8020dd <udc_ptr_conf>
    1ca0:	f0 93 de 20 	sts	0x20DE, r31	; 0x8020de <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1ca4:	01 90       	ld	r0, Z+
    1ca6:	f0 81       	ld	r31, Z
    1ca8:	e0 2d       	mov	r30, r0
    1caa:	84 81       	ldd	r24, Z+4	; 0x04
    1cac:	88 23       	and	r24, r24
    1cae:	09 f4       	brne	.+2      	; 0x1cb2 <udc_process_setup+0x55c>
    1cb0:	e3 c0       	rjmp	.+454    	; 0x1e78 <udc_process_setup+0x722>
    1cb2:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    1cb4:	60 e0       	ldi	r22, 0x00	; 0
    1cb6:	8c 2f       	mov	r24, r28
    1cb8:	c0 dc       	rcall	.-1664   	; 0x163a <udc_iface_enable>
    1cba:	88 23       	and	r24, r24
    1cbc:	09 f4       	brne	.+2      	; 0x1cc0 <udc_process_setup+0x56a>
    1cbe:	5f c0       	rjmp	.+190    	; 0x1d7e <udc_process_setup+0x628>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1cc0:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1cc2:	e0 91 dd 20 	lds	r30, 0x20DD	; 0x8020dd <udc_ptr_conf>
    1cc6:	f0 91 de 20 	lds	r31, 0x20DE	; 0x8020de <udc_ptr_conf+0x1>
    1cca:	01 90       	ld	r0, Z+
    1ccc:	f0 81       	ld	r31, Z
    1cce:	e0 2d       	mov	r30, r0
    1cd0:	84 81       	ldd	r24, Z+4	; 0x04
    1cd2:	c8 17       	cp	r28, r24
    1cd4:	78 f3       	brcs	.-34     	; 0x1cb4 <udc_process_setup+0x55e>
    1cd6:	d0 c0       	rjmp	.+416    	; 0x1e78 <udc_process_setup+0x722>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1cd8:	81 30       	cpi	r24, 0x01	; 1
    1cda:	e1 f4       	brne	.+56     	; 0x1d14 <udc_process_setup+0x5be>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1cdc:	90 91 9d 24 	lds	r25, 0x249D	; 0x80249d <udd_g_ctrlreq+0x1>
    1ce0:	9b 30       	cpi	r25, 0x0B	; 11
    1ce2:	c1 f4       	brne	.+48     	; 0x1d14 <udc_process_setup+0x5be>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    1ce4:	80 91 a2 24 	lds	r24, 0x24A2	; 0x8024a2 <udd_g_ctrlreq+0x6>
    1ce8:	90 91 a3 24 	lds	r25, 0x24A3	; 0x8024a3 <udd_g_ctrlreq+0x7>
    1cec:	89 2b       	or	r24, r25
    1cee:	09 f0       	breq	.+2      	; 0x1cf2 <udc_process_setup+0x59c>
    1cf0:	46 c0       	rjmp	.+140    	; 0x1d7e <udc_process_setup+0x628>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1cf2:	80 91 e0 20 	lds	r24, 0x20E0	; 0x8020e0 <udc_num_configuration>
    1cf6:	88 23       	and	r24, r24
    1cf8:	09 f4       	brne	.+2      	; 0x1cfc <udc_process_setup+0x5a6>
    1cfa:	41 c0       	rjmp	.+130    	; 0x1d7e <udc_process_setup+0x628>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1cfc:	ec e9       	ldi	r30, 0x9C	; 156
    1cfe:	f4 e2       	ldi	r31, 0x24	; 36
    1d00:	c4 81       	ldd	r28, Z+4	; 0x04
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    1d02:	d2 81       	ldd	r29, Z+2	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    1d04:	8c 2f       	mov	r24, r28
    1d06:	57 dc       	rcall	.-1874   	; 0x15b6 <udc_iface_disable>
    1d08:	88 23       	and	r24, r24
    1d0a:	c9 f1       	breq	.+114    	; 0x1d7e <udc_process_setup+0x628>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    1d0c:	6d 2f       	mov	r22, r29
    1d0e:	8c 2f       	mov	r24, r28
    1d10:	94 dc       	rcall	.-1752   	; 0x163a <udc_iface_enable>
    1d12:	33 c0       	rjmp	.+102    	; 0x1d7a <udc_process_setup+0x624>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1d14:	82 30       	cpi	r24, 0x02	; 2
    1d16:	99 f5       	brne	.+102    	; 0x1d7e <udc_process_setup+0x628>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1d18:	80 91 9d 24 	lds	r24, 0x249D	; 0x80249d <udd_g_ctrlreq+0x1>
    1d1c:	81 30       	cpi	r24, 0x01	; 1
    1d1e:	19 f0       	breq	.+6      	; 0x1d26 <udc_process_setup+0x5d0>
    1d20:	83 30       	cpi	r24, 0x03	; 3
    1d22:	89 f0       	breq	.+34     	; 0x1d46 <udc_process_setup+0x5f0>
    1d24:	29 c0       	rjmp	.+82     	; 0x1d78 <udc_process_setup+0x622>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1d26:	80 91 a2 24 	lds	r24, 0x24A2	; 0x8024a2 <udd_g_ctrlreq+0x6>
    1d2a:	90 91 a3 24 	lds	r25, 0x24A3	; 0x8024a3 <udd_g_ctrlreq+0x7>
    1d2e:	89 2b       	or	r24, r25
    1d30:	31 f5       	brne	.+76     	; 0x1d7e <udc_process_setup+0x628>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1d32:	80 91 9e 24 	lds	r24, 0x249E	; 0x80249e <udd_g_ctrlreq+0x2>
    1d36:	90 91 9f 24 	lds	r25, 0x249F	; 0x80249f <udd_g_ctrlreq+0x3>
    1d3a:	89 2b       	or	r24, r25
    1d3c:	01 f5       	brne	.+64     	; 0x1d7e <udc_process_setup+0x628>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1d3e:	80 91 a0 24 	lds	r24, 0x24A0	; 0x8024a0 <udd_g_ctrlreq+0x4>
    1d42:	df d4       	rcall	.+2494   	; 0x2702 <udd_ep_clear_halt>
    1d44:	1a c0       	rjmp	.+52     	; 0x1d7a <udc_process_setup+0x624>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1d46:	80 91 a2 24 	lds	r24, 0x24A2	; 0x8024a2 <udd_g_ctrlreq+0x6>
    1d4a:	90 91 a3 24 	lds	r25, 0x24A3	; 0x8024a3 <udd_g_ctrlreq+0x7>
    1d4e:	89 2b       	or	r24, r25
    1d50:	b1 f4       	brne	.+44     	; 0x1d7e <udc_process_setup+0x628>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1d52:	80 91 9e 24 	lds	r24, 0x249E	; 0x80249e <udd_g_ctrlreq+0x2>
    1d56:	90 91 9f 24 	lds	r25, 0x249F	; 0x80249f <udd_g_ctrlreq+0x3>
    1d5a:	89 2b       	or	r24, r25
    1d5c:	81 f4       	brne	.+32     	; 0x1d7e <udc_process_setup+0x628>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    1d5e:	cc e9       	ldi	r28, 0x9C	; 156
    1d60:	d4 e2       	ldi	r29, 0x24	; 36
    1d62:	8c 81       	ldd	r24, Y+4	; 0x04
    1d64:	bd d5       	rcall	.+2938   	; 0x28e0 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1d66:	8c 81       	ldd	r24, Y+4	; 0x04
    1d68:	20 d6       	rcall	.+3136   	; 0x29aa <udd_ep_set_halt>
    1d6a:	07 c0       	rjmp	.+14     	; 0x1d7a <udc_process_setup+0x624>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    1d6c:	80 e0       	ldi	r24, 0x00	; 0
    1d6e:	05 c0       	rjmp	.+10     	; 0x1d7a <udc_process_setup+0x624>
				break;
			}
		}
#endif
	}
	return false;
    1d70:	80 e0       	ldi	r24, 0x00	; 0
    1d72:	03 c0       	rjmp	.+6      	; 0x1d7a <udc_process_setup+0x624>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    1d74:	80 e0       	ldi	r24, 0x00	; 0
    1d76:	01 c0       	rjmp	.+2      	; 0x1d7a <udc_process_setup+0x624>
				break;
			}
		}
#endif
	}
	return false;
    1d78:	80 e0       	ldi	r24, 0x00	; 0
		}
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    1d7a:	81 11       	cpse	r24, r1
    1d7c:	7e c0       	rjmp	.+252    	; 0x1e7a <udc_process_setup+0x724>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    1d7e:	80 91 9c 24 	lds	r24, 0x249C	; 0x80249c <udd_g_ctrlreq>
    1d82:	8f 71       	andi	r24, 0x1F	; 31
    1d84:	81 30       	cpi	r24, 0x01	; 1
    1d86:	71 f5       	brne	.+92     	; 0x1de4 <udc_process_setup+0x68e>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1d88:	80 91 e0 20 	lds	r24, 0x20E0	; 0x8020e0 <udc_num_configuration>
    1d8c:	88 23       	and	r24, r24
    1d8e:	51 f1       	breq	.+84     	; 0x1de4 <udc_process_setup+0x68e>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1d90:	00 91 a0 24 	lds	r16, 0x24A0	; 0x8024a0 <udd_g_ctrlreq+0x4>
    1d94:	10 91 a1 24 	lds	r17, 0x24A1	; 0x8024a1 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1d98:	c0 91 dd 20 	lds	r28, 0x20DD	; 0x8020dd <udc_ptr_conf>
    1d9c:	d0 91 de 20 	lds	r29, 0x20DE	; 0x8020de <udc_ptr_conf+0x1>
    1da0:	e8 81       	ld	r30, Y
    1da2:	f9 81       	ldd	r31, Y+1	; 0x01
    1da4:	84 81       	ldd	r24, Z+4	; 0x04
    1da6:	08 17       	cp	r16, r24
    1da8:	e8 f4       	brcc	.+58     	; 0x1de4 <udc_process_setup+0x68e>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1daa:	60 e0       	ldi	r22, 0x00	; 0
    1dac:	80 2f       	mov	r24, r16
    1dae:	c9 db       	rcall	.-2158   	; 0x1542 <udc_update_iface_desc>
    1db0:	88 23       	and	r24, r24
    1db2:	c1 f0       	breq	.+48     	; 0x1de4 <udc_process_setup+0x68e>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1db4:	f8 01       	movw	r30, r16
    1db6:	ff 27       	eor	r31, r31
    1db8:	cf 01       	movw	r24, r30
    1dba:	88 0f       	add	r24, r24
    1dbc:	99 1f       	adc	r25, r25
    1dbe:	ea 81       	ldd	r30, Y+2	; 0x02
    1dc0:	fb 81       	ldd	r31, Y+3	; 0x03
    1dc2:	e8 0f       	add	r30, r24
    1dc4:	f9 1f       	adc	r31, r25
    1dc6:	c0 81       	ld	r28, Z
    1dc8:	d1 81       	ldd	r29, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1dca:	ee 81       	ldd	r30, Y+6	; 0x06
    1dcc:	ff 81       	ldd	r31, Y+7	; 0x07
    1dce:	09 95       	icall
    1dd0:	68 2f       	mov	r22, r24
    1dd2:	80 2f       	mov	r24, r16
    1dd4:	b6 db       	rcall	.-2196   	; 0x1542 <udc_update_iface_desc>
    1dd6:	88 23       	and	r24, r24
    1dd8:	29 f0       	breq	.+10     	; 0x1de4 <udc_process_setup+0x68e>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    1dda:	ec 81       	ldd	r30, Y+4	; 0x04
    1ddc:	fd 81       	ldd	r31, Y+5	; 0x05
    1dde:	09 95       	icall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    1de0:	81 11       	cpse	r24, r1
    1de2:	4b c0       	rjmp	.+150    	; 0x1e7a <udc_process_setup+0x724>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    1de4:	80 91 9c 24 	lds	r24, 0x249C	; 0x80249c <udd_g_ctrlreq>
    1de8:	8f 71       	andi	r24, 0x1F	; 31
    1dea:	82 30       	cpi	r24, 0x02	; 2
    1dec:	09 f0       	breq	.+2      	; 0x1df0 <udc_process_setup+0x69a>
    1dee:	40 c0       	rjmp	.+128    	; 0x1e70 <udc_process_setup+0x71a>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1df0:	80 91 e0 20 	lds	r24, 0x20E0	; 0x8020e0 <udc_num_configuration>
    1df4:	88 23       	and	r24, r24
    1df6:	b1 f1       	breq	.+108    	; 0x1e64 <udc_process_setup+0x70e>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1df8:	a0 91 dd 20 	lds	r26, 0x20DD	; 0x8020dd <udc_ptr_conf>
    1dfc:	b0 91 de 20 	lds	r27, 0x20DE	; 0x8020de <udc_ptr_conf+0x1>
    1e00:	ed 91       	ld	r30, X+
    1e02:	fc 91       	ld	r31, X
    1e04:	11 97       	sbiw	r26, 0x01	; 1
    1e06:	84 81       	ldd	r24, Z+4	; 0x04
    1e08:	88 23       	and	r24, r24
    1e0a:	71 f1       	breq	.+92     	; 0x1e68 <udc_process_setup+0x712>
    1e0c:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    1e0e:	ec 2f       	mov	r30, r28
    1e10:	f0 e0       	ldi	r31, 0x00	; 0
    1e12:	ee 0f       	add	r30, r30
    1e14:	ff 1f       	adc	r31, r31
    1e16:	12 96       	adiw	r26, 0x02	; 2
    1e18:	8d 91       	ld	r24, X+
    1e1a:	9c 91       	ld	r25, X
    1e1c:	13 97       	sbiw	r26, 0x03	; 3
    1e1e:	e8 0f       	add	r30, r24
    1e20:	f9 1f       	adc	r31, r25
    1e22:	00 81       	ld	r16, Z
    1e24:	11 81       	ldd	r17, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1e26:	d8 01       	movw	r26, r16
    1e28:	16 96       	adiw	r26, 0x06	; 6
    1e2a:	ed 91       	ld	r30, X+
    1e2c:	fc 91       	ld	r31, X
    1e2e:	17 97       	sbiw	r26, 0x07	; 7
    1e30:	09 95       	icall
    1e32:	68 2f       	mov	r22, r24
    1e34:	8c 2f       	mov	r24, r28
    1e36:	85 db       	rcall	.-2294   	; 0x1542 <udc_update_iface_desc>
    1e38:	88 23       	and	r24, r24
    1e3a:	f9 f0       	breq	.+62     	; 0x1e7a <udc_process_setup+0x724>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    1e3c:	d8 01       	movw	r26, r16
    1e3e:	14 96       	adiw	r26, 0x04	; 4
    1e40:	ed 91       	ld	r30, X+
    1e42:	fc 91       	ld	r31, X
    1e44:	15 97       	sbiw	r26, 0x05	; 5
    1e46:	09 95       	icall
    1e48:	81 11       	cpse	r24, r1
    1e4a:	17 c0       	rjmp	.+46     	; 0x1e7a <udc_process_setup+0x724>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1e4c:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1e4e:	a0 91 dd 20 	lds	r26, 0x20DD	; 0x8020dd <udc_ptr_conf>
    1e52:	b0 91 de 20 	lds	r27, 0x20DE	; 0x8020de <udc_ptr_conf+0x1>
    1e56:	ed 91       	ld	r30, X+
    1e58:	fc 91       	ld	r31, X
    1e5a:	11 97       	sbiw	r26, 0x01	; 1
    1e5c:	94 81       	ldd	r25, Z+4	; 0x04
    1e5e:	c9 17       	cp	r28, r25
    1e60:	b0 f2       	brcs	.-84     	; 0x1e0e <udc_process_setup+0x6b8>
    1e62:	0b c0       	rjmp	.+22     	; 0x1e7a <udc_process_setup+0x724>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    1e64:	80 e0       	ldi	r24, 0x00	; 0
    1e66:	09 c0       	rjmp	.+18     	; 0x1e7a <udc_process_setup+0x724>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    1e68:	80 e0       	ldi	r24, 0x00	; 0
    1e6a:	07 c0       	rjmp	.+14     	; 0x1e7a <udc_process_setup+0x724>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    1e6c:	80 e0       	ldi	r24, 0x00	; 0
    1e6e:	05 c0       	rjmp	.+10     	; 0x1e7a <udc_process_setup+0x724>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    1e70:	80 e0       	ldi	r24, 0x00	; 0
    1e72:	03 c0       	rjmp	.+6      	; 0x1e7a <udc_process_setup+0x724>
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
			return true;
    1e74:	81 e0       	ldi	r24, 0x01	; 1
    1e76:	01 c0       	rjmp	.+2      	; 0x1e7a <udc_process_setup+0x724>
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    1e78:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    1e7a:	df 91       	pop	r29
    1e7c:	cf 91       	pop	r28
    1e7e:	1f 91       	pop	r17
    1e80:	0f 91       	pop	r16
    1e82:	08 95       	ret

00001e84 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1e84:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1e86:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1e88:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1e8a:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1e8c:	60 83       	st	Z, r22
	ret                             // Return to caller
    1e8e:	08 95       	ret

00001e90 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1e90:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1e94:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1e96:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1e98:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1e9c:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1e9e:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1ea2:	08 95       	ret

00001ea4 <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    1ea4:	81 11       	cpse	r24, r1
    1ea6:	22 c0       	rjmp	.+68     	; 0x1eec <udd_sleep_mode+0x48>
    1ea8:	90 91 78 22 	lds	r25, 0x2278	; 0x802278 <udd_b_idle>
    1eac:	99 23       	and	r25, r25
    1eae:	d9 f0       	breq	.+54     	; 0x1ee6 <udd_sleep_mode+0x42>
    1eb0:	90 91 8b 2e 	lds	r25, 0x2E8B	; 0x802e8b <sleepmgr_locks+0x1>
    1eb4:	91 11       	cpse	r25, r1
    1eb6:	01 c0       	rjmp	.+2      	; 0x1eba <udd_sleep_mode+0x16>
    1eb8:	ff cf       	rjmp	.-2      	; 0x1eb8 <udd_sleep_mode+0x14>
    1eba:	2f b7       	in	r18, 0x3f	; 63
    1ebc:	f8 94       	cli
    1ebe:	ea e8       	ldi	r30, 0x8A	; 138
    1ec0:	fe e2       	ldi	r31, 0x2E	; 46
    1ec2:	91 81       	ldd	r25, Z+1	; 0x01
    1ec4:	91 50       	subi	r25, 0x01	; 1
    1ec6:	91 83       	std	Z+1, r25	; 0x01
    1ec8:	2f bf       	out	0x3f, r18	; 63
    1eca:	0d c0       	rjmp	.+26     	; 0x1ee6 <udd_sleep_mode+0x42>
    1ecc:	90 91 8b 2e 	lds	r25, 0x2E8B	; 0x802e8b <sleepmgr_locks+0x1>
    1ed0:	9f 3f       	cpi	r25, 0xFF	; 255
    1ed2:	09 f4       	brne	.+2      	; 0x1ed6 <udd_sleep_mode+0x32>
    1ed4:	ff cf       	rjmp	.-2      	; 0x1ed4 <udd_sleep_mode+0x30>
    1ed6:	2f b7       	in	r18, 0x3f	; 63
    1ed8:	f8 94       	cli
    1eda:	ea e8       	ldi	r30, 0x8A	; 138
    1edc:	fe e2       	ldi	r31, 0x2E	; 46
    1ede:	91 81       	ldd	r25, Z+1	; 0x01
    1ee0:	9f 5f       	subi	r25, 0xFF	; 255
    1ee2:	91 83       	std	Z+1, r25	; 0x01
    1ee4:	2f bf       	out	0x3f, r18	; 63
    1ee6:	80 93 78 22 	sts	0x2278, r24	; 0x802278 <udd_b_idle>
    1eea:	08 95       	ret
    1eec:	90 91 78 22 	lds	r25, 0x2278	; 0x802278 <udd_b_idle>
    1ef0:	99 23       	and	r25, r25
    1ef2:	61 f3       	breq	.-40     	; 0x1ecc <udd_sleep_mode+0x28>
    1ef4:	f8 cf       	rjmp	.-16     	; 0x1ee6 <udd_sleep_mode+0x42>

00001ef6 <udd_ctrl_init>:
    1ef6:	0f 93       	push	r16
    1ef8:	e8 ec       	ldi	r30, 0xC8	; 200
    1efa:	f4 e0       	ldi	r31, 0x04	; 4
    1efc:	80 81       	ld	r24, Z
    1efe:	8f 7d       	andi	r24, 0xDF	; 223
    1f00:	80 83       	st	Z, r24
    1f02:	80 81       	ld	r24, Z
    1f04:	8f 7d       	andi	r24, 0xDF	; 223
    1f06:	80 83       	st	Z, r24
    1f08:	ec e3       	ldi	r30, 0x3C	; 60
    1f0a:	f2 e2       	ldi	r31, 0x22	; 34
    1f0c:	02 e0       	ldi	r16, 0x02	; 2
    1f0e:	05 93       	las	Z, r16
    1f10:	10 92 3e 22 	sts	0x223E, r1	; 0x80223e <udd_sram+0x1a>
    1f14:	10 92 3f 22 	sts	0x223F, r1	; 0x80223f <udd_sram+0x1b>
    1f18:	00 e2       	ldi	r16, 0x20	; 32
    1f1a:	06 93       	lac	Z, r16
    1f1c:	00 e4       	ldi	r16, 0x40	; 64
    1f1e:	06 93       	lac	Z, r16
    1f20:	e4 e3       	ldi	r30, 0x34	; 52
    1f22:	f2 e2       	ldi	r31, 0x22	; 34
    1f24:	00 e2       	ldi	r16, 0x20	; 32
    1f26:	06 93       	lac	Z, r16
    1f28:	00 e4       	ldi	r16, 0x40	; 64
    1f2a:	06 93       	lac	Z, r16
    1f2c:	ec e9       	ldi	r30, 0x9C	; 156
    1f2e:	f4 e2       	ldi	r31, 0x24	; 36
    1f30:	14 86       	std	Z+12, r1	; 0x0c
    1f32:	15 86       	std	Z+13, r1	; 0x0d
    1f34:	16 86       	std	Z+14, r1	; 0x0e
    1f36:	17 86       	std	Z+15, r1	; 0x0f
    1f38:	12 86       	std	Z+10, r1	; 0x0a
    1f3a:	13 86       	std	Z+11, r1	; 0x0b
    1f3c:	10 92 21 22 	sts	0x2221, r1	; 0x802221 <udd_ep_control_state>
    1f40:	0f 91       	pop	r16
    1f42:	08 95       	ret

00001f44 <udd_ctrl_stall_data>:
    1f44:	0f 93       	push	r16
    1f46:	85 e0       	ldi	r24, 0x05	; 5
    1f48:	80 93 21 22 	sts	0x2221, r24	; 0x802221 <udd_ep_control_state>
    1f4c:	ed e3       	ldi	r30, 0x3D	; 61
    1f4e:	f2 e2       	ldi	r31, 0x22	; 34
    1f50:	04 e0       	ldi	r16, 0x04	; 4
    1f52:	05 93       	las	Z, r16
    1f54:	e5 e3       	ldi	r30, 0x35	; 53
    1f56:	f2 e2       	ldi	r31, 0x22	; 34
    1f58:	04 e0       	ldi	r16, 0x04	; 4
    1f5a:	05 93       	las	Z, r16
    1f5c:	0f 91       	pop	r16
    1f5e:	08 95       	ret

00001f60 <udd_ctrl_send_zlp_in>:
    1f60:	0f 93       	push	r16
    1f62:	83 e0       	ldi	r24, 0x03	; 3
    1f64:	80 93 21 22 	sts	0x2221, r24	; 0x802221 <udd_ep_control_state>
    1f68:	10 92 3e 22 	sts	0x223E, r1	; 0x80223e <udd_sram+0x1a>
    1f6c:	10 92 3f 22 	sts	0x223F, r1	; 0x80223f <udd_sram+0x1b>
    1f70:	ec e3       	ldi	r30, 0x3C	; 60
    1f72:	f2 e2       	ldi	r31, 0x22	; 34
    1f74:	02 e0       	ldi	r16, 0x02	; 2
    1f76:	06 93       	lac	Z, r16
    1f78:	0f 91       	pop	r16
    1f7a:	08 95       	ret

00001f7c <udd_ctrl_endofrequest>:
    1f7c:	e0 91 a8 24 	lds	r30, 0x24A8	; 0x8024a8 <udd_g_ctrlreq+0xc>
    1f80:	f0 91 a9 24 	lds	r31, 0x24A9	; 0x8024a9 <udd_g_ctrlreq+0xd>
    1f84:	30 97       	sbiw	r30, 0x00	; 0
    1f86:	09 f0       	breq	.+2      	; 0x1f8a <udd_ctrl_endofrequest+0xe>
    1f88:	09 95       	icall
    1f8a:	08 95       	ret

00001f8c <udd_ctrl_in_sent>:
    1f8c:	0f 93       	push	r16
    1f8e:	cf 93       	push	r28
    1f90:	df 93       	push	r29
    1f92:	80 91 21 22 	lds	r24, 0x2221	; 0x802221 <udd_ep_control_state>
    1f96:	83 30       	cpi	r24, 0x03	; 3
    1f98:	19 f4       	brne	.+6      	; 0x1fa0 <udd_ctrl_in_sent+0x14>
    1f9a:	f0 df       	rcall	.-32     	; 0x1f7c <udd_ctrl_endofrequest>
    1f9c:	ac df       	rcall	.-168    	; 0x1ef6 <udd_ctrl_init>
    1f9e:	5e c0       	rjmp	.+188    	; 0x205c <udd_ctrl_in_sent+0xd0>
    1fa0:	80 91 1d 22 	lds	r24, 0x221D	; 0x80221d <udd_ctrl_payload_nb_trans>
    1fa4:	90 91 1e 22 	lds	r25, 0x221E	; 0x80221e <udd_ctrl_payload_nb_trans+0x1>
    1fa8:	c0 91 a6 24 	lds	r28, 0x24A6	; 0x8024a6 <udd_g_ctrlreq+0xa>
    1fac:	d0 91 a7 24 	lds	r29, 0x24A7	; 0x8024a7 <udd_g_ctrlreq+0xb>
    1fb0:	c8 1b       	sub	r28, r24
    1fb2:	d9 0b       	sbc	r29, r25
    1fb4:	71 f5       	brne	.+92     	; 0x2012 <udd_ctrl_in_sent+0x86>
    1fb6:	20 91 1f 22 	lds	r18, 0x221F	; 0x80221f <udd_ctrl_prev_payload_nb_trans>
    1fba:	30 91 20 22 	lds	r19, 0x2220	; 0x802220 <udd_ctrl_prev_payload_nb_trans+0x1>
    1fbe:	82 0f       	add	r24, r18
    1fc0:	93 1f       	adc	r25, r19
    1fc2:	80 93 1f 22 	sts	0x221F, r24	; 0x80221f <udd_ctrl_prev_payload_nb_trans>
    1fc6:	90 93 20 22 	sts	0x2220, r25	; 0x802220 <udd_ctrl_prev_payload_nb_trans+0x1>
    1fca:	20 91 a2 24 	lds	r18, 0x24A2	; 0x8024a2 <udd_g_ctrlreq+0x6>
    1fce:	30 91 a3 24 	lds	r19, 0x24A3	; 0x8024a3 <udd_g_ctrlreq+0x7>
    1fd2:	82 17       	cp	r24, r18
    1fd4:	93 07       	cpc	r25, r19
    1fd6:	21 f0       	breq	.+8      	; 0x1fe0 <udd_ctrl_in_sent+0x54>
    1fd8:	80 91 e6 20 	lds	r24, 0x20E6	; 0x8020e6 <b_shortpacket.5256>
    1fdc:	88 23       	and	r24, r24
    1fde:	41 f0       	breq	.+16     	; 0x1ff0 <udd_ctrl_in_sent+0x64>
    1fe0:	84 e0       	ldi	r24, 0x04	; 4
    1fe2:	80 93 21 22 	sts	0x2221, r24	; 0x802221 <udd_ep_control_state>
    1fe6:	e4 e3       	ldi	r30, 0x34	; 52
    1fe8:	f2 e2       	ldi	r31, 0x22	; 34
    1fea:	02 e0       	ldi	r16, 0x02	; 2
    1fec:	06 93       	lac	Z, r16
    1fee:	36 c0       	rjmp	.+108    	; 0x205c <udd_ctrl_in_sent+0xd0>
    1ff0:	e0 91 aa 24 	lds	r30, 0x24AA	; 0x8024aa <udd_g_ctrlreq+0xe>
    1ff4:	f0 91 ab 24 	lds	r31, 0x24AB	; 0x8024ab <udd_g_ctrlreq+0xf>
    1ff8:	30 97       	sbiw	r30, 0x00	; 0
    1ffa:	99 f0       	breq	.+38     	; 0x2022 <udd_ctrl_in_sent+0x96>
    1ffc:	09 95       	icall
    1ffe:	88 23       	and	r24, r24
    2000:	81 f0       	breq	.+32     	; 0x2022 <udd_ctrl_in_sent+0x96>
    2002:	10 92 1d 22 	sts	0x221D, r1	; 0x80221d <udd_ctrl_payload_nb_trans>
    2006:	10 92 1e 22 	sts	0x221E, r1	; 0x80221e <udd_ctrl_payload_nb_trans+0x1>
    200a:	c0 91 a6 24 	lds	r28, 0x24A6	; 0x8024a6 <udd_g_ctrlreq+0xa>
    200e:	d0 91 a7 24 	lds	r29, 0x24A7	; 0x8024a7 <udd_g_ctrlreq+0xb>
    2012:	c0 34       	cpi	r28, 0x40	; 64
    2014:	d1 05       	cpc	r29, r1
    2016:	28 f0       	brcs	.+10     	; 0x2022 <udd_ctrl_in_sent+0x96>
    2018:	10 92 e6 20 	sts	0x20E6, r1	; 0x8020e6 <b_shortpacket.5256>
    201c:	c0 e4       	ldi	r28, 0x40	; 64
    201e:	d0 e0       	ldi	r29, 0x00	; 0
    2020:	03 c0       	rjmp	.+6      	; 0x2028 <udd_ctrl_in_sent+0x9c>
    2022:	81 e0       	ldi	r24, 0x01	; 1
    2024:	80 93 e6 20 	sts	0x20E6, r24	; 0x8020e6 <b_shortpacket.5256>
    2028:	e4 e2       	ldi	r30, 0x24	; 36
    202a:	f2 e2       	ldi	r31, 0x22	; 34
    202c:	c2 8f       	std	Z+26, r28	; 0x1a
    202e:	d3 8f       	std	Z+27, r29	; 0x1b
    2030:	80 91 1d 22 	lds	r24, 0x221D	; 0x80221d <udd_ctrl_payload_nb_trans>
    2034:	90 91 1e 22 	lds	r25, 0x221E	; 0x80221e <udd_ctrl_payload_nb_trans+0x1>
    2038:	20 91 a4 24 	lds	r18, 0x24A4	; 0x8024a4 <udd_g_ctrlreq+0x8>
    203c:	30 91 a5 24 	lds	r19, 0x24A5	; 0x8024a5 <udd_g_ctrlreq+0x9>
    2040:	28 0f       	add	r18, r24
    2042:	39 1f       	adc	r19, r25
    2044:	24 8f       	std	Z+28, r18	; 0x1c
    2046:	35 8f       	std	Z+29, r19	; 0x1d
    2048:	c8 0f       	add	r28, r24
    204a:	d9 1f       	adc	r29, r25
    204c:	c0 93 1d 22 	sts	0x221D, r28	; 0x80221d <udd_ctrl_payload_nb_trans>
    2050:	d0 93 1e 22 	sts	0x221E, r29	; 0x80221e <udd_ctrl_payload_nb_trans+0x1>
    2054:	ec e3       	ldi	r30, 0x3C	; 60
    2056:	f2 e2       	ldi	r31, 0x22	; 34
    2058:	02 e0       	ldi	r16, 0x02	; 2
    205a:	06 93       	lac	Z, r16
    205c:	df 91       	pop	r29
    205e:	cf 91       	pop	r28
    2060:	0f 91       	pop	r16
    2062:	08 95       	ret

00002064 <udd_ep_get_size>:
    2064:	fc 01       	movw	r30, r24
    2066:	81 81       	ldd	r24, Z+1	; 0x01
    2068:	e8 2f       	mov	r30, r24
    206a:	e7 70       	andi	r30, 0x07	; 7
    206c:	8e 2f       	mov	r24, r30
    206e:	90 e0       	ldi	r25, 0x00	; 0
    2070:	fc 01       	movw	r30, r24
    2072:	31 97       	sbiw	r30, 0x01	; 1
    2074:	e7 30       	cpi	r30, 0x07	; 7
    2076:	f1 05       	cpc	r31, r1
    2078:	c0 f4       	brcc	.+48     	; 0x20aa <udd_ep_get_size+0x46>
    207a:	e2 5e       	subi	r30, 0xE2	; 226
    207c:	fe 4f       	sbci	r31, 0xFE	; 254
    207e:	8d c6       	rjmp	.+3354   	; 0x2d9a <__tablejump2__>
    2080:	80 e1       	ldi	r24, 0x10	; 16
    2082:	90 e0       	ldi	r25, 0x00	; 0
    2084:	08 95       	ret
    2086:	80 e2       	ldi	r24, 0x20	; 32
    2088:	90 e0       	ldi	r25, 0x00	; 0
    208a:	08 95       	ret
    208c:	80 e4       	ldi	r24, 0x40	; 64
    208e:	90 e0       	ldi	r25, 0x00	; 0
    2090:	08 95       	ret
    2092:	80 e8       	ldi	r24, 0x80	; 128
    2094:	90 e0       	ldi	r25, 0x00	; 0
    2096:	08 95       	ret
    2098:	80 e0       	ldi	r24, 0x00	; 0
    209a:	91 e0       	ldi	r25, 0x01	; 1
    209c:	08 95       	ret
    209e:	80 e0       	ldi	r24, 0x00	; 0
    20a0:	92 e0       	ldi	r25, 0x02	; 2
    20a2:	08 95       	ret
    20a4:	8f ef       	ldi	r24, 0xFF	; 255
    20a6:	93 e0       	ldi	r25, 0x03	; 3
    20a8:	08 95       	ret
    20aa:	88 e0       	ldi	r24, 0x08	; 8
    20ac:	90 e0       	ldi	r25, 0x00	; 0
    20ae:	08 95       	ret

000020b0 <udd_ep_get_job>:
    20b0:	28 2f       	mov	r18, r24
    20b2:	2f 70       	andi	r18, 0x0F	; 15
    20b4:	30 e0       	ldi	r19, 0x00	; 0
    20b6:	22 0f       	add	r18, r18
    20b8:	33 1f       	adc	r19, r19
    20ba:	08 2e       	mov	r0, r24
    20bc:	00 0c       	add	r0, r0
    20be:	99 0b       	sbc	r25, r25
    20c0:	88 27       	eor	r24, r24
    20c2:	99 0f       	add	r25, r25
    20c4:	88 1f       	adc	r24, r24
    20c6:	99 27       	eor	r25, r25
    20c8:	82 0f       	add	r24, r18
    20ca:	93 1f       	adc	r25, r19
    20cc:	02 97       	sbiw	r24, 0x02	; 2
    20ce:	9c 01       	movw	r18, r24
    20d0:	22 0f       	add	r18, r18
    20d2:	33 1f       	adc	r19, r19
    20d4:	22 0f       	add	r18, r18
    20d6:	33 1f       	adc	r19, r19
    20d8:	22 0f       	add	r18, r18
    20da:	33 1f       	adc	r19, r19
    20dc:	82 0f       	add	r24, r18
    20de:	93 1f       	adc	r25, r19
    20e0:	89 55       	subi	r24, 0x59	; 89
    20e2:	9e 4d       	sbci	r25, 0xDE	; 222
    20e4:	08 95       	ret

000020e6 <udd_ctrl_interrupt_tc_setup>:
    20e6:	0f 93       	push	r16
    20e8:	cf 93       	push	r28
    20ea:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    20ee:	80 ff       	sbrs	r24, 0
    20f0:	62 c0       	rjmp	.+196    	; 0x21b6 <udd_ctrl_interrupt_tc_setup+0xd0>
    20f2:	81 e0       	ldi	r24, 0x01	; 1
    20f4:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    20f8:	e4 e3       	ldi	r30, 0x34	; 52
    20fa:	f2 e2       	ldi	r31, 0x22	; 34
    20fc:	00 e8       	ldi	r16, 0x80	; 128
    20fe:	06 93       	lac	Z, r16
    2100:	ec e3       	ldi	r30, 0x3C	; 60
    2102:	f2 e2       	ldi	r31, 0x22	; 34
    2104:	00 e8       	ldi	r16, 0x80	; 128
    2106:	06 93       	lac	Z, r16
    2108:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    210c:	e4 e3       	ldi	r30, 0x34	; 52
    210e:	f2 e2       	ldi	r31, 0x22	; 34
    2110:	00 e1       	ldi	r16, 0x10	; 16
    2112:	06 93       	lac	Z, r16
    2114:	80 91 21 22 	lds	r24, 0x2221	; 0x802221 <udd_ep_control_state>
    2118:	88 23       	and	r24, r24
    211a:	29 f0       	breq	.+10     	; 0x2126 <udd_ctrl_interrupt_tc_setup+0x40>
    211c:	83 50       	subi	r24, 0x03	; 3
    211e:	82 30       	cpi	r24, 0x02	; 2
    2120:	08 f4       	brcc	.+2      	; 0x2124 <udd_ctrl_interrupt_tc_setup+0x3e>
    2122:	2c df       	rcall	.-424    	; 0x1f7c <udd_ctrl_endofrequest>
    2124:	e8 de       	rcall	.-560    	; 0x1ef6 <udd_ctrl_init>
    2126:	80 91 36 22 	lds	r24, 0x2236	; 0x802236 <udd_sram+0x12>
    212a:	90 91 37 22 	lds	r25, 0x2237	; 0x802237 <udd_sram+0x13>
    212e:	08 97       	sbiw	r24, 0x08	; 8
    2130:	09 f0       	breq	.+2      	; 0x2134 <udd_ctrl_interrupt_tc_setup+0x4e>
    2132:	43 c0       	rjmp	.+134    	; 0x21ba <udd_ctrl_interrupt_tc_setup+0xd4>
    2134:	88 e0       	ldi	r24, 0x08	; 8
    2136:	ed ed       	ldi	r30, 0xDD	; 221
    2138:	f1 e2       	ldi	r31, 0x21	; 33
    213a:	ac e9       	ldi	r26, 0x9C	; 156
    213c:	b4 e2       	ldi	r27, 0x24	; 36
    213e:	01 90       	ld	r0, Z+
    2140:	0d 92       	st	X+, r0
    2142:	8a 95       	dec	r24
    2144:	e1 f7       	brne	.-8      	; 0x213e <udd_ctrl_interrupt_tc_setup+0x58>
    2146:	e8 ec       	ldi	r30, 0xC8	; 200
    2148:	f4 e0       	ldi	r31, 0x04	; 4
    214a:	80 81       	ld	r24, Z
    214c:	80 62       	ori	r24, 0x20	; 32
    214e:	80 83       	st	Z, r24
    2150:	80 81       	ld	r24, Z
    2152:	80 62       	ori	r24, 0x20	; 32
    2154:	80 83       	st	Z, r24
    2156:	ff da       	rcall	.-2562   	; 0x1756 <udc_process_setup>
    2158:	c8 2f       	mov	r28, r24
    215a:	81 11       	cpse	r24, r1
    215c:	03 c0       	rjmp	.+6      	; 0x2164 <udd_ctrl_interrupt_tc_setup+0x7e>
    215e:	f2 de       	rcall	.-540    	; 0x1f44 <udd_ctrl_stall_data>
    2160:	c1 e0       	ldi	r28, 0x01	; 1
    2162:	2c c0       	rjmp	.+88     	; 0x21bc <udd_ctrl_interrupt_tc_setup+0xd6>
    2164:	80 91 9c 24 	lds	r24, 0x249C	; 0x80249c <udd_g_ctrlreq>
    2168:	88 23       	and	r24, r24
    216a:	6c f4       	brge	.+26     	; 0x2186 <udd_ctrl_interrupt_tc_setup+0xa0>
    216c:	10 92 1f 22 	sts	0x221F, r1	; 0x80221f <udd_ctrl_prev_payload_nb_trans>
    2170:	10 92 20 22 	sts	0x2220, r1	; 0x802220 <udd_ctrl_prev_payload_nb_trans+0x1>
    2174:	10 92 1d 22 	sts	0x221D, r1	; 0x80221d <udd_ctrl_payload_nb_trans>
    2178:	10 92 1e 22 	sts	0x221E, r1	; 0x80221e <udd_ctrl_payload_nb_trans+0x1>
    217c:	82 e0       	ldi	r24, 0x02	; 2
    217e:	80 93 21 22 	sts	0x2221, r24	; 0x802221 <udd_ep_control_state>
    2182:	04 df       	rcall	.-504    	; 0x1f8c <udd_ctrl_in_sent>
    2184:	1b c0       	rjmp	.+54     	; 0x21bc <udd_ctrl_interrupt_tc_setup+0xd6>
    2186:	80 91 a2 24 	lds	r24, 0x24A2	; 0x8024a2 <udd_g_ctrlreq+0x6>
    218a:	90 91 a3 24 	lds	r25, 0x24A3	; 0x8024a3 <udd_g_ctrlreq+0x7>
    218e:	89 2b       	or	r24, r25
    2190:	11 f4       	brne	.+4      	; 0x2196 <udd_ctrl_interrupt_tc_setup+0xb0>
    2192:	e6 de       	rcall	.-564    	; 0x1f60 <udd_ctrl_send_zlp_in>
    2194:	13 c0       	rjmp	.+38     	; 0x21bc <udd_ctrl_interrupt_tc_setup+0xd6>
    2196:	10 92 1f 22 	sts	0x221F, r1	; 0x80221f <udd_ctrl_prev_payload_nb_trans>
    219a:	10 92 20 22 	sts	0x2220, r1	; 0x802220 <udd_ctrl_prev_payload_nb_trans+0x1>
    219e:	10 92 1d 22 	sts	0x221D, r1	; 0x80221d <udd_ctrl_payload_nb_trans>
    21a2:	10 92 1e 22 	sts	0x221E, r1	; 0x80221e <udd_ctrl_payload_nb_trans+0x1>
    21a6:	81 e0       	ldi	r24, 0x01	; 1
    21a8:	80 93 21 22 	sts	0x2221, r24	; 0x802221 <udd_ep_control_state>
    21ac:	e4 e3       	ldi	r30, 0x34	; 52
    21ae:	f2 e2       	ldi	r31, 0x22	; 34
    21b0:	02 e0       	ldi	r16, 0x02	; 2
    21b2:	06 93       	lac	Z, r16
    21b4:	03 c0       	rjmp	.+6      	; 0x21bc <udd_ctrl_interrupt_tc_setup+0xd6>
    21b6:	c0 e0       	ldi	r28, 0x00	; 0
    21b8:	01 c0       	rjmp	.+2      	; 0x21bc <udd_ctrl_interrupt_tc_setup+0xd6>
    21ba:	c1 e0       	ldi	r28, 0x01	; 1
    21bc:	8c 2f       	mov	r24, r28
    21be:	cf 91       	pop	r28
    21c0:	0f 91       	pop	r16
    21c2:	08 95       	ret

000021c4 <udd_ep_trans_complet>:
    21c4:	8f 92       	push	r8
    21c6:	9f 92       	push	r9
    21c8:	af 92       	push	r10
    21ca:	bf 92       	push	r11
    21cc:	df 92       	push	r13
    21ce:	ef 92       	push	r14
    21d0:	ff 92       	push	r15
    21d2:	0f 93       	push	r16
    21d4:	1f 93       	push	r17
    21d6:	cf 93       	push	r28
    21d8:	df 93       	push	r29
    21da:	d8 2e       	mov	r13, r24
    21dc:	69 df       	rcall	.-302    	; 0x20b0 <udd_ep_get_job>
    21de:	8c 01       	movw	r16, r24
    21e0:	bd 2c       	mov	r11, r13
    21e2:	bb 1c       	adc	r11, r11
    21e4:	bb 24       	eor	r11, r11
    21e6:	bb 1c       	adc	r11, r11
    21e8:	cd 2d       	mov	r28, r13
    21ea:	cf 70       	andi	r28, 0x0F	; 15
    21ec:	d0 e0       	ldi	r29, 0x00	; 0
    21ee:	cc 0f       	add	r28, r28
    21f0:	dd 1f       	adc	r29, r29
    21f2:	cb 0d       	add	r28, r11
    21f4:	d1 1d       	adc	r29, r1
    21f6:	ce 01       	movw	r24, r28
    21f8:	88 0f       	add	r24, r24
    21fa:	99 1f       	adc	r25, r25
    21fc:	88 0f       	add	r24, r24
    21fe:	99 1f       	adc	r25, r25
    2200:	88 0f       	add	r24, r24
    2202:	99 1f       	adc	r25, r25
    2204:	9c 01       	movw	r18, r24
    2206:	2c 5c       	subi	r18, 0xCC	; 204
    2208:	3d 4d       	sbci	r19, 0xDD	; 221
    220a:	79 01       	movw	r14, r18
    220c:	c9 01       	movw	r24, r18
    220e:	2a df       	rcall	.-428    	; 0x2064 <udd_ep_get_size>
    2210:	4c 01       	movw	r8, r24
    2212:	bb 20       	and	r11, r11
    2214:	09 f4       	brne	.+2      	; 0x2218 <udd_ep_trans_complet+0x54>
    2216:	70 c0       	rjmp	.+224    	; 0x22f8 <udd_ep_trans_complet+0x134>
    2218:	fe 01       	movw	r30, r28
    221a:	ee 0f       	add	r30, r30
    221c:	ff 1f       	adc	r31, r31
    221e:	ee 0f       	add	r30, r30
    2220:	ff 1f       	adc	r31, r31
    2222:	ee 0f       	add	r30, r30
    2224:	ff 1f       	adc	r31, r31
    2226:	ec 5d       	subi	r30, 0xDC	; 220
    2228:	fd 4d       	sbci	r31, 0xDD	; 221
    222a:	26 89       	ldd	r18, Z+22	; 0x16
    222c:	37 89       	ldd	r19, Z+23	; 0x17
    222e:	d8 01       	movw	r26, r16
    2230:	15 96       	adiw	r26, 0x05	; 5
    2232:	8d 91       	ld	r24, X+
    2234:	9c 91       	ld	r25, X
    2236:	16 97       	sbiw	r26, 0x06	; 6
    2238:	82 0f       	add	r24, r18
    223a:	93 1f       	adc	r25, r19
    223c:	15 96       	adiw	r26, 0x05	; 5
    223e:	8d 93       	st	X+, r24
    2240:	9c 93       	st	X, r25
    2242:	16 97       	sbiw	r26, 0x06	; 6
    2244:	13 96       	adiw	r26, 0x03	; 3
    2246:	2d 91       	ld	r18, X+
    2248:	3c 91       	ld	r19, X
    224a:	14 97       	sbiw	r26, 0x04	; 4
    224c:	82 17       	cp	r24, r18
    224e:	93 07       	cpc	r25, r19
    2250:	09 f4       	brne	.+2      	; 0x2254 <udd_ep_trans_complet+0x90>
    2252:	3c c0       	rjmp	.+120    	; 0x22cc <udd_ep_trans_complet+0x108>
    2254:	28 1b       	sub	r18, r24
    2256:	39 0b       	sbc	r19, r25
    2258:	21 15       	cp	r18, r1
    225a:	b4 e0       	ldi	r27, 0x04	; 4
    225c:	3b 07       	cpc	r19, r27
    225e:	38 f0       	brcs	.+14     	; 0x226e <udd_ep_trans_complet+0xaa>
    2260:	2f ef       	ldi	r18, 0xFF	; 255
    2262:	33 e0       	ldi	r19, 0x03	; 3
    2264:	c9 01       	movw	r24, r18
    2266:	b4 01       	movw	r22, r8
    2268:	71 d5       	rcall	.+2786   	; 0x2d4c <__udivmodhi4>
    226a:	28 1b       	sub	r18, r24
    226c:	39 0b       	sbc	r19, r25
    226e:	f8 01       	movw	r30, r16
    2270:	80 81       	ld	r24, Z
    2272:	81 ff       	sbrs	r24, 1
    2274:	09 c0       	rjmp	.+18     	; 0x2288 <udd_ep_trans_complet+0xc4>
    2276:	c9 01       	movw	r24, r18
    2278:	b4 01       	movw	r22, r8
    227a:	68 d5       	rcall	.+2768   	; 0x2d4c <__udivmodhi4>
    227c:	41 e0       	ldi	r20, 0x01	; 1
    227e:	89 2b       	or	r24, r25
    2280:	09 f0       	breq	.+2      	; 0x2284 <udd_ep_trans_complet+0xc0>
    2282:	40 e0       	ldi	r20, 0x00	; 0
    2284:	84 2f       	mov	r24, r20
    2286:	01 c0       	rjmp	.+2      	; 0x228a <udd_ep_trans_complet+0xc6>
    2288:	80 e0       	ldi	r24, 0x00	; 0
    228a:	d8 01       	movw	r26, r16
    228c:	9c 91       	ld	r25, X
    228e:	80 fb       	bst	r24, 0
    2290:	91 f9       	bld	r25, 1
    2292:	9c 93       	st	X, r25
    2294:	cc 0f       	add	r28, r28
    2296:	dd 1f       	adc	r29, r29
    2298:	cc 0f       	add	r28, r28
    229a:	dd 1f       	adc	r29, r29
    229c:	cc 0f       	add	r28, r28
    229e:	dd 1f       	adc	r29, r29
    22a0:	cc 5d       	subi	r28, 0xDC	; 220
    22a2:	dd 4d       	sbci	r29, 0xDD	; 221
    22a4:	1e 8a       	std	Y+22, r1	; 0x16
    22a6:	1f 8a       	std	Y+23, r1	; 0x17
    22a8:	2a 8b       	std	Y+18, r18	; 0x12
    22aa:	3b 8b       	std	Y+19, r19	; 0x13
    22ac:	11 96       	adiw	r26, 0x01	; 1
    22ae:	2d 91       	ld	r18, X+
    22b0:	3c 91       	ld	r19, X
    22b2:	12 97       	sbiw	r26, 0x02	; 2
    22b4:	15 96       	adiw	r26, 0x05	; 5
    22b6:	8d 91       	ld	r24, X+
    22b8:	9c 91       	ld	r25, X
    22ba:	16 97       	sbiw	r26, 0x06	; 6
    22bc:	82 0f       	add	r24, r18
    22be:	93 1f       	adc	r25, r19
    22c0:	8c 8b       	std	Y+20, r24	; 0x14
    22c2:	9d 8b       	std	Y+21, r25	; 0x15
    22c4:	f7 01       	movw	r30, r14
    22c6:	02 e0       	ldi	r16, 0x02	; 2
    22c8:	06 93       	lac	Z, r16
    22ca:	ca c0       	rjmp	.+404    	; 0x2460 <udd_ep_trans_complet+0x29c>
    22cc:	d8 01       	movw	r26, r16
    22ce:	8c 91       	ld	r24, X
    22d0:	81 ff       	sbrs	r24, 1
    22d2:	b3 c0       	rjmp	.+358    	; 0x243a <udd_ep_trans_complet+0x276>
    22d4:	8d 7f       	andi	r24, 0xFD	; 253
    22d6:	8c 93       	st	X, r24
    22d8:	cc 0f       	add	r28, r28
    22da:	dd 1f       	adc	r29, r29
    22dc:	cc 0f       	add	r28, r28
    22de:	dd 1f       	adc	r29, r29
    22e0:	cc 0f       	add	r28, r28
    22e2:	dd 1f       	adc	r29, r29
    22e4:	cc 5d       	subi	r28, 0xDC	; 220
    22e6:	dd 4d       	sbci	r29, 0xDD	; 221
    22e8:	1e 8a       	std	Y+22, r1	; 0x16
    22ea:	1f 8a       	std	Y+23, r1	; 0x17
    22ec:	1a 8a       	std	Y+18, r1	; 0x12
    22ee:	1b 8a       	std	Y+19, r1	; 0x13
    22f0:	f7 01       	movw	r30, r14
    22f2:	02 e0       	ldi	r16, 0x02	; 2
    22f4:	06 93       	lac	Z, r16
    22f6:	b4 c0       	rjmp	.+360    	; 0x2460 <udd_ep_trans_complet+0x29c>
    22f8:	fe 01       	movw	r30, r28
    22fa:	ee 0f       	add	r30, r30
    22fc:	ff 1f       	adc	r31, r31
    22fe:	ee 0f       	add	r30, r30
    2300:	ff 1f       	adc	r31, r31
    2302:	ee 0f       	add	r30, r30
    2304:	ff 1f       	adc	r31, r31
    2306:	ec 5d       	subi	r30, 0xDC	; 220
    2308:	fd 4d       	sbci	r31, 0xDD	; 221
    230a:	a2 88       	ldd	r10, Z+18	; 0x12
    230c:	b3 88       	ldd	r11, Z+19	; 0x13
    230e:	d8 01       	movw	r26, r16
    2310:	8c 91       	ld	r24, X
    2312:	82 ff       	sbrs	r24, 2
    2314:	19 c0       	rjmp	.+50     	; 0x2348 <udd_ep_trans_complet+0x184>
    2316:	11 96       	adiw	r26, 0x01	; 1
    2318:	ed 91       	ld	r30, X+
    231a:	fc 91       	ld	r31, X
    231c:	12 97       	sbiw	r26, 0x02	; 2
    231e:	15 96       	adiw	r26, 0x05	; 5
    2320:	2d 91       	ld	r18, X+
    2322:	3c 91       	ld	r19, X
    2324:	16 97       	sbiw	r26, 0x06	; 6
    2326:	13 96       	adiw	r26, 0x03	; 3
    2328:	8d 91       	ld	r24, X+
    232a:	9c 91       	ld	r25, X
    232c:	14 97       	sbiw	r26, 0x04	; 4
    232e:	b4 01       	movw	r22, r8
    2330:	0d d5       	rcall	.+2586   	; 0x2d4c <__udivmodhi4>
    2332:	b0 e4       	ldi	r27, 0x40	; 64
    2334:	db 9e       	mul	r13, r27
    2336:	b0 01       	movw	r22, r0
    2338:	11 24       	eor	r1, r1
    233a:	69 55       	subi	r22, 0x59	; 89
    233c:	7f 4d       	sbci	r23, 0xDF	; 223
    233e:	ac 01       	movw	r20, r24
    2340:	cf 01       	movw	r24, r30
    2342:	82 0f       	add	r24, r18
    2344:	93 1f       	adc	r25, r19
    2346:	3e d5       	rcall	.+2684   	; 0x2dc4 <memcpy>
    2348:	f8 01       	movw	r30, r16
    234a:	25 81       	ldd	r18, Z+5	; 0x05
    234c:	36 81       	ldd	r19, Z+6	; 0x06
    234e:	2a 0d       	add	r18, r10
    2350:	3b 1d       	adc	r19, r11
    2352:	25 83       	std	Z+5, r18	; 0x05
    2354:	36 83       	std	Z+6, r19	; 0x06
    2356:	83 81       	ldd	r24, Z+3	; 0x03
    2358:	94 81       	ldd	r25, Z+4	; 0x04
    235a:	82 17       	cp	r24, r18
    235c:	93 07       	cpc	r25, r19
    235e:	68 f4       	brcc	.+26     	; 0x237a <udd_ep_trans_complet+0x1b6>
    2360:	85 83       	std	Z+5, r24	; 0x05
    2362:	96 83       	std	Z+6, r25	; 0x06
    2364:	cc 0f       	add	r28, r28
    2366:	dd 1f       	adc	r29, r29
    2368:	cc 0f       	add	r28, r28
    236a:	dd 1f       	adc	r29, r29
    236c:	cc 0f       	add	r28, r28
    236e:	dd 1f       	adc	r29, r29
    2370:	cc 5d       	subi	r28, 0xDC	; 220
    2372:	dd 4d       	sbci	r29, 0xDD	; 221
    2374:	8e 89       	ldd	r24, Y+22	; 0x16
    2376:	9f 89       	ldd	r25, Y+23	; 0x17
    2378:	60 c0       	rjmp	.+192    	; 0x243a <udd_ep_trans_complet+0x276>
    237a:	fe 01       	movw	r30, r28
    237c:	ee 0f       	add	r30, r30
    237e:	ff 1f       	adc	r31, r31
    2380:	ee 0f       	add	r30, r30
    2382:	ff 1f       	adc	r31, r31
    2384:	ee 0f       	add	r30, r30
    2386:	ff 1f       	adc	r31, r31
    2388:	ec 5d       	subi	r30, 0xDC	; 220
    238a:	fd 4d       	sbci	r31, 0xDD	; 221
    238c:	46 89       	ldd	r20, Z+22	; 0x16
    238e:	57 89       	ldd	r21, Z+23	; 0x17
    2390:	4a 15       	cp	r20, r10
    2392:	5b 05       	cpc	r21, r11
    2394:	09 f0       	breq	.+2      	; 0x2398 <udd_ep_trans_complet+0x1d4>
    2396:	51 c0       	rjmp	.+162    	; 0x243a <udd_ep_trans_complet+0x276>
    2398:	28 17       	cp	r18, r24
    239a:	39 07       	cpc	r19, r25
    239c:	09 f4       	brne	.+2      	; 0x23a0 <udd_ep_trans_complet+0x1dc>
    239e:	4d c0       	rjmp	.+154    	; 0x243a <udd_ep_trans_complet+0x276>
    23a0:	ac 01       	movw	r20, r24
    23a2:	42 1b       	sub	r20, r18
    23a4:	53 0b       	sbc	r21, r19
    23a6:	9a 01       	movw	r18, r20
    23a8:	21 15       	cp	r18, r1
    23aa:	54 e0       	ldi	r21, 0x04	; 4
    23ac:	35 07       	cpc	r19, r21
    23ae:	50 f0       	brcs	.+20     	; 0x23c4 <udd_ep_trans_complet+0x200>
    23b0:	2f ef       	ldi	r18, 0xFF	; 255
    23b2:	33 e0       	ldi	r19, 0x03	; 3
    23b4:	c9 01       	movw	r24, r18
    23b6:	b4 01       	movw	r22, r8
    23b8:	c9 d4       	rcall	.+2450   	; 0x2d4c <__udivmodhi4>
    23ba:	d9 01       	movw	r26, r18
    23bc:	a8 1b       	sub	r26, r24
    23be:	b9 0b       	sbc	r27, r25
    23c0:	cd 01       	movw	r24, r26
    23c2:	07 c0       	rjmp	.+14     	; 0x23d2 <udd_ep_trans_complet+0x20e>
    23c4:	c9 01       	movw	r24, r18
    23c6:	b4 01       	movw	r22, r8
    23c8:	c1 d4       	rcall	.+2434   	; 0x2d4c <__udivmodhi4>
    23ca:	f9 01       	movw	r30, r18
    23cc:	e8 1b       	sub	r30, r24
    23ce:	f9 0b       	sbc	r31, r25
    23d0:	cf 01       	movw	r24, r30
    23d2:	fe 01       	movw	r30, r28
    23d4:	ee 0f       	add	r30, r30
    23d6:	ff 1f       	adc	r31, r31
    23d8:	ee 0f       	add	r30, r30
    23da:	ff 1f       	adc	r31, r31
    23dc:	ee 0f       	add	r30, r30
    23de:	ff 1f       	adc	r31, r31
    23e0:	ec 5d       	subi	r30, 0xDC	; 220
    23e2:	fd 4d       	sbci	r31, 0xDD	; 221
    23e4:	12 8a       	std	Z+18, r1	; 0x12
    23e6:	13 8a       	std	Z+19, r1	; 0x13
    23e8:	88 15       	cp	r24, r8
    23ea:	99 05       	cpc	r25, r9
    23ec:	78 f4       	brcc	.+30     	; 0x240c <udd_ep_trans_complet+0x248>
    23ee:	d8 01       	movw	r26, r16
    23f0:	8c 91       	ld	r24, X
    23f2:	84 60       	ori	r24, 0x04	; 4
    23f4:	8c 93       	st	X, r24
    23f6:	b0 e4       	ldi	r27, 0x40	; 64
    23f8:	db 9e       	mul	r13, r27
    23fa:	c0 01       	movw	r24, r0
    23fc:	11 24       	eor	r1, r1
    23fe:	89 55       	subi	r24, 0x59	; 89
    2400:	9f 4d       	sbci	r25, 0xDF	; 223
    2402:	84 8b       	std	Z+20, r24	; 0x14
    2404:	95 8b       	std	Z+21, r25	; 0x15
    2406:	86 8a       	std	Z+22, r8	; 0x16
    2408:	97 8a       	std	Z+23, r9	; 0x17
    240a:	13 c0       	rjmp	.+38     	; 0x2432 <udd_ep_trans_complet+0x26e>
    240c:	f8 01       	movw	r30, r16
    240e:	41 81       	ldd	r20, Z+1	; 0x01
    2410:	52 81       	ldd	r21, Z+2	; 0x02
    2412:	25 81       	ldd	r18, Z+5	; 0x05
    2414:	36 81       	ldd	r19, Z+6	; 0x06
    2416:	24 0f       	add	r18, r20
    2418:	35 1f       	adc	r19, r21
    241a:	cc 0f       	add	r28, r28
    241c:	dd 1f       	adc	r29, r29
    241e:	cc 0f       	add	r28, r28
    2420:	dd 1f       	adc	r29, r29
    2422:	cc 0f       	add	r28, r28
    2424:	dd 1f       	adc	r29, r29
    2426:	cc 5d       	subi	r28, 0xDC	; 220
    2428:	dd 4d       	sbci	r29, 0xDD	; 221
    242a:	2c 8b       	std	Y+20, r18	; 0x14
    242c:	3d 8b       	std	Y+21, r19	; 0x15
    242e:	8e 8b       	std	Y+22, r24	; 0x16
    2430:	9f 8b       	std	Y+23, r25	; 0x17
    2432:	f7 01       	movw	r30, r14
    2434:	02 e0       	ldi	r16, 0x02	; 2
    2436:	06 93       	lac	Z, r16
    2438:	13 c0       	rjmp	.+38     	; 0x2460 <udd_ep_trans_complet+0x29c>
    243a:	d8 01       	movw	r26, r16
    243c:	8c 91       	ld	r24, X
    243e:	80 ff       	sbrs	r24, 0
    2440:	0f c0       	rjmp	.+30     	; 0x2460 <udd_ep_trans_complet+0x29c>
    2442:	8e 7f       	andi	r24, 0xFE	; 254
    2444:	8c 93       	st	X, r24
    2446:	17 96       	adiw	r26, 0x07	; 7
    2448:	ed 91       	ld	r30, X+
    244a:	fc 91       	ld	r31, X
    244c:	18 97       	sbiw	r26, 0x08	; 8
    244e:	30 97       	sbiw	r30, 0x00	; 0
    2450:	39 f0       	breq	.+14     	; 0x2460 <udd_ep_trans_complet+0x29c>
    2452:	15 96       	adiw	r26, 0x05	; 5
    2454:	6d 91       	ld	r22, X+
    2456:	7c 91       	ld	r23, X
    2458:	16 97       	sbiw	r26, 0x06	; 6
    245a:	4d 2d       	mov	r20, r13
    245c:	80 e0       	ldi	r24, 0x00	; 0
    245e:	09 95       	icall
    2460:	df 91       	pop	r29
    2462:	cf 91       	pop	r28
    2464:	1f 91       	pop	r17
    2466:	0f 91       	pop	r16
    2468:	ff 90       	pop	r15
    246a:	ef 90       	pop	r14
    246c:	df 90       	pop	r13
    246e:	bf 90       	pop	r11
    2470:	af 90       	pop	r10
    2472:	9f 90       	pop	r9
    2474:	8f 90       	pop	r8
    2476:	08 95       	ret

00002478 <udd_attach>:
    2478:	cf 93       	push	r28
    247a:	cf b7       	in	r28, 0x3f	; 63
    247c:	f8 94       	cli
    247e:	81 e0       	ldi	r24, 0x01	; 1
    2480:	11 dd       	rcall	.-1502   	; 0x1ea4 <udd_sleep_mode>
    2482:	ea ec       	ldi	r30, 0xCA	; 202
    2484:	f4 e0       	ldi	r31, 0x04	; 4
    2486:	80 e4       	ldi	r24, 0x40	; 64
    2488:	80 83       	st	Z, r24
    248a:	80 e2       	ldi	r24, 0x20	; 32
    248c:	80 83       	st	Z, r24
    248e:	e1 ec       	ldi	r30, 0xC1	; 193
    2490:	f4 e0       	ldi	r31, 0x04	; 4
    2492:	80 81       	ld	r24, Z
    2494:	81 60       	ori	r24, 0x01	; 1
    2496:	80 83       	st	Z, r24
    2498:	a9 ec       	ldi	r26, 0xC9	; 201
    249a:	b4 e0       	ldi	r27, 0x04	; 4
    249c:	8c 91       	ld	r24, X
    249e:	82 60       	ori	r24, 0x02	; 2
    24a0:	8c 93       	st	X, r24
    24a2:	e8 ec       	ldi	r30, 0xC8	; 200
    24a4:	f4 e0       	ldi	r31, 0x04	; 4
    24a6:	80 81       	ld	r24, Z
    24a8:	80 64       	ori	r24, 0x40	; 64
    24aa:	80 83       	st	Z, r24
    24ac:	8c 91       	ld	r24, X
    24ae:	81 60       	ori	r24, 0x01	; 1
    24b0:	8c 93       	st	X, r24
    24b2:	80 81       	ld	r24, Z
    24b4:	80 68       	ori	r24, 0x80	; 128
    24b6:	80 83       	st	Z, r24
    24b8:	cf bf       	out	0x3f, r28	; 63
    24ba:	cf 91       	pop	r28
    24bc:	08 95       	ret

000024be <udd_enable>:
    24be:	cf 93       	push	r28
    24c0:	df 93       	push	r29
    24c2:	c0 e6       	ldi	r28, 0x60	; 96
    24c4:	d0 e0       	ldi	r29, 0x00	; 0
    24c6:	18 82       	st	Y, r1
    24c8:	80 e3       	ldi	r24, 0x30	; 48
    24ca:	0e 94 f8 09 	call	0x13f0	; 0x13f0 <sysclk_enable_usb>
    24ce:	e0 ec       	ldi	r30, 0xC0	; 192
    24d0:	f4 e0       	ldi	r31, 0x04	; 4
    24d2:	80 81       	ld	r24, Z
    24d4:	80 64       	ori	r24, 0x40	; 64
    24d6:	80 83       	st	Z, r24
    24d8:	81 e0       	ldi	r24, 0x01	; 1
    24da:	88 83       	st	Y, r24
    24dc:	cf b7       	in	r28, 0x3f	; 63
    24de:	f8 94       	cli
    24e0:	80 e0       	ldi	r24, 0x00	; 0
    24e2:	90 e0       	ldi	r25, 0x00	; 0
    24e4:	fc 01       	movw	r30, r24
    24e6:	ee 0f       	add	r30, r30
    24e8:	ff 1f       	adc	r31, r31
    24ea:	ee 0f       	add	r30, r30
    24ec:	ff 1f       	adc	r31, r31
    24ee:	ee 0f       	add	r30, r30
    24f0:	ff 1f       	adc	r31, r31
    24f2:	ec 5d       	subi	r30, 0xDC	; 220
    24f4:	fd 4d       	sbci	r31, 0xDD	; 221
    24f6:	11 8a       	std	Z+17, r1	; 0x11
    24f8:	01 96       	adiw	r24, 0x01	; 1
    24fa:	88 30       	cpi	r24, 0x08	; 8
    24fc:	91 05       	cpc	r25, r1
    24fe:	91 f7       	brne	.-28     	; 0x24e4 <udd_enable+0x26>
    2500:	e7 ea       	ldi	r30, 0xA7	; 167
    2502:	f1 e2       	ldi	r31, 0x21	; 33
    2504:	80 81       	ld	r24, Z
    2506:	8e 7f       	andi	r24, 0xFE	; 254
    2508:	80 83       	st	Z, r24
    250a:	e0 eb       	ldi	r30, 0xB0	; 176
    250c:	f1 e2       	ldi	r31, 0x21	; 33
    250e:	80 81       	ld	r24, Z
    2510:	8e 7f       	andi	r24, 0xFE	; 254
    2512:	80 83       	st	Z, r24
    2514:	e9 eb       	ldi	r30, 0xB9	; 185
    2516:	f1 e2       	ldi	r31, 0x21	; 33
    2518:	80 81       	ld	r24, Z
    251a:	8e 7f       	andi	r24, 0xFE	; 254
    251c:	80 83       	st	Z, r24
    251e:	e2 ec       	ldi	r30, 0xC2	; 194
    2520:	f1 e2       	ldi	r31, 0x21	; 33
    2522:	80 81       	ld	r24, Z
    2524:	8e 7f       	andi	r24, 0xFE	; 254
    2526:	80 83       	st	Z, r24
    2528:	eb ec       	ldi	r30, 0xCB	; 203
    252a:	f1 e2       	ldi	r31, 0x21	; 33
    252c:	80 81       	ld	r24, Z
    252e:	8e 7f       	andi	r24, 0xFE	; 254
    2530:	80 83       	st	Z, r24
    2532:	e4 ed       	ldi	r30, 0xD4	; 212
    2534:	f1 e2       	ldi	r31, 0x21	; 33
    2536:	80 81       	ld	r24, Z
    2538:	8e 7f       	andi	r24, 0xFE	; 254
    253a:	80 83       	st	Z, r24
    253c:	6a e1       	ldi	r22, 0x1A	; 26
    253e:	70 e0       	ldi	r23, 0x00	; 0
    2540:	82 e0       	ldi	r24, 0x02	; 2
    2542:	a6 dc       	rcall	.-1716   	; 0x1e90 <nvm_read_byte>
    2544:	8f 3f       	cpi	r24, 0xFF	; 255
    2546:	19 f0       	breq	.+6      	; 0x254e <udd_enable+0x90>
    2548:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    254c:	03 c0       	rjmp	.+6      	; 0x2554 <udd_enable+0x96>
    254e:	8f e1       	ldi	r24, 0x1F	; 31
    2550:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    2554:	6b e1       	ldi	r22, 0x1B	; 27
    2556:	70 e0       	ldi	r23, 0x00	; 0
    2558:	82 e0       	ldi	r24, 0x02	; 2
    255a:	9a dc       	rcall	.-1740   	; 0x1e90 <nvm_read_byte>
    255c:	8f 3f       	cpi	r24, 0xFF	; 255
    255e:	19 f0       	breq	.+6      	; 0x2566 <udd_enable+0xa8>
    2560:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    2564:	03 c0       	rjmp	.+6      	; 0x256c <udd_enable+0xae>
    2566:	8f e1       	ldi	r24, 0x1F	; 31
    2568:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    256c:	e0 ec       	ldi	r30, 0xC0	; 192
    256e:	f4 e0       	ldi	r31, 0x04	; 4
    2570:	80 81       	ld	r24, Z
    2572:	83 60       	ori	r24, 0x03	; 3
    2574:	80 83       	st	Z, r24
    2576:	80 81       	ld	r24, Z
    2578:	80 68       	ori	r24, 0x80	; 128
    257a:	80 83       	st	Z, r24
    257c:	80 81       	ld	r24, Z
    257e:	80 61       	ori	r24, 0x10	; 16
    2580:	80 83       	st	Z, r24
    2582:	84 e3       	ldi	r24, 0x34	; 52
    2584:	92 e2       	ldi	r25, 0x22	; 34
    2586:	86 83       	std	Z+6, r24	; 0x06
    2588:	97 83       	std	Z+7, r25	; 0x07
    258a:	80 81       	ld	r24, Z
    258c:	80 62       	ori	r24, 0x20	; 32
    258e:	80 83       	st	Z, r24
    2590:	8f ef       	ldi	r24, 0xFF	; 255
    2592:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    2596:	e8 ec       	ldi	r30, 0xC8	; 200
    2598:	f4 e0       	ldi	r31, 0x04	; 4
    259a:	80 81       	ld	r24, Z
    259c:	82 60       	ori	r24, 0x02	; 2
    259e:	80 83       	st	Z, r24
    25a0:	10 92 78 22 	sts	0x2278, r1	; 0x802278 <udd_b_idle>
    25a4:	80 91 8f 2e 	lds	r24, 0x2E8F	; 0x802e8f <sleepmgr_locks+0x5>
    25a8:	8f 3f       	cpi	r24, 0xFF	; 255
    25aa:	09 f4       	brne	.+2      	; 0x25ae <udd_enable+0xf0>
    25ac:	ff cf       	rjmp	.-2      	; 0x25ac <udd_enable+0xee>
    25ae:	9f b7       	in	r25, 0x3f	; 63
    25b0:	f8 94       	cli
    25b2:	ea e8       	ldi	r30, 0x8A	; 138
    25b4:	fe e2       	ldi	r31, 0x2E	; 46
    25b6:	85 81       	ldd	r24, Z+5	; 0x05
    25b8:	8f 5f       	subi	r24, 0xFF	; 255
    25ba:	85 83       	std	Z+5, r24	; 0x05
    25bc:	9f bf       	out	0x3f, r25	; 63
    25be:	5c df       	rcall	.-328    	; 0x2478 <udd_attach>
    25c0:	cf bf       	out	0x3f, r28	; 63
    25c2:	df 91       	pop	r29
    25c4:	cf 91       	pop	r28
    25c6:	08 95       	ret

000025c8 <udd_set_address>:
    25c8:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    25cc:	08 95       	ret

000025ce <udd_getaddress>:
    25ce:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    25d2:	08 95       	ret

000025d4 <udd_set_setup_payload>:
    25d4:	ec e9       	ldi	r30, 0x9C	; 156
    25d6:	f4 e2       	ldi	r31, 0x24	; 36
    25d8:	80 87       	std	Z+8, r24	; 0x08
    25da:	91 87       	std	Z+9, r25	; 0x09
    25dc:	62 87       	std	Z+10, r22	; 0x0a
    25de:	73 87       	std	Z+11, r23	; 0x0b
    25e0:	08 95       	ret

000025e2 <udd_ep_alloc>:
    25e2:	28 2f       	mov	r18, r24
    25e4:	2f 70       	andi	r18, 0x0F	; 15
    25e6:	30 e0       	ldi	r19, 0x00	; 0
    25e8:	22 0f       	add	r18, r18
    25ea:	33 1f       	adc	r19, r19
    25ec:	08 2e       	mov	r0, r24
    25ee:	00 0c       	add	r0, r0
    25f0:	99 0b       	sbc	r25, r25
    25f2:	88 27       	eor	r24, r24
    25f4:	99 0f       	add	r25, r25
    25f6:	88 1f       	adc	r24, r24
    25f8:	99 27       	eor	r25, r25
    25fa:	82 0f       	add	r24, r18
    25fc:	93 1f       	adc	r25, r19
    25fe:	fc 01       	movw	r30, r24
    2600:	ee 0f       	add	r30, r30
    2602:	ff 1f       	adc	r31, r31
    2604:	ee 0f       	add	r30, r30
    2606:	ff 1f       	adc	r31, r31
    2608:	ee 0f       	add	r30, r30
    260a:	ff 1f       	adc	r31, r31
    260c:	ec 5d       	subi	r30, 0xDC	; 220
    260e:	fd 4d       	sbci	r31, 0xDD	; 221
    2610:	21 89       	ldd	r18, Z+17	; 0x11
    2612:	20 7c       	andi	r18, 0xC0	; 192
    2614:	09 f0       	breq	.+2      	; 0x2618 <udd_ep_alloc+0x36>
    2616:	58 c0       	rjmp	.+176    	; 0x26c8 <udd_ep_alloc+0xe6>
    2618:	63 70       	andi	r22, 0x03	; 3
    261a:	61 30       	cpi	r22, 0x01	; 1
    261c:	11 f0       	breq	.+4      	; 0x2622 <udd_ep_alloc+0x40>
    261e:	18 f4       	brcc	.+6      	; 0x2626 <udd_ep_alloc+0x44>
    2620:	04 c0       	rjmp	.+8      	; 0x262a <udd_ep_alloc+0x48>
    2622:	20 ec       	ldi	r18, 0xC0	; 192
    2624:	03 c0       	rjmp	.+6      	; 0x262c <udd_ep_alloc+0x4a>
    2626:	20 e8       	ldi	r18, 0x80	; 128
    2628:	01 c0       	rjmp	.+2      	; 0x262c <udd_ep_alloc+0x4a>
    262a:	20 e4       	ldi	r18, 0x40	; 64
    262c:	40 38       	cpi	r20, 0x80	; 128
    262e:	51 05       	cpc	r21, r1
    2630:	e9 f0       	breq	.+58     	; 0x266c <udd_ep_alloc+0x8a>
    2632:	50 f4       	brcc	.+20     	; 0x2648 <udd_ep_alloc+0x66>
    2634:	40 32       	cpi	r20, 0x20	; 32
    2636:	51 05       	cpc	r21, r1
    2638:	a9 f0       	breq	.+42     	; 0x2664 <udd_ep_alloc+0x82>
    263a:	40 34       	cpi	r20, 0x40	; 64
    263c:	51 05       	cpc	r21, r1
    263e:	a1 f0       	breq	.+40     	; 0x2668 <udd_ep_alloc+0x86>
    2640:	40 31       	cpi	r20, 0x10	; 16
    2642:	51 05       	cpc	r21, r1
    2644:	d9 f4       	brne	.+54     	; 0x267c <udd_ep_alloc+0x9a>
    2646:	0c c0       	rjmp	.+24     	; 0x2660 <udd_ep_alloc+0x7e>
    2648:	41 15       	cp	r20, r1
    264a:	32 e0       	ldi	r19, 0x02	; 2
    264c:	53 07       	cpc	r21, r19
    264e:	91 f0       	breq	.+36     	; 0x2674 <udd_ep_alloc+0x92>
    2650:	4f 3f       	cpi	r20, 0xFF	; 255
    2652:	33 e0       	ldi	r19, 0x03	; 3
    2654:	53 07       	cpc	r21, r19
    2656:	81 f0       	breq	.+32     	; 0x2678 <udd_ep_alloc+0x96>
    2658:	41 15       	cp	r20, r1
    265a:	51 40       	sbci	r21, 0x01	; 1
    265c:	79 f4       	brne	.+30     	; 0x267c <udd_ep_alloc+0x9a>
    265e:	08 c0       	rjmp	.+16     	; 0x2670 <udd_ep_alloc+0x8e>
    2660:	41 e0       	ldi	r20, 0x01	; 1
    2662:	0d c0       	rjmp	.+26     	; 0x267e <udd_ep_alloc+0x9c>
    2664:	42 e0       	ldi	r20, 0x02	; 2
    2666:	0b c0       	rjmp	.+22     	; 0x267e <udd_ep_alloc+0x9c>
    2668:	43 e0       	ldi	r20, 0x03	; 3
    266a:	09 c0       	rjmp	.+18     	; 0x267e <udd_ep_alloc+0x9c>
    266c:	44 e0       	ldi	r20, 0x04	; 4
    266e:	07 c0       	rjmp	.+14     	; 0x267e <udd_ep_alloc+0x9c>
    2670:	45 e0       	ldi	r20, 0x05	; 5
    2672:	05 c0       	rjmp	.+10     	; 0x267e <udd_ep_alloc+0x9c>
    2674:	46 e0       	ldi	r20, 0x06	; 6
    2676:	03 c0       	rjmp	.+6      	; 0x267e <udd_ep_alloc+0x9c>
    2678:	47 e0       	ldi	r20, 0x07	; 7
    267a:	01 c0       	rjmp	.+2      	; 0x267e <udd_ep_alloc+0x9c>
    267c:	40 e0       	ldi	r20, 0x00	; 0
    267e:	fc 01       	movw	r30, r24
    2680:	ee 0f       	add	r30, r30
    2682:	ff 1f       	adc	r31, r31
    2684:	ee 0f       	add	r30, r30
    2686:	ff 1f       	adc	r31, r31
    2688:	ee 0f       	add	r30, r30
    268a:	ff 1f       	adc	r31, r31
    268c:	ec 5d       	subi	r30, 0xDC	; 220
    268e:	fd 4d       	sbci	r31, 0xDD	; 221
    2690:	11 8a       	std	Z+17, r1	; 0x11
    2692:	dc 01       	movw	r26, r24
    2694:	aa 0f       	add	r26, r26
    2696:	bb 1f       	adc	r27, r27
    2698:	aa 0f       	add	r26, r26
    269a:	bb 1f       	adc	r27, r27
    269c:	aa 0f       	add	r26, r26
    269e:	bb 1f       	adc	r27, r27
    26a0:	ac 5c       	subi	r26, 0xCC	; 204
    26a2:	bd 4d       	sbci	r27, 0xDD	; 221
    26a4:	36 e0       	ldi	r19, 0x06	; 6
    26a6:	3c 93       	st	X, r19
    26a8:	24 2b       	or	r18, r20
    26aa:	21 8b       	std	Z+17, r18	; 0x11
    26ac:	88 0f       	add	r24, r24
    26ae:	99 1f       	adc	r25, r25
    26b0:	88 0f       	add	r24, r24
    26b2:	99 1f       	adc	r25, r25
    26b4:	88 0f       	add	r24, r24
    26b6:	99 1f       	adc	r25, r25
    26b8:	fc 01       	movw	r30, r24
    26ba:	ec 5d       	subi	r30, 0xDC	; 220
    26bc:	fd 4d       	sbci	r31, 0xDD	; 221
    26be:	81 89       	ldd	r24, Z+17	; 0x11
    26c0:	80 62       	ori	r24, 0x20	; 32
    26c2:	81 8b       	std	Z+17, r24	; 0x11
    26c4:	81 e0       	ldi	r24, 0x01	; 1
    26c6:	08 95       	ret
    26c8:	80 e0       	ldi	r24, 0x00	; 0
    26ca:	08 95       	ret

000026cc <udd_ep_is_halted>:
    26cc:	e8 2f       	mov	r30, r24
    26ce:	ef 70       	andi	r30, 0x0F	; 15
    26d0:	f0 e0       	ldi	r31, 0x00	; 0
    26d2:	ee 0f       	add	r30, r30
    26d4:	ff 1f       	adc	r31, r31
    26d6:	08 2e       	mov	r0, r24
    26d8:	00 0c       	add	r0, r0
    26da:	99 0b       	sbc	r25, r25
    26dc:	88 27       	eor	r24, r24
    26de:	99 0f       	add	r25, r25
    26e0:	88 1f       	adc	r24, r24
    26e2:	99 27       	eor	r25, r25
    26e4:	e8 0f       	add	r30, r24
    26e6:	f9 1f       	adc	r31, r25
    26e8:	ee 0f       	add	r30, r30
    26ea:	ff 1f       	adc	r31, r31
    26ec:	ee 0f       	add	r30, r30
    26ee:	ff 1f       	adc	r31, r31
    26f0:	ee 0f       	add	r30, r30
    26f2:	ff 1f       	adc	r31, r31
    26f4:	ec 5d       	subi	r30, 0xDC	; 220
    26f6:	fd 4d       	sbci	r31, 0xDD	; 221
    26f8:	81 89       	ldd	r24, Z+17	; 0x11
    26fa:	82 fb       	bst	r24, 2
    26fc:	88 27       	eor	r24, r24
    26fe:	80 f9       	bld	r24, 0
    2700:	08 95       	ret

00002702 <udd_ep_clear_halt>:
    2702:	28 2f       	mov	r18, r24
    2704:	2f 70       	andi	r18, 0x0F	; 15
    2706:	30 e0       	ldi	r19, 0x00	; 0
    2708:	a9 01       	movw	r20, r18
    270a:	44 0f       	add	r20, r20
    270c:	55 1f       	adc	r21, r21
    270e:	28 2f       	mov	r18, r24
    2710:	08 2e       	mov	r0, r24
    2712:	00 0c       	add	r0, r0
    2714:	33 0b       	sbc	r19, r19
    2716:	22 27       	eor	r18, r18
    2718:	33 0f       	add	r19, r19
    271a:	22 1f       	adc	r18, r18
    271c:	33 27       	eor	r19, r19
    271e:	24 0f       	add	r18, r20
    2720:	35 1f       	adc	r19, r21
    2722:	f9 01       	movw	r30, r18
    2724:	ee 0f       	add	r30, r30
    2726:	ff 1f       	adc	r31, r31
    2728:	ee 0f       	add	r30, r30
    272a:	ff 1f       	adc	r31, r31
    272c:	ee 0f       	add	r30, r30
    272e:	ff 1f       	adc	r31, r31
    2730:	ec 5d       	subi	r30, 0xDC	; 220
    2732:	fd 4d       	sbci	r31, 0xDD	; 221
    2734:	91 89       	ldd	r25, Z+17	; 0x11
    2736:	92 ff       	sbrs	r25, 2
    2738:	17 c0       	rjmp	.+46     	; 0x2768 <udd_ep_clear_halt+0x66>
    273a:	22 0f       	add	r18, r18
    273c:	33 1f       	adc	r19, r19
    273e:	22 0f       	add	r18, r18
    2740:	33 1f       	adc	r19, r19
    2742:	22 0f       	add	r18, r18
    2744:	33 1f       	adc	r19, r19
    2746:	f9 01       	movw	r30, r18
    2748:	ec 5d       	subi	r30, 0xDC	; 220
    274a:	fd 4d       	sbci	r31, 0xDD	; 221
    274c:	91 89       	ldd	r25, Z+17	; 0x11
    274e:	9b 7f       	andi	r25, 0xFB	; 251
    2750:	91 8b       	std	Z+17, r25	; 0x11
    2752:	ae dc       	rcall	.-1700   	; 0x20b0 <udd_ep_get_job>
    2754:	fc 01       	movw	r30, r24
    2756:	80 81       	ld	r24, Z
    2758:	80 ff       	sbrs	r24, 0
    275a:	06 c0       	rjmp	.+12     	; 0x2768 <udd_ep_clear_halt+0x66>
    275c:	8e 7f       	andi	r24, 0xFE	; 254
    275e:	80 83       	st	Z, r24
    2760:	07 80       	ldd	r0, Z+7	; 0x07
    2762:	f0 85       	ldd	r31, Z+8	; 0x08
    2764:	e0 2d       	mov	r30, r0
    2766:	09 95       	icall
    2768:	81 e0       	ldi	r24, 0x01	; 1
    276a:	08 95       	ret

0000276c <udd_ep_run>:
    276c:	7f 92       	push	r7
    276e:	8f 92       	push	r8
    2770:	9f 92       	push	r9
    2772:	af 92       	push	r10
    2774:	bf 92       	push	r11
    2776:	cf 92       	push	r12
    2778:	df 92       	push	r13
    277a:	ef 92       	push	r14
    277c:	ff 92       	push	r15
    277e:	0f 93       	push	r16
    2780:	1f 93       	push	r17
    2782:	cf 93       	push	r28
    2784:	df 93       	push	r29
    2786:	98 2e       	mov	r9, r24
    2788:	86 2e       	mov	r8, r22
    278a:	6a 01       	movw	r12, r20
    278c:	79 01       	movw	r14, r18
    278e:	90 dc       	rcall	.-1760   	; 0x20b0 <udd_ep_get_job>
    2790:	5c 01       	movw	r10, r24
    2792:	79 2c       	mov	r7, r9
    2794:	77 1c       	adc	r7, r7
    2796:	77 24       	eor	r7, r7
    2798:	77 1c       	adc	r7, r7
    279a:	c9 2d       	mov	r28, r9
    279c:	cf 70       	andi	r28, 0x0F	; 15
    279e:	d0 e0       	ldi	r29, 0x00	; 0
    27a0:	cc 0f       	add	r28, r28
    27a2:	dd 1f       	adc	r29, r29
    27a4:	c7 0d       	add	r28, r7
    27a6:	d1 1d       	adc	r29, r1
    27a8:	fe 01       	movw	r30, r28
    27aa:	ee 0f       	add	r30, r30
    27ac:	ff 1f       	adc	r31, r31
    27ae:	ee 0f       	add	r30, r30
    27b0:	ff 1f       	adc	r31, r31
    27b2:	ee 0f       	add	r30, r30
    27b4:	ff 1f       	adc	r31, r31
    27b6:	ec 5d       	subi	r30, 0xDC	; 220
    27b8:	fd 4d       	sbci	r31, 0xDD	; 221
    27ba:	81 89       	ldd	r24, Z+17	; 0x11
    27bc:	80 7c       	andi	r24, 0xC0	; 192
    27be:	09 f4       	brne	.+2      	; 0x27c2 <udd_ep_run+0x56>
    27c0:	7d c0       	rjmp	.+250    	; 0x28bc <udd_ep_run+0x150>
    27c2:	fe 01       	movw	r30, r28
    27c4:	ee 0f       	add	r30, r30
    27c6:	ff 1f       	adc	r31, r31
    27c8:	ee 0f       	add	r30, r30
    27ca:	ff 1f       	adc	r31, r31
    27cc:	ee 0f       	add	r30, r30
    27ce:	ff 1f       	adc	r31, r31
    27d0:	ec 5d       	subi	r30, 0xDC	; 220
    27d2:	fd 4d       	sbci	r31, 0xDD	; 221
    27d4:	81 89       	ldd	r24, Z+17	; 0x11
    27d6:	80 7c       	andi	r24, 0xC0	; 192
    27d8:	80 3c       	cpi	r24, 0xC0	; 192
    27da:	61 f0       	breq	.+24     	; 0x27f4 <udd_ep_run+0x88>
    27dc:	fe 01       	movw	r30, r28
    27de:	ee 0f       	add	r30, r30
    27e0:	ff 1f       	adc	r31, r31
    27e2:	ee 0f       	add	r30, r30
    27e4:	ff 1f       	adc	r31, r31
    27e6:	ee 0f       	add	r30, r30
    27e8:	ff 1f       	adc	r31, r31
    27ea:	ec 5d       	subi	r30, 0xDC	; 220
    27ec:	fd 4d       	sbci	r31, 0xDD	; 221
    27ee:	81 89       	ldd	r24, Z+17	; 0x11
    27f0:	82 fd       	sbrc	r24, 2
    27f2:	66 c0       	rjmp	.+204    	; 0x28c0 <udd_ep_run+0x154>
    27f4:	8f b7       	in	r24, 0x3f	; 63
    27f6:	f8 94       	cli
    27f8:	f5 01       	movw	r30, r10
    27fa:	90 81       	ld	r25, Z
    27fc:	90 ff       	sbrs	r25, 0
    27fe:	03 c0       	rjmp	.+6      	; 0x2806 <udd_ep_run+0x9a>
    2800:	8f bf       	out	0x3f, r24	; 63
    2802:	71 2c       	mov	r7, r1
    2804:	5e c0       	rjmp	.+188    	; 0x28c2 <udd_ep_run+0x156>
    2806:	f5 01       	movw	r30, r10
    2808:	90 81       	ld	r25, Z
    280a:	91 60       	ori	r25, 0x01	; 1
    280c:	90 83       	st	Z, r25
    280e:	8f bf       	out	0x3f, r24	; 63
    2810:	c1 82       	std	Z+1, r12	; 0x01
    2812:	d2 82       	std	Z+2, r13	; 0x02
    2814:	e3 82       	std	Z+3, r14	; 0x03
    2816:	f4 82       	std	Z+4, r15	; 0x04
    2818:	15 82       	std	Z+5, r1	; 0x05
    281a:	16 82       	std	Z+6, r1	; 0x06
    281c:	07 83       	std	Z+7, r16	; 0x07
    281e:	10 87       	std	Z+8, r17	; 0x08
    2820:	81 10       	cpse	r8, r1
    2822:	06 c0       	rjmp	.+12     	; 0x2830 <udd_ep_run+0xc4>
    2824:	91 e0       	ldi	r25, 0x01	; 1
    2826:	e1 14       	cp	r14, r1
    2828:	f1 04       	cpc	r15, r1
    282a:	19 f0       	breq	.+6      	; 0x2832 <udd_ep_run+0xc6>
    282c:	90 e0       	ldi	r25, 0x00	; 0
    282e:	01 c0       	rjmp	.+2      	; 0x2832 <udd_ep_run+0xc6>
    2830:	91 e0       	ldi	r25, 0x01	; 1
    2832:	f5 01       	movw	r30, r10
    2834:	80 81       	ld	r24, Z
    2836:	90 fb       	bst	r25, 0
    2838:	81 f9       	bld	r24, 1
    283a:	8b 7f       	andi	r24, 0xFB	; 251
    283c:	80 83       	st	Z, r24
    283e:	77 20       	and	r7, r7
    2840:	59 f0       	breq	.+22     	; 0x2858 <udd_ep_run+0xec>
    2842:	cc 0f       	add	r28, r28
    2844:	dd 1f       	adc	r29, r29
    2846:	cc 0f       	add	r28, r28
    2848:	dd 1f       	adc	r29, r29
    284a:	cc 0f       	add	r28, r28
    284c:	dd 1f       	adc	r29, r29
    284e:	cc 5d       	subi	r28, 0xDC	; 220
    2850:	dd 4d       	sbci	r29, 0xDD	; 221
    2852:	1e 8a       	std	Y+22, r1	; 0x16
    2854:	1f 8a       	std	Y+23, r1	; 0x17
    2856:	2d c0       	rjmp	.+90     	; 0x28b2 <udd_ep_run+0x146>
    2858:	fe 01       	movw	r30, r28
    285a:	ee 0f       	add	r30, r30
    285c:	ff 1f       	adc	r31, r31
    285e:	ee 0f       	add	r30, r30
    2860:	ff 1f       	adc	r31, r31
    2862:	ee 0f       	add	r30, r30
    2864:	ff 1f       	adc	r31, r31
    2866:	ec 5d       	subi	r30, 0xDC	; 220
    2868:	fd 4d       	sbci	r31, 0xDD	; 221
    286a:	81 89       	ldd	r24, Z+17	; 0x11
    286c:	80 7c       	andi	r24, 0xC0	; 192
    286e:	80 3c       	cpi	r24, 0xC0	; 192
    2870:	a1 f4       	brne	.+40     	; 0x289a <udd_ep_run+0x12e>
    2872:	ce 01       	movw	r24, r28
    2874:	88 0f       	add	r24, r24
    2876:	99 1f       	adc	r25, r25
    2878:	88 0f       	add	r24, r24
    287a:	99 1f       	adc	r25, r25
    287c:	88 0f       	add	r24, r24
    287e:	99 1f       	adc	r25, r25
    2880:	8c 5c       	subi	r24, 0xCC	; 204
    2882:	9d 4d       	sbci	r25, 0xDD	; 221
    2884:	ef db       	rcall	.-2082   	; 0x2064 <udd_ep_get_size>
    2886:	bc 01       	movw	r22, r24
    2888:	c7 01       	movw	r24, r14
    288a:	60 d2       	rcall	.+1216   	; 0x2d4c <__udivmodhi4>
    288c:	89 2b       	or	r24, r25
    288e:	29 f0       	breq	.+10     	; 0x289a <udd_ep_run+0x12e>
    2890:	f5 01       	movw	r30, r10
    2892:	80 81       	ld	r24, Z
    2894:	8e 7f       	andi	r24, 0xFE	; 254
    2896:	80 83       	st	Z, r24
    2898:	14 c0       	rjmp	.+40     	; 0x28c2 <udd_ep_run+0x156>
    289a:	cc 0f       	add	r28, r28
    289c:	dd 1f       	adc	r29, r29
    289e:	cc 0f       	add	r28, r28
    28a0:	dd 1f       	adc	r29, r29
    28a2:	cc 0f       	add	r28, r28
    28a4:	dd 1f       	adc	r29, r29
    28a6:	cc 5d       	subi	r28, 0xDC	; 220
    28a8:	dd 4d       	sbci	r29, 0xDD	; 221
    28aa:	1a 8a       	std	Y+18, r1	; 0x12
    28ac:	1b 8a       	std	Y+19, r1	; 0x13
    28ae:	1e 8a       	std	Y+22, r1	; 0x16
    28b0:	1f 8a       	std	Y+23, r1	; 0x17
    28b2:	89 2d       	mov	r24, r9
    28b4:	87 dc       	rcall	.-1778   	; 0x21c4 <udd_ep_trans_complet>
    28b6:	77 24       	eor	r7, r7
    28b8:	73 94       	inc	r7
    28ba:	03 c0       	rjmp	.+6      	; 0x28c2 <udd_ep_run+0x156>
    28bc:	71 2c       	mov	r7, r1
    28be:	01 c0       	rjmp	.+2      	; 0x28c2 <udd_ep_run+0x156>
    28c0:	71 2c       	mov	r7, r1
    28c2:	87 2d       	mov	r24, r7
    28c4:	df 91       	pop	r29
    28c6:	cf 91       	pop	r28
    28c8:	1f 91       	pop	r17
    28ca:	0f 91       	pop	r16
    28cc:	ff 90       	pop	r15
    28ce:	ef 90       	pop	r14
    28d0:	df 90       	pop	r13
    28d2:	cf 90       	pop	r12
    28d4:	bf 90       	pop	r11
    28d6:	af 90       	pop	r10
    28d8:	9f 90       	pop	r9
    28da:	8f 90       	pop	r8
    28dc:	7f 90       	pop	r7
    28de:	08 95       	ret

000028e0 <udd_ep_abort>:
    28e0:	ff 92       	push	r15
    28e2:	0f 93       	push	r16
    28e4:	1f 93       	push	r17
    28e6:	cf 93       	push	r28
    28e8:	df 93       	push	r29
    28ea:	18 2f       	mov	r17, r24
    28ec:	f8 2e       	mov	r15, r24
    28ee:	ff 1c       	adc	r15, r15
    28f0:	ff 24       	eor	r15, r15
    28f2:	ff 1c       	adc	r15, r15
    28f4:	c8 2f       	mov	r28, r24
    28f6:	cf 70       	andi	r28, 0x0F	; 15
    28f8:	d0 e0       	ldi	r29, 0x00	; 0
    28fa:	cc 0f       	add	r28, r28
    28fc:	dd 1f       	adc	r29, r29
    28fe:	cf 0d       	add	r28, r15
    2900:	d1 1d       	adc	r29, r1
    2902:	d6 db       	rcall	.-2132   	; 0x20b0 <udd_ep_get_job>
    2904:	dc 01       	movw	r26, r24
    2906:	fe 01       	movw	r30, r28
    2908:	ee 0f       	add	r30, r30
    290a:	ff 1f       	adc	r31, r31
    290c:	ee 0f       	add	r30, r30
    290e:	ff 1f       	adc	r31, r31
    2910:	ee 0f       	add	r30, r30
    2912:	ff 1f       	adc	r31, r31
    2914:	ec 5c       	subi	r30, 0xCC	; 204
    2916:	fd 4d       	sbci	r31, 0xDD	; 221
    2918:	02 e0       	ldi	r16, 0x02	; 2
    291a:	05 93       	las	Z, r16
    291c:	8c 91       	ld	r24, X
    291e:	80 ff       	sbrs	r24, 0
    2920:	22 c0       	rjmp	.+68     	; 0x2966 <udd_ep_abort+0x86>
    2922:	8e 7f       	andi	r24, 0xFE	; 254
    2924:	8c 93       	st	X, r24
    2926:	17 96       	adiw	r26, 0x07	; 7
    2928:	ed 91       	ld	r30, X+
    292a:	fc 91       	ld	r31, X
    292c:	18 97       	sbiw	r26, 0x08	; 8
    292e:	30 97       	sbiw	r30, 0x00	; 0
    2930:	d1 f0       	breq	.+52     	; 0x2966 <udd_ep_abort+0x86>
    2932:	ff 20       	and	r15, r15
    2934:	59 f0       	breq	.+22     	; 0x294c <udd_ep_abort+0x6c>
    2936:	cc 0f       	add	r28, r28
    2938:	dd 1f       	adc	r29, r29
    293a:	cc 0f       	add	r28, r28
    293c:	dd 1f       	adc	r29, r29
    293e:	cc 0f       	add	r28, r28
    2940:	dd 1f       	adc	r29, r29
    2942:	cc 5d       	subi	r28, 0xDC	; 220
    2944:	dd 4d       	sbci	r29, 0xDD	; 221
    2946:	6e 89       	ldd	r22, Y+22	; 0x16
    2948:	7f 89       	ldd	r23, Y+23	; 0x17
    294a:	0a c0       	rjmp	.+20     	; 0x2960 <udd_ep_abort+0x80>
    294c:	cc 0f       	add	r28, r28
    294e:	dd 1f       	adc	r29, r29
    2950:	cc 0f       	add	r28, r28
    2952:	dd 1f       	adc	r29, r29
    2954:	cc 0f       	add	r28, r28
    2956:	dd 1f       	adc	r29, r29
    2958:	cc 5d       	subi	r28, 0xDC	; 220
    295a:	dd 4d       	sbci	r29, 0xDD	; 221
    295c:	6a 89       	ldd	r22, Y+18	; 0x12
    295e:	7b 89       	ldd	r23, Y+19	; 0x13
    2960:	41 2f       	mov	r20, r17
    2962:	81 e0       	ldi	r24, 0x01	; 1
    2964:	09 95       	icall
    2966:	df 91       	pop	r29
    2968:	cf 91       	pop	r28
    296a:	1f 91       	pop	r17
    296c:	0f 91       	pop	r16
    296e:	ff 90       	pop	r15
    2970:	08 95       	ret

00002972 <udd_ep_free>:
    2972:	cf 93       	push	r28
    2974:	c8 2f       	mov	r28, r24
    2976:	b4 df       	rcall	.-152    	; 0x28e0 <udd_ep_abort>
    2978:	ec 2f       	mov	r30, r28
    297a:	ef 70       	andi	r30, 0x0F	; 15
    297c:	f0 e0       	ldi	r31, 0x00	; 0
    297e:	ee 0f       	add	r30, r30
    2980:	ff 1f       	adc	r31, r31
    2982:	8c 2f       	mov	r24, r28
    2984:	cc 0f       	add	r28, r28
    2986:	99 0b       	sbc	r25, r25
    2988:	88 27       	eor	r24, r24
    298a:	99 0f       	add	r25, r25
    298c:	88 1f       	adc	r24, r24
    298e:	99 27       	eor	r25, r25
    2990:	e8 0f       	add	r30, r24
    2992:	f9 1f       	adc	r31, r25
    2994:	ee 0f       	add	r30, r30
    2996:	ff 1f       	adc	r31, r31
    2998:	ee 0f       	add	r30, r30
    299a:	ff 1f       	adc	r31, r31
    299c:	ee 0f       	add	r30, r30
    299e:	ff 1f       	adc	r31, r31
    29a0:	ec 5d       	subi	r30, 0xDC	; 220
    29a2:	fd 4d       	sbci	r31, 0xDD	; 221
    29a4:	11 8a       	std	Z+17, r1	; 0x11
    29a6:	cf 91       	pop	r28
    29a8:	08 95       	ret

000029aa <udd_ep_set_halt>:
    29aa:	0f 93       	push	r16
    29ac:	e8 2f       	mov	r30, r24
    29ae:	ef 70       	andi	r30, 0x0F	; 15
    29b0:	f0 e0       	ldi	r31, 0x00	; 0
    29b2:	ee 0f       	add	r30, r30
    29b4:	ff 1f       	adc	r31, r31
    29b6:	28 2f       	mov	r18, r24
    29b8:	08 2e       	mov	r0, r24
    29ba:	00 0c       	add	r0, r0
    29bc:	33 0b       	sbc	r19, r19
    29be:	22 27       	eor	r18, r18
    29c0:	33 0f       	add	r19, r19
    29c2:	22 1f       	adc	r18, r18
    29c4:	33 27       	eor	r19, r19
    29c6:	e2 0f       	add	r30, r18
    29c8:	f3 1f       	adc	r31, r19
    29ca:	df 01       	movw	r26, r30
    29cc:	aa 0f       	add	r26, r26
    29ce:	bb 1f       	adc	r27, r27
    29d0:	aa 0f       	add	r26, r26
    29d2:	bb 1f       	adc	r27, r27
    29d4:	aa 0f       	add	r26, r26
    29d6:	bb 1f       	adc	r27, r27
    29d8:	ac 5d       	subi	r26, 0xDC	; 220
    29da:	bd 4d       	sbci	r27, 0xDD	; 221
    29dc:	51 96       	adiw	r26, 0x11	; 17
    29de:	9c 91       	ld	r25, X
    29e0:	51 97       	sbiw	r26, 0x11	; 17
    29e2:	94 60       	ori	r25, 0x04	; 4
    29e4:	51 96       	adiw	r26, 0x11	; 17
    29e6:	9c 93       	st	X, r25
    29e8:	ee 0f       	add	r30, r30
    29ea:	ff 1f       	adc	r31, r31
    29ec:	ee 0f       	add	r30, r30
    29ee:	ff 1f       	adc	r31, r31
    29f0:	ee 0f       	add	r30, r30
    29f2:	ff 1f       	adc	r31, r31
    29f4:	ec 5c       	subi	r30, 0xCC	; 204
    29f6:	fd 4d       	sbci	r31, 0xDD	; 221
    29f8:	01 e0       	ldi	r16, 0x01	; 1
    29fa:	06 93       	lac	Z, r16
    29fc:	71 df       	rcall	.-286    	; 0x28e0 <udd_ep_abort>
    29fe:	81 e0       	ldi	r24, 0x01	; 1
    2a00:	0f 91       	pop	r16
    2a02:	08 95       	ret

00002a04 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    2a04:	1f 92       	push	r1
    2a06:	0f 92       	push	r0
    2a08:	0f b6       	in	r0, 0x3f	; 63
    2a0a:	0f 92       	push	r0
    2a0c:	11 24       	eor	r1, r1
    2a0e:	0f 93       	push	r16
    2a10:	2f 93       	push	r18
    2a12:	3f 93       	push	r19
    2a14:	4f 93       	push	r20
    2a16:	5f 93       	push	r21
    2a18:	6f 93       	push	r22
    2a1a:	7f 93       	push	r23
    2a1c:	8f 93       	push	r24
    2a1e:	9f 93       	push	r25
    2a20:	af 93       	push	r26
    2a22:	bf 93       	push	r27
    2a24:	ef 93       	push	r30
    2a26:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    2a28:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2a2c:	88 23       	and	r24, r24
    2a2e:	44 f4       	brge	.+16     	; 0x2a40 <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    2a30:	80 e8       	ldi	r24, 0x80	; 128
    2a32:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    2a36:	0e 94 7b 0b 	call	0x16f6	; 0x16f6 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
    2a3a:	0e 94 0b 04 	call	0x816	; 0x816 <main_sof_action>
#endif
		goto udd_interrupt_bus_event_end;
    2a3e:	8a c0       	rjmp	.+276    	; 0x2b54 <__vector_125+0x150>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    2a40:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2a44:	82 ff       	sbrs	r24, 2
    2a46:	20 c0       	rjmp	.+64     	; 0x2a88 <__vector_125+0x84>
		udd_ack_underflow_event();
    2a48:	84 e0       	ldi	r24, 0x04	; 4
    2a4a:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    2a4e:	80 91 3c 22 	lds	r24, 0x223C	; 0x80223c <udd_sram+0x18>
    2a52:	86 ff       	sbrs	r24, 6
    2a54:	7f c0       	rjmp	.+254    	; 0x2b54 <__vector_125+0x150>
	udd_control_out_clear_NACK0();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2a56:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2a5a:	81 fd       	sbrc	r24, 1
    2a5c:	7b c0       	rjmp	.+246    	; 0x2b54 <__vector_125+0x150>
    2a5e:	43 db       	rcall	.-2426   	; 0x20e6 <udd_ctrl_interrupt_tc_setup>
    2a60:	81 11       	cpse	r24, r1
    2a62:	78 c0       	rjmp	.+240    	; 0x2b54 <__vector_125+0x150>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    2a64:	80 91 21 22 	lds	r24, 0x2221	; 0x802221 <udd_ep_control_state>
    2a68:	81 30       	cpi	r24, 0x01	; 1
    2a6a:	11 f4       	brne	.+4      	; 0x2a70 <__vector_125+0x6c>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    2a6c:	79 da       	rcall	.-2830   	; 0x1f60 <udd_ctrl_send_zlp_in>
    2a6e:	72 c0       	rjmp	.+228    	; 0x2b54 <__vector_125+0x150>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2a70:	84 30       	cpi	r24, 0x04	; 4
    2a72:	09 f0       	breq	.+2      	; 0x2a76 <__vector_125+0x72>
    2a74:	6f c0       	rjmp	.+222    	; 0x2b54 <__vector_125+0x150>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    2a76:	ed e3       	ldi	r30, 0x3D	; 61
    2a78:	f2 e2       	ldi	r31, 0x22	; 34
    2a7a:	04 e0       	ldi	r16, 0x04	; 4
    2a7c:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2a7e:	e5 e3       	ldi	r30, 0x35	; 53
    2a80:	f2 e2       	ldi	r31, 0x22	; 34
    2a82:	04 e0       	ldi	r16, 0x04	; 4
    2a84:	05 93       	las	Z, r16
    2a86:	66 c0       	rjmp	.+204    	; 0x2b54 <__vector_125+0x150>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    2a88:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2a8c:	81 ff       	sbrs	r24, 1
    2a8e:	5d c0       	rjmp	.+186    	; 0x2b4a <__vector_125+0x146>
		udd_ack_overflow_event();
    2a90:	82 e0       	ldi	r24, 0x02	; 2
    2a92:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    2a96:	80 91 34 22 	lds	r24, 0x2234	; 0x802234 <udd_sram+0x10>
    2a9a:	86 ff       	sbrs	r24, 6
    2a9c:	5b c0       	rjmp	.+182    	; 0x2b54 <__vector_125+0x150>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2a9e:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2aa2:	81 fd       	sbrc	r24, 1
    2aa4:	57 c0       	rjmp	.+174    	; 0x2b54 <__vector_125+0x150>
    2aa6:	1f db       	rcall	.-2498   	; 0x20e6 <udd_ctrl_interrupt_tc_setup>
    2aa8:	81 11       	cpse	r24, r1
    2aaa:	54 c0       	rjmp	.+168    	; 0x2b54 <__vector_125+0x150>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    2aac:	80 91 21 22 	lds	r24, 0x2221	; 0x802221 <udd_ep_control_state>
    2ab0:	82 30       	cpi	r24, 0x02	; 2
    2ab2:	41 f4       	brne	.+16     	; 0x2ac4 <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2ab4:	84 e0       	ldi	r24, 0x04	; 4
    2ab6:	80 93 21 22 	sts	0x2221, r24	; 0x802221 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    2aba:	e4 e3       	ldi	r30, 0x34	; 52
    2abc:	f2 e2       	ldi	r31, 0x22	; 34
    2abe:	02 e0       	ldi	r16, 0x02	; 2
    2ac0:	06 93       	lac	Z, r16
    2ac2:	48 c0       	rjmp	.+144    	; 0x2b54 <__vector_125+0x150>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    2ac4:	83 30       	cpi	r24, 0x03	; 3
    2ac6:	09 f0       	breq	.+2      	; 0x2aca <__vector_125+0xc6>
    2ac8:	45 c0       	rjmp	.+138    	; 0x2b54 <__vector_125+0x150>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    2aca:	ed e3       	ldi	r30, 0x3D	; 61
    2acc:	f2 e2       	ldi	r31, 0x22	; 34
    2ace:	04 e0       	ldi	r16, 0x04	; 4
    2ad0:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2ad2:	e5 e3       	ldi	r30, 0x35	; 53
    2ad4:	f2 e2       	ldi	r31, 0x22	; 34
    2ad6:	04 e0       	ldi	r16, 0x04	; 4
    2ad8:	05 93       	las	Z, r16
    2ada:	3c c0       	rjmp	.+120    	; 0x2b54 <__vector_125+0x150>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    2adc:	80 e1       	ldi	r24, 0x10	; 16
    2ade:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    2ae2:	81 e0       	ldi	r24, 0x01	; 1
    2ae4:	fd de       	rcall	.-518    	; 0x28e0 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    2ae6:	81 e8       	ldi	r24, 0x81	; 129
    2ae8:	fb de       	rcall	.-522    	; 0x28e0 <udd_ep_abort>
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    2aea:	82 e0       	ldi	r24, 0x02	; 2
    2aec:	f9 de       	rcall	.-526    	; 0x28e0 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    2aee:	82 e8       	ldi	r24, 0x82	; 130
    2af0:	f7 de       	rcall	.-530    	; 0x28e0 <udd_ep_abort>
		}
#endif
		udc_reset();
    2af2:	0e 94 56 0b 	call	0x16ac	; 0x16ac <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    2af6:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2afa:	e4 e2       	ldi	r30, 0x24	; 36
    2afc:	f2 e2       	ldi	r31, 0x22	; 34
    2afe:	11 8a       	std	Z+17, r1	; 0x11
	udd_endpoint_clear_status(ep_ctrl);
    2b00:	96 e0       	ldi	r25, 0x06	; 6
    2b02:	90 8b       	std	Z+16, r25	; 0x10
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2b04:	83 e4       	ldi	r24, 0x43	; 67
    2b06:	81 8b       	std	Z+17, r24	; 0x11
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2b08:	11 8e       	std	Z+25, r1	; 0x19
	udd_endpoint_clear_status(ep_ctrl);
    2b0a:	90 8f       	std	Z+24, r25	; 0x18
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2b0c:	81 8f       	std	Z+25, r24	; 0x19
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    2b0e:	8d ed       	ldi	r24, 0xDD	; 221
    2b10:	91 e2       	ldi	r25, 0x21	; 33
    2b12:	84 8b       	std	Z+20, r24	; 0x14
    2b14:	95 8b       	std	Z+21, r25	; 0x15
		// Reset endpoint control management
		udd_ctrl_init();
    2b16:	ef d9       	rcall	.-3106   	; 0x1ef6 <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    2b18:	1d c0       	rjmp	.+58     	; 0x2b54 <__vector_125+0x150>
	}

	if (udd_is_suspend_event()) {
    2b1a:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2b1e:	86 ff       	sbrs	r24, 6
    2b20:	08 c0       	rjmp	.+16     	; 0x2b32 <__vector_125+0x12e>
		udd_ack_suspend_event();
    2b22:	80 e4       	ldi	r24, 0x40	; 64
    2b24:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    2b28:	80 e0       	ldi	r24, 0x00	; 0
    2b2a:	bc d9       	rcall	.-3208   	; 0x1ea4 <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
    2b2c:	0e 94 09 04 	call	0x812	; 0x812 <main_suspend_action>
#endif
		goto udd_interrupt_bus_event_end;
    2b30:	11 c0       	rjmp	.+34     	; 0x2b54 <__vector_125+0x150>
	}

	if (udd_is_resume_event()) {
    2b32:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2b36:	85 ff       	sbrs	r24, 5
    2b38:	0d c0       	rjmp	.+26     	; 0x2b54 <__vector_125+0x150>
		udd_ack_resume_event();
    2b3a:	80 e2       	ldi	r24, 0x20	; 32
    2b3c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(true); // Enter in power reduction mode
    2b40:	81 e0       	ldi	r24, 0x01	; 1
    2b42:	b0 d9       	rcall	.-3232   	; 0x1ea4 <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    2b44:	0e 94 0a 04 	call	0x814	; 0x814 <main_resume_action>
#endif
		goto udd_interrupt_bus_event_end;
    2b48:	05 c0       	rjmp	.+10     	; 0x2b54 <__vector_125+0x150>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    2b4a:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2b4e:	84 fd       	sbrc	r24, 4
    2b50:	c5 cf       	rjmp	.-118    	; 0x2adc <__vector_125+0xd8>
    2b52:	e3 cf       	rjmp	.-58     	; 0x2b1a <__vector_125+0x116>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    2b54:	ff 91       	pop	r31
    2b56:	ef 91       	pop	r30
    2b58:	bf 91       	pop	r27
    2b5a:	af 91       	pop	r26
    2b5c:	9f 91       	pop	r25
    2b5e:	8f 91       	pop	r24
    2b60:	7f 91       	pop	r23
    2b62:	6f 91       	pop	r22
    2b64:	5f 91       	pop	r21
    2b66:	4f 91       	pop	r20
    2b68:	3f 91       	pop	r19
    2b6a:	2f 91       	pop	r18
    2b6c:	0f 91       	pop	r16
    2b6e:	0f 90       	pop	r0
    2b70:	0f be       	out	0x3f, r0	; 63
    2b72:	0f 90       	pop	r0
    2b74:	1f 90       	pop	r1
    2b76:	18 95       	reti

00002b78 <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    2b78:	1f 92       	push	r1
    2b7a:	0f 92       	push	r0
    2b7c:	0f b6       	in	r0, 0x3f	; 63
    2b7e:	0f 92       	push	r0
    2b80:	11 24       	eor	r1, r1
    2b82:	0f 93       	push	r16
    2b84:	1f 93       	push	r17
    2b86:	2f 93       	push	r18
    2b88:	3f 93       	push	r19
    2b8a:	4f 93       	push	r20
    2b8c:	5f 93       	push	r21
    2b8e:	6f 93       	push	r22
    2b90:	7f 93       	push	r23
    2b92:	8f 93       	push	r24
    2b94:	9f 93       	push	r25
    2b96:	af 93       	push	r26
    2b98:	bf 93       	push	r27
    2b9a:	cf 93       	push	r28
    2b9c:	df 93       	push	r29
    2b9e:	ef 93       	push	r30
    2ba0:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    2ba2:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2ba6:	81 fd       	sbrc	r24, 1
    2ba8:	03 c0       	rjmp	.+6      	; 0x2bb0 <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    2baa:	9d da       	rcall	.-2758   	; 0x20e6 <udd_ctrl_interrupt_tc_setup>
    2bac:	81 11       	cpse	r24, r1
    2bae:	b9 c0       	rjmp	.+370    	; 0x2d22 <__vector_126+0x1aa>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    2bb0:	82 e0       	ldi	r24, 0x02	; 2
    2bb2:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    2bb6:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
    2bba:	81 95       	neg	r24
    2bbc:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    2bbe:	e4 e3       	ldi	r30, 0x34	; 52
    2bc0:	f2 e2       	ldi	r31, 0x22	; 34
    2bc2:	e8 1b       	sub	r30, r24
    2bc4:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    2bc6:	20 81       	ld	r18, Z
    2bc8:	31 81       	ldd	r19, Z+1	; 0x01
    2bca:	24 53       	subi	r18, 0x34	; 52
    2bcc:	32 42       	sbci	r19, 0x22	; 34
    2bce:	36 95       	lsr	r19
    2bd0:	27 95       	ror	r18
    2bd2:	36 95       	lsr	r19
    2bd4:	27 95       	ror	r18
    2bd6:	36 95       	lsr	r19
    2bd8:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    2bda:	82 2f       	mov	r24, r18
    2bdc:	86 95       	lsr	r24
    2bde:	20 fd       	sbrc	r18, 0
    2be0:	02 c0       	rjmp	.+4      	; 0x2be6 <__vector_126+0x6e>
    2be2:	90 e0       	ldi	r25, 0x00	; 0
    2be4:	01 c0       	rjmp	.+2      	; 0x2be8 <__vector_126+0x70>
    2be6:	90 e8       	ldi	r25, 0x80	; 128
    2be8:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2bea:	e8 2f       	mov	r30, r24
    2bec:	ef 70       	andi	r30, 0x0F	; 15
    2bee:	f0 e0       	ldi	r31, 0x00	; 0
    2bf0:	ee 0f       	add	r30, r30
    2bf2:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    2bf4:	28 2f       	mov	r18, r24
    2bf6:	08 2e       	mov	r0, r24
    2bf8:	00 0c       	add	r0, r0
    2bfa:	33 0b       	sbc	r19, r19
    2bfc:	22 27       	eor	r18, r18
    2bfe:	33 0f       	add	r19, r19
    2c00:	22 1f       	adc	r18, r18
    2c02:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2c04:	e2 0f       	add	r30, r18
    2c06:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    2c08:	df 01       	movw	r26, r30
    2c0a:	aa 0f       	add	r26, r26
    2c0c:	bb 1f       	adc	r27, r27
    2c0e:	aa 0f       	add	r26, r26
    2c10:	bb 1f       	adc	r27, r27
    2c12:	aa 0f       	add	r26, r26
    2c14:	bb 1f       	adc	r27, r27
    2c16:	ac 5c       	subi	r26, 0xCC	; 204
    2c18:	bd 4d       	sbci	r27, 0xDD	; 221
    2c1a:	9c 91       	ld	r25, X
    2c1c:	95 ff       	sbrs	r25, 5
    2c1e:	81 c0       	rjmp	.+258    	; 0x2d22 <__vector_126+0x1aa>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    2c20:	fd 01       	movw	r30, r26
    2c22:	00 e2       	ldi	r16, 0x20	; 32
    2c24:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    2c26:	81 11       	cpse	r24, r1
    2c28:	77 c0       	rjmp	.+238    	; 0x2d18 <__vector_126+0x1a0>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2c2a:	80 91 21 22 	lds	r24, 0x2221	; 0x802221 <udd_ep_control_state>
    2c2e:	84 30       	cpi	r24, 0x04	; 4
    2c30:	19 f4       	brne	.+6      	; 0x2c38 <__vector_126+0xc0>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    2c32:	a4 d9       	rcall	.-3256   	; 0x1f7c <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    2c34:	60 d9       	rcall	.-3392   	; 0x1ef6 <udd_ctrl_init>
    2c36:	75 c0       	rjmp	.+234    	; 0x2d22 <__vector_126+0x1aa>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    2c38:	00 91 36 22 	lds	r16, 0x2236	; 0x802236 <udd_sram+0x12>
    2c3c:	10 91 37 22 	lds	r17, 0x2237	; 0x802237 <udd_sram+0x13>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    2c40:	80 91 a6 24 	lds	r24, 0x24A6	; 0x8024a6 <udd_g_ctrlreq+0xa>
    2c44:	90 91 a7 24 	lds	r25, 0x24A7	; 0x8024a7 <udd_g_ctrlreq+0xb>
    2c48:	c0 91 1d 22 	lds	r28, 0x221D	; 0x80221d <udd_ctrl_payload_nb_trans>
    2c4c:	d0 91 1e 22 	lds	r29, 0x221E	; 0x80221e <udd_ctrl_payload_nb_trans+0x1>
    2c50:	9e 01       	movw	r18, r28
    2c52:	20 0f       	add	r18, r16
    2c54:	31 1f       	adc	r19, r17
    2c56:	82 17       	cp	r24, r18
    2c58:	93 07       	cpc	r25, r19
    2c5a:	18 f4       	brcc	.+6      	; 0x2c62 <__vector_126+0xea>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    2c5c:	8c 01       	movw	r16, r24
    2c5e:	0c 1b       	sub	r16, r28
    2c60:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    2c62:	80 91 a4 24 	lds	r24, 0x24A4	; 0x8024a4 <udd_g_ctrlreq+0x8>
    2c66:	90 91 a5 24 	lds	r25, 0x24A5	; 0x8024a5 <udd_g_ctrlreq+0x9>
    2c6a:	a8 01       	movw	r20, r16
    2c6c:	6d ed       	ldi	r22, 0xDD	; 221
    2c6e:	71 e2       	ldi	r23, 0x21	; 33
    2c70:	8c 0f       	add	r24, r28
    2c72:	9d 1f       	adc	r25, r29
    2c74:	a7 d0       	rcall	.+334    	; 0x2dc4 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    2c76:	c0 0f       	add	r28, r16
    2c78:	d1 1f       	adc	r29, r17
    2c7a:	c0 93 1d 22 	sts	0x221D, r28	; 0x80221d <udd_ctrl_payload_nb_trans>
    2c7e:	d0 93 1e 22 	sts	0x221E, r29	; 0x80221e <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2c82:	00 34       	cpi	r16, 0x40	; 64
    2c84:	11 05       	cpc	r17, r1
    2c86:	69 f4       	brne	.+26     	; 0x2ca2 <__vector_126+0x12a>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    2c88:	80 91 1f 22 	lds	r24, 0x221F	; 0x80221f <udd_ctrl_prev_payload_nb_trans>
    2c8c:	90 91 20 22 	lds	r25, 0x2220	; 0x802220 <udd_ctrl_prev_payload_nb_trans+0x1>
    2c90:	8c 0f       	add	r24, r28
    2c92:	9d 1f       	adc	r25, r29

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2c94:	20 91 a2 24 	lds	r18, 0x24A2	; 0x8024a2 <udd_g_ctrlreq+0x6>
    2c98:	30 91 a3 24 	lds	r19, 0x24A3	; 0x8024a3 <udd_g_ctrlreq+0x7>
    2c9c:	82 17       	cp	r24, r18
    2c9e:	93 07       	cpc	r25, r19
    2ca0:	80 f0       	brcs	.+32     	; 0x2cc2 <__vector_126+0x14a>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    2ca2:	ec e9       	ldi	r30, 0x9C	; 156
    2ca4:	f4 e2       	ldi	r31, 0x24	; 36
    2ca6:	c2 87       	std	Z+10, r28	; 0x0a
    2ca8:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    2caa:	06 84       	ldd	r0, Z+14	; 0x0e
    2cac:	f7 85       	ldd	r31, Z+15	; 0x0f
    2cae:	e0 2d       	mov	r30, r0
    2cb0:	30 97       	sbiw	r30, 0x00	; 0
    2cb2:	29 f0       	breq	.+10     	; 0x2cbe <__vector_126+0x146>
			if (!udd_g_ctrlreq.over_under_run()) {
    2cb4:	09 95       	icall
    2cb6:	81 11       	cpse	r24, r1
    2cb8:	02 c0       	rjmp	.+4      	; 0x2cbe <__vector_126+0x146>
				// Stall ZLP
				udd_ctrl_stall_data();
    2cba:	44 d9       	rcall	.-3448   	; 0x1f44 <udd_ctrl_stall_data>
    2cbc:	32 c0       	rjmp	.+100    	; 0x2d22 <__vector_126+0x1aa>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    2cbe:	50 d9       	rcall	.-3424   	; 0x1f60 <udd_ctrl_send_zlp_in>
    2cc0:	30 c0       	rjmp	.+96     	; 0x2d22 <__vector_126+0x1aa>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    2cc2:	80 91 a6 24 	lds	r24, 0x24A6	; 0x8024a6 <udd_g_ctrlreq+0xa>
    2cc6:	90 91 a7 24 	lds	r25, 0x24A7	; 0x8024a7 <udd_g_ctrlreq+0xb>
    2cca:	c8 17       	cp	r28, r24
    2ccc:	d9 07       	cpc	r29, r25
    2cce:	f9 f4       	brne	.+62     	; 0x2d0e <__vector_126+0x196>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    2cd0:	e0 91 aa 24 	lds	r30, 0x24AA	; 0x8024aa <udd_g_ctrlreq+0xe>
    2cd4:	f0 91 ab 24 	lds	r31, 0x24AB	; 0x8024ab <udd_g_ctrlreq+0xf>
    2cd8:	30 97       	sbiw	r30, 0x00	; 0
    2cda:	11 f4       	brne	.+4      	; 0x2ce0 <__vector_126+0x168>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    2cdc:	33 d9       	rcall	.-3482   	; 0x1f44 <udd_ctrl_stall_data>
    2cde:	21 c0       	rjmp	.+66     	; 0x2d22 <__vector_126+0x1aa>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    2ce0:	09 95       	icall
    2ce2:	81 11       	cpse	r24, r1
    2ce4:	02 c0       	rjmp	.+4      	; 0x2cea <__vector_126+0x172>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    2ce6:	2e d9       	rcall	.-3492   	; 0x1f44 <udd_ctrl_stall_data>
    2ce8:	1c c0       	rjmp	.+56     	; 0x2d22 <__vector_126+0x1aa>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    2cea:	20 91 1f 22 	lds	r18, 0x221F	; 0x80221f <udd_ctrl_prev_payload_nb_trans>
    2cee:	30 91 20 22 	lds	r19, 0x2220	; 0x802220 <udd_ctrl_prev_payload_nb_trans+0x1>
    2cf2:	80 91 1d 22 	lds	r24, 0x221D	; 0x80221d <udd_ctrl_payload_nb_trans>
    2cf6:	90 91 1e 22 	lds	r25, 0x221E	; 0x80221e <udd_ctrl_payload_nb_trans+0x1>
    2cfa:	82 0f       	add	r24, r18
    2cfc:	93 1f       	adc	r25, r19
    2cfe:	80 93 1f 22 	sts	0x221F, r24	; 0x80221f <udd_ctrl_prev_payload_nb_trans>
    2d02:	90 93 20 22 	sts	0x2220, r25	; 0x802220 <udd_ctrl_prev_payload_nb_trans+0x1>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    2d06:	10 92 1d 22 	sts	0x221D, r1	; 0x80221d <udd_ctrl_payload_nb_trans>
    2d0a:	10 92 1e 22 	sts	0x221E, r1	; 0x80221e <udd_ctrl_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    2d0e:	e4 e3       	ldi	r30, 0x34	; 52
    2d10:	f2 e2       	ldi	r31, 0x22	; 34
    2d12:	02 e0       	ldi	r16, 0x02	; 2
    2d14:	06 93       	lac	Z, r16
    2d16:	05 c0       	rjmp	.+10     	; 0x2d22 <__vector_126+0x1aa>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    2d18:	80 38       	cpi	r24, 0x80	; 128
    2d1a:	11 f4       	brne	.+4      	; 0x2d20 <__vector_126+0x1a8>
		udd_ctrl_in_sent();
    2d1c:	37 d9       	rcall	.-3474   	; 0x1f8c <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    2d1e:	01 c0       	rjmp	.+2      	; 0x2d22 <__vector_126+0x1aa>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    2d20:	51 da       	rcall	.-2910   	; 0x21c4 <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    2d22:	ff 91       	pop	r31
    2d24:	ef 91       	pop	r30
    2d26:	df 91       	pop	r29
    2d28:	cf 91       	pop	r28
    2d2a:	bf 91       	pop	r27
    2d2c:	af 91       	pop	r26
    2d2e:	9f 91       	pop	r25
    2d30:	8f 91       	pop	r24
    2d32:	7f 91       	pop	r23
    2d34:	6f 91       	pop	r22
    2d36:	5f 91       	pop	r21
    2d38:	4f 91       	pop	r20
    2d3a:	3f 91       	pop	r19
    2d3c:	2f 91       	pop	r18
    2d3e:	1f 91       	pop	r17
    2d40:	0f 91       	pop	r16
    2d42:	0f 90       	pop	r0
    2d44:	0f be       	out	0x3f, r0	; 63
    2d46:	0f 90       	pop	r0
    2d48:	1f 90       	pop	r1
    2d4a:	18 95       	reti

00002d4c <__udivmodhi4>:
    2d4c:	aa 1b       	sub	r26, r26
    2d4e:	bb 1b       	sub	r27, r27
    2d50:	51 e1       	ldi	r21, 0x11	; 17
    2d52:	07 c0       	rjmp	.+14     	; 0x2d62 <__udivmodhi4_ep>

00002d54 <__udivmodhi4_loop>:
    2d54:	aa 1f       	adc	r26, r26
    2d56:	bb 1f       	adc	r27, r27
    2d58:	a6 17       	cp	r26, r22
    2d5a:	b7 07       	cpc	r27, r23
    2d5c:	10 f0       	brcs	.+4      	; 0x2d62 <__udivmodhi4_ep>
    2d5e:	a6 1b       	sub	r26, r22
    2d60:	b7 0b       	sbc	r27, r23

00002d62 <__udivmodhi4_ep>:
    2d62:	88 1f       	adc	r24, r24
    2d64:	99 1f       	adc	r25, r25
    2d66:	5a 95       	dec	r21
    2d68:	a9 f7       	brne	.-22     	; 0x2d54 <__udivmodhi4_loop>
    2d6a:	80 95       	com	r24
    2d6c:	90 95       	com	r25
    2d6e:	bc 01       	movw	r22, r24
    2d70:	cd 01       	movw	r24, r26
    2d72:	08 95       	ret

00002d74 <__divmodhi4>:
    2d74:	97 fb       	bst	r25, 7
    2d76:	07 2e       	mov	r0, r23
    2d78:	16 f4       	brtc	.+4      	; 0x2d7e <__divmodhi4+0xa>
    2d7a:	00 94       	com	r0
    2d7c:	06 d0       	rcall	.+12     	; 0x2d8a <__divmodhi4_neg1>
    2d7e:	77 fd       	sbrc	r23, 7
    2d80:	08 d0       	rcall	.+16     	; 0x2d92 <__divmodhi4_neg2>
    2d82:	e4 df       	rcall	.-56     	; 0x2d4c <__udivmodhi4>
    2d84:	07 fc       	sbrc	r0, 7
    2d86:	05 d0       	rcall	.+10     	; 0x2d92 <__divmodhi4_neg2>
    2d88:	3e f4       	brtc	.+14     	; 0x2d98 <__divmodhi4_exit>

00002d8a <__divmodhi4_neg1>:
    2d8a:	90 95       	com	r25
    2d8c:	81 95       	neg	r24
    2d8e:	9f 4f       	sbci	r25, 0xFF	; 255
    2d90:	08 95       	ret

00002d92 <__divmodhi4_neg2>:
    2d92:	70 95       	com	r23
    2d94:	61 95       	neg	r22
    2d96:	7f 4f       	sbci	r23, 0xFF	; 255

00002d98 <__divmodhi4_exit>:
    2d98:	08 95       	ret

00002d9a <__tablejump2__>:
    2d9a:	ee 0f       	add	r30, r30
    2d9c:	ff 1f       	adc	r31, r31
    2d9e:	05 90       	lpm	r0, Z+
    2da0:	f4 91       	lpm	r31, Z
    2da2:	e0 2d       	mov	r30, r0
    2da4:	09 94       	ijmp

00002da6 <__umulhisi3>:
    2da6:	a2 9f       	mul	r26, r18
    2da8:	b0 01       	movw	r22, r0
    2daa:	b3 9f       	mul	r27, r19
    2dac:	c0 01       	movw	r24, r0
    2dae:	a3 9f       	mul	r26, r19
    2db0:	70 0d       	add	r23, r0
    2db2:	81 1d       	adc	r24, r1
    2db4:	11 24       	eor	r1, r1
    2db6:	91 1d       	adc	r25, r1
    2db8:	b2 9f       	mul	r27, r18
    2dba:	70 0d       	add	r23, r0
    2dbc:	81 1d       	adc	r24, r1
    2dbe:	11 24       	eor	r1, r1
    2dc0:	91 1d       	adc	r25, r1
    2dc2:	08 95       	ret

00002dc4 <memcpy>:
    2dc4:	fb 01       	movw	r30, r22
    2dc6:	dc 01       	movw	r26, r24
    2dc8:	02 c0       	rjmp	.+4      	; 0x2dce <memcpy+0xa>
    2dca:	01 90       	ld	r0, Z+
    2dcc:	0d 92       	st	X+, r0
    2dce:	41 50       	subi	r20, 0x01	; 1
    2dd0:	50 40       	sbci	r21, 0x00	; 0
    2dd2:	d8 f7       	brcc	.-10     	; 0x2dca <memcpy+0x6>
    2dd4:	08 95       	ret

00002dd6 <_exit>:
    2dd6:	f8 94       	cli

00002dd8 <__stop_program>:
    2dd8:	ff cf       	rjmp	.-2      	; 0x2dd8 <__stop_program>
