--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/letrend/workspace/darkroom/ise_files/iseconfig/filter.filter -intstyle
ise -v 3 -s 2 -n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr
mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9765857 paths analyzed, 628 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.992ns.
--------------------------------------------------------------------------------

Paths for end point lighthouse/sensor_value_10 (SLICE_X13Y40.A5), 3719282 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_16 (FF)
  Destination:          lighthouse/sensor_value_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.815ns (Levels of Logic = 7)
  Clock Path Skew:      1.108ns (1.711 - 0.603)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: counter/temp_16 to lighthouse/sensor_value_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   counter/temp<19>
                                                       counter/temp_16
    SLICE_X14Y40.AX      net (fanout=3)        4.641   counter/temp<16>
    SLICE_X14Y40.COUT    Taxcy                 0.281   lighthouse/t_0<19>
                                                       lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<23>
                                                       lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.BMUX    Tcinb                 0.277   lighthouse/n0300<31>
                                                       lighthouse/Msub_n0300_Madd_xor<31>
    SLICE_X9Y40.C1       net (fanout=7)        6.104   lighthouse/n0300<29>
    SLICE_X9Y40.C        Tilo                  0.259   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X13Y40.B4      net (fanout=28)       6.675   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X13Y40.B       Tilo                  0.259   lighthouse/sensor_value_10
                                                       lighthouse/_n0608_inv2
    SLICE_X13Y40.A5      net (fanout=1)        0.230   lighthouse/_n0608_inv
    SLICE_X13Y40.CLK     Tas                   0.373   lighthouse/sensor_value_10
                                                       lighthouse/sensor_value_10_glue_set
                                                       lighthouse/sensor_value_10
    -------------------------------------------------  ---------------------------
    Total                                     19.815ns (2.156ns logic, 17.659ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_17 (FF)
  Destination:          lighthouse/sensor_value_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.807ns (Levels of Logic = 7)
  Clock Path Skew:      1.108ns (1.711 - 0.603)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: counter/temp_17 to lighthouse/sensor_value_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   counter/temp<19>
                                                       counter/temp_17
    SLICE_X14Y40.BX      net (fanout=3)        4.717   counter/temp<17>
    SLICE_X14Y40.COUT    Tbxcy                 0.197   lighthouse/t_0<19>
                                                       lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<23>
                                                       lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.BMUX    Tcinb                 0.277   lighthouse/n0300<31>
                                                       lighthouse/Msub_n0300_Madd_xor<31>
    SLICE_X9Y40.C1       net (fanout=7)        6.104   lighthouse/n0300<29>
    SLICE_X9Y40.C        Tilo                  0.259   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X13Y40.B4      net (fanout=28)       6.675   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X13Y40.B       Tilo                  0.259   lighthouse/sensor_value_10
                                                       lighthouse/_n0608_inv2
    SLICE_X13Y40.A5      net (fanout=1)        0.230   lighthouse/_n0608_inv
    SLICE_X13Y40.CLK     Tas                   0.373   lighthouse/sensor_value_10
                                                       lighthouse/sensor_value_10_glue_set
                                                       lighthouse/sensor_value_10
    -------------------------------------------------  ---------------------------
    Total                                     19.807ns (2.072ns logic, 17.735ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_19 (FF)
  Destination:          lighthouse/sensor_value_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.799ns (Levels of Logic = 7)
  Clock Path Skew:      1.108ns (1.711 - 0.603)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: counter/temp_19 to lighthouse/sensor_value_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.DQ      Tcko                  0.525   counter/temp<19>
                                                       counter/temp_19
    SLICE_X14Y40.DX      net (fanout=3)        4.785   counter/temp<19>
    SLICE_X14Y40.COUT    Tdxcy                 0.121   lighthouse/t_0<19>
                                                       lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<23>
                                                       lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.BMUX    Tcinb                 0.277   lighthouse/n0300<31>
                                                       lighthouse/Msub_n0300_Madd_xor<31>
    SLICE_X9Y40.C1       net (fanout=7)        6.104   lighthouse/n0300<29>
    SLICE_X9Y40.C        Tilo                  0.259   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X13Y40.B4      net (fanout=28)       6.675   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X13Y40.B       Tilo                  0.259   lighthouse/sensor_value_10
                                                       lighthouse/_n0608_inv2
    SLICE_X13Y40.A5      net (fanout=1)        0.230   lighthouse/_n0608_inv
    SLICE_X13Y40.CLK     Tas                   0.373   lighthouse/sensor_value_10
                                                       lighthouse/sensor_value_10_glue_set
                                                       lighthouse/sensor_value_10
    -------------------------------------------------  ---------------------------
    Total                                     19.799ns (1.996ns logic, 17.803ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point lighthouse/t_sweep_start_10 (SLICE_X9Y36.CE), 7402 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_16 (FF)
  Destination:          lighthouse/t_sweep_start_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.671ns (Levels of Logic = 6)
  Clock Path Skew:      1.146ns (1.749 - 0.603)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: counter/temp_16 to lighthouse/t_sweep_start_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   counter/temp<19>
                                                       counter/temp_16
    SLICE_X14Y40.AX      net (fanout=3)        4.641   counter/temp<16>
    SLICE_X14Y40.COUT    Taxcy                 0.281   lighthouse/t_0<19>
                                                       lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<23>
                                                       lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.BMUX    Tcinb                 0.277   lighthouse/n0300<31>
                                                       lighthouse/Msub_n0300_Madd_xor<31>
    SLICE_X9Y40.C1       net (fanout=7)        6.104   lighthouse/n0300<29>
    SLICE_X9Y40.C        Tilo                  0.259   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X9Y40.A2       net (fanout=28)       5.615   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X9Y40.A        Tilo                  0.259   lighthouse/t_sweep_duration<31>
                                                       lighthouse/_n0608_inv121
    SLICE_X9Y36.CE       net (fanout=8)        1.111   lighthouse/_n0608_inv1
    SLICE_X9Y36.CLK      Tceck                 0.408   lighthouse/t_sweep_start<11>
                                                       lighthouse/t_sweep_start_10
    -------------------------------------------------  ---------------------------
    Total                                     19.671ns (2.191ns logic, 17.480ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_17 (FF)
  Destination:          lighthouse/t_sweep_start_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.663ns (Levels of Logic = 6)
  Clock Path Skew:      1.146ns (1.749 - 0.603)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: counter/temp_17 to lighthouse/t_sweep_start_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   counter/temp<19>
                                                       counter/temp_17
    SLICE_X14Y40.BX      net (fanout=3)        4.717   counter/temp<17>
    SLICE_X14Y40.COUT    Tbxcy                 0.197   lighthouse/t_0<19>
                                                       lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<23>
                                                       lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.BMUX    Tcinb                 0.277   lighthouse/n0300<31>
                                                       lighthouse/Msub_n0300_Madd_xor<31>
    SLICE_X9Y40.C1       net (fanout=7)        6.104   lighthouse/n0300<29>
    SLICE_X9Y40.C        Tilo                  0.259   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X9Y40.A2       net (fanout=28)       5.615   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X9Y40.A        Tilo                  0.259   lighthouse/t_sweep_duration<31>
                                                       lighthouse/_n0608_inv121
    SLICE_X9Y36.CE       net (fanout=8)        1.111   lighthouse/_n0608_inv1
    SLICE_X9Y36.CLK      Tceck                 0.408   lighthouse/t_sweep_start<11>
                                                       lighthouse/t_sweep_start_10
    -------------------------------------------------  ---------------------------
    Total                                     19.663ns (2.107ns logic, 17.556ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_19 (FF)
  Destination:          lighthouse/t_sweep_start_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.655ns (Levels of Logic = 6)
  Clock Path Skew:      1.146ns (1.749 - 0.603)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: counter/temp_19 to lighthouse/t_sweep_start_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.DQ      Tcko                  0.525   counter/temp<19>
                                                       counter/temp_19
    SLICE_X14Y40.DX      net (fanout=3)        4.785   counter/temp<19>
    SLICE_X14Y40.COUT    Tdxcy                 0.121   lighthouse/t_0<19>
                                                       lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<23>
                                                       lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.BMUX    Tcinb                 0.277   lighthouse/n0300<31>
                                                       lighthouse/Msub_n0300_Madd_xor<31>
    SLICE_X9Y40.C1       net (fanout=7)        6.104   lighthouse/n0300<29>
    SLICE_X9Y40.C        Tilo                  0.259   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X9Y40.A2       net (fanout=28)       5.615   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X9Y40.A        Tilo                  0.259   lighthouse/t_sweep_duration<31>
                                                       lighthouse/_n0608_inv121
    SLICE_X9Y36.CE       net (fanout=8)        1.111   lighthouse/_n0608_inv1
    SLICE_X9Y36.CLK      Tceck                 0.408   lighthouse/t_sweep_start<11>
                                                       lighthouse/t_sweep_start_10
    -------------------------------------------------  ---------------------------
    Total                                     19.655ns (2.031ns logic, 17.624ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point lighthouse/sensor_value_12 (SLICE_X10Y38.CIN), 53150 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_16 (FF)
  Destination:          lighthouse/sensor_value_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.654ns (Levels of Logic = 8)
  Clock Path Skew:      1.138ns (1.741 - 0.603)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: counter/temp_16 to lighthouse/sensor_value_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   counter/temp<19>
                                                       counter/temp_16
    SLICE_X14Y40.AX      net (fanout=3)        4.641   counter/temp<16>
    SLICE_X14Y40.COUT    Taxcy                 0.281   lighthouse/t_0<19>
                                                       lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<23>
                                                       lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.BMUX    Tcinb                 0.277   lighthouse/n0300<31>
                                                       lighthouse/Msub_n0300_Madd_xor<31>
    SLICE_X9Y40.C1       net (fanout=7)        6.104   lighthouse/n0300<29>
    SLICE_X9Y40.C        Tilo                  0.259   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X9Y40.B4       net (fanout=28)       5.359   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X9Y40.BMUX     Tilo                  0.337   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mmux_t_sweep_duration[31]_t_0[31]_mux_22_OUT51
    SLICE_X10Y37.C3      net (fanout=2)        1.055   lighthouse/t_sweep_duration[31]_t_0[31]_mux_22_OUT<13>
    SLICE_X10Y37.COUT    Topcyc                0.325   lighthouse/Mcompar_t_sweep_duration[31]_GND_28_o_LessThan_29_o_cy<3>
                                                       lighthouse/Mcompar_t_sweep_duration[31]_GND_28_o_LessThan_29_o_lut<2>
                                                       lighthouse/Mcompar_t_sweep_duration[31]_GND_28_o_LessThan_29_o_cy<3>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   lighthouse/Mcompar_t_sweep_duration[31]_GND_28_o_LessThan_29_o_cy<3>
    SLICE_X10Y38.CLK     Tcinck                0.297   lighthouse/sensor_value_12
                                                       lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o4_cy
                                                       lighthouse/sensor_value_12
    -------------------------------------------------  ---------------------------
    Total                                     19.654ns (2.483ns logic, 17.171ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_17 (FF)
  Destination:          lighthouse/sensor_value_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.646ns (Levels of Logic = 8)
  Clock Path Skew:      1.138ns (1.741 - 0.603)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: counter/temp_17 to lighthouse/sensor_value_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   counter/temp<19>
                                                       counter/temp_17
    SLICE_X14Y40.BX      net (fanout=3)        4.717   counter/temp<17>
    SLICE_X14Y40.COUT    Tbxcy                 0.197   lighthouse/t_0<19>
                                                       lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<23>
                                                       lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.BMUX    Tcinb                 0.277   lighthouse/n0300<31>
                                                       lighthouse/Msub_n0300_Madd_xor<31>
    SLICE_X9Y40.C1       net (fanout=7)        6.104   lighthouse/n0300<29>
    SLICE_X9Y40.C        Tilo                  0.259   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X9Y40.B4       net (fanout=28)       5.359   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X9Y40.BMUX     Tilo                  0.337   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mmux_t_sweep_duration[31]_t_0[31]_mux_22_OUT51
    SLICE_X10Y37.C3      net (fanout=2)        1.055   lighthouse/t_sweep_duration[31]_t_0[31]_mux_22_OUT<13>
    SLICE_X10Y37.COUT    Topcyc                0.325   lighthouse/Mcompar_t_sweep_duration[31]_GND_28_o_LessThan_29_o_cy<3>
                                                       lighthouse/Mcompar_t_sweep_duration[31]_GND_28_o_LessThan_29_o_lut<2>
                                                       lighthouse/Mcompar_t_sweep_duration[31]_GND_28_o_LessThan_29_o_cy<3>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   lighthouse/Mcompar_t_sweep_duration[31]_GND_28_o_LessThan_29_o_cy<3>
    SLICE_X10Y38.CLK     Tcinck                0.297   lighthouse/sensor_value_12
                                                       lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o4_cy
                                                       lighthouse/sensor_value_12
    -------------------------------------------------  ---------------------------
    Total                                     19.646ns (2.399ns logic, 17.247ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_19 (FF)
  Destination:          lighthouse/sensor_value_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.638ns (Levels of Logic = 8)
  Clock Path Skew:      1.138ns (1.741 - 0.603)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: counter/temp_19 to lighthouse/sensor_value_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.DQ      Tcko                  0.525   counter/temp<19>
                                                       counter/temp_19
    SLICE_X14Y40.DX      net (fanout=3)        4.785   counter/temp<19>
    SLICE_X14Y40.COUT    Tdxcy                 0.121   lighthouse/t_0<19>
                                                       lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<19>
    SLICE_X14Y41.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<23>
                                                       lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<23>
    SLICE_X14Y42.COUT    Tbyp                  0.091   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X14Y43.BMUX    Tcinb                 0.277   lighthouse/n0300<31>
                                                       lighthouse/Msub_n0300_Madd_xor<31>
    SLICE_X9Y40.C1       net (fanout=7)        6.104   lighthouse/n0300<29>
    SLICE_X9Y40.C        Tilo                  0.259   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X9Y40.B4       net (fanout=28)       5.359   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X9Y40.BMUX     Tilo                  0.337   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mmux_t_sweep_duration[31]_t_0[31]_mux_22_OUT51
    SLICE_X10Y37.C3      net (fanout=2)        1.055   lighthouse/t_sweep_duration[31]_t_0[31]_mux_22_OUT<13>
    SLICE_X10Y37.COUT    Topcyc                0.325   lighthouse/Mcompar_t_sweep_duration[31]_GND_28_o_LessThan_29_o_cy<3>
                                                       lighthouse/Mcompar_t_sweep_duration[31]_GND_28_o_LessThan_29_o_lut<2>
                                                       lighthouse/Mcompar_t_sweep_duration[31]_GND_28_o_LessThan_29_o_cy<3>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   lighthouse/Mcompar_t_sweep_duration[31]_GND_28_o_LessThan_29_o_cy<3>
    SLICE_X10Y38.CLK     Tcinck                0.297   lighthouse/sensor_value_12
                                                       lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o4_cy
                                                       lighthouse/sensor_value_12
    -------------------------------------------------  ---------------------------
    Total                                     19.638ns (2.323ns logic, 17.315ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lighthouse/t_sweep_duration_23 (SLICE_X11Y38.B2), 2626 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/temp_27 (FF)
  Destination:          lighthouse/t_sweep_duration_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.621ns (Levels of Logic = 3)
  Clock Path Skew:      1.332ns (1.109 - -0.223)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 0.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: counter/temp_27 to lighthouse/t_sweep_duration_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DQ      Tcko                  0.234   counter/temp<27>
                                                       counter/temp_27
    SLICE_X14Y42.D6      net (fanout=4)        0.285   counter/temp<27>
    SLICE_X14Y42.DMUX    Topdd                 0.243   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_lut<27>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X9Y40.C2       net (fanout=7)        0.696   lighthouse/n0300<27>
    SLICE_X9Y40.C        Tilo                  0.156   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X11Y38.B2      net (fanout=28)       0.792   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X11Y38.CLK     Tah         (-Th)    -0.215   lighthouse/t_sweep_duration<25>
                                                       lighthouse/Mmux_t_sweep_duration[31]_t_0[31]_mux_22_OUT161
                                                       lighthouse/t_sweep_duration_23
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (0.848ns logic, 1.773ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/temp_24 (FF)
  Destination:          lighthouse/t_sweep_duration_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.632ns (Levels of Logic = 3)
  Clock Path Skew:      1.332ns (1.109 - -0.223)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 0.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: counter/temp_24 to lighthouse/t_sweep_duration_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.234   counter/temp<27>
                                                       counter/temp_24
    SLICE_X14Y42.A5      net (fanout=4)        0.181   counter/temp<24>
    SLICE_X14Y42.DMUX    Topad                 0.358   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_lut<24>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X9Y40.C2       net (fanout=7)        0.696   lighthouse/n0300<27>
    SLICE_X9Y40.C        Tilo                  0.156   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X11Y38.B2      net (fanout=28)       0.792   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X11Y38.CLK     Tah         (-Th)    -0.215   lighthouse/t_sweep_duration<25>
                                                       lighthouse/Mmux_t_sweep_duration[31]_t_0[31]_mux_22_OUT161
                                                       lighthouse/t_sweep_duration_23
    -------------------------------------------------  ---------------------------
    Total                                      2.632ns (0.963ns logic, 1.669ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/temp_25 (FF)
  Destination:          lighthouse/t_sweep_duration_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.641ns (Levels of Logic = 3)
  Clock Path Skew:      1.332ns (1.109 - -0.223)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 0.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: counter/temp_25 to lighthouse/t_sweep_duration_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.BQ      Tcko                  0.234   counter/temp<27>
                                                       counter/temp_25
    SLICE_X14Y42.BX      net (fanout=4)        0.364   counter/temp<25>
    SLICE_X14Y42.DMUX    Tbxd                  0.184   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X9Y40.C2       net (fanout=7)        0.696   lighthouse/n0300<27>
    SLICE_X9Y40.C        Tilo                  0.156   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X11Y38.B2      net (fanout=28)       0.792   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X11Y38.CLK     Tah         (-Th)    -0.215   lighthouse/t_sweep_duration<25>
                                                       lighthouse/Mmux_t_sweep_duration[31]_t_0[31]_mux_22_OUT161
                                                       lighthouse/t_sweep_duration_23
    -------------------------------------------------  ---------------------------
    Total                                      2.641ns (0.789ns logic, 1.852ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point lighthouse/sensor_value_12 (SLICE_X10Y38.D6), 2881 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/temp_27 (FF)
  Destination:          lighthouse/sensor_value_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.630ns (Levels of Logic = 4)
  Clock Path Skew:      1.332ns (1.109 - -0.223)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 0.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: counter/temp_27 to lighthouse/sensor_value_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DQ      Tcko                  0.234   counter/temp<27>
                                                       counter/temp_27
    SLICE_X14Y42.D6      net (fanout=4)        0.285   counter/temp<27>
    SLICE_X14Y42.DMUX    Topdd                 0.243   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_lut<27>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X9Y40.C2       net (fanout=7)        0.696   lighthouse/n0300<27>
    SLICE_X9Y40.C        Tilo                  0.156   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X10Y35.CX      net (fanout=28)       0.385   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X10Y35.CMUX    Tcxc                  0.112   lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o2
                                                       lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o2
    SLICE_X10Y38.D6      net (fanout=1)        0.232   lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o2
    SLICE_X10Y38.CLK     Tah         (-Th)    -0.287   lighthouse/sensor_value_12
                                                       lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o4_lut
                                                       lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o4_cy
                                                       lighthouse/sensor_value_12
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (1.032ns logic, 1.598ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/temp_24 (FF)
  Destination:          lighthouse/sensor_value_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.641ns (Levels of Logic = 4)
  Clock Path Skew:      1.332ns (1.109 - -0.223)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 0.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: counter/temp_24 to lighthouse/sensor_value_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.234   counter/temp<27>
                                                       counter/temp_24
    SLICE_X14Y42.A5      net (fanout=4)        0.181   counter/temp<24>
    SLICE_X14Y42.DMUX    Topad                 0.358   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_lut<24>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X9Y40.C2       net (fanout=7)        0.696   lighthouse/n0300<27>
    SLICE_X9Y40.C        Tilo                  0.156   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X10Y35.CX      net (fanout=28)       0.385   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X10Y35.CMUX    Tcxc                  0.112   lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o2
                                                       lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o2
    SLICE_X10Y38.D6      net (fanout=1)        0.232   lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o2
    SLICE_X10Y38.CLK     Tah         (-Th)    -0.287   lighthouse/sensor_value_12
                                                       lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o4_lut
                                                       lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o4_cy
                                                       lighthouse/sensor_value_12
    -------------------------------------------------  ---------------------------
    Total                                      2.641ns (1.147ns logic, 1.494ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/temp_25 (FF)
  Destination:          lighthouse/sensor_value_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.650ns (Levels of Logic = 4)
  Clock Path Skew:      1.332ns (1.109 - -0.223)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 0.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: counter/temp_25 to lighthouse/sensor_value_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.BQ      Tcko                  0.234   counter/temp<27>
                                                       counter/temp_25
    SLICE_X14Y42.BX      net (fanout=4)        0.364   counter/temp<25>
    SLICE_X14Y42.DMUX    Tbxd                  0.184   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X9Y40.C2       net (fanout=7)        0.696   lighthouse/n0300<27>
    SLICE_X9Y40.C        Tilo                  0.156   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X10Y35.CX      net (fanout=28)       0.385   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X10Y35.CMUX    Tcxc                  0.112   lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o2
                                                       lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o2
    SLICE_X10Y38.D6      net (fanout=1)        0.232   lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o2
    SLICE_X10Y38.CLK     Tah         (-Th)    -0.287   lighthouse/sensor_value_12
                                                       lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o4_lut
                                                       lighthouse/GND_28_o_t_sweep_duration[31]_AND_14_o4_cy
                                                       lighthouse/sensor_value_12
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (0.973ns logic, 1.677ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point lighthouse/t_sweep_duration_28 (SLICE_X7Y39.C2), 2626 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/temp_27 (FF)
  Destination:          lighthouse/t_sweep_duration_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.661ns (Levels of Logic = 3)
  Clock Path Skew:      1.338ns (1.115 - -0.223)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 0.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: counter/temp_27 to lighthouse/t_sweep_duration_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DQ      Tcko                  0.234   counter/temp<27>
                                                       counter/temp_27
    SLICE_X14Y42.D6      net (fanout=4)        0.285   counter/temp<27>
    SLICE_X14Y42.DMUX    Topdd                 0.243   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_lut<27>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X9Y40.C2       net (fanout=7)        0.696   lighthouse/n0300<27>
    SLICE_X9Y40.C        Tilo                  0.156   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X7Y39.C2       net (fanout=28)       0.832   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X7Y39.CLK      Tah         (-Th)    -0.215   lighthouse/t_sweep_duration<28>
                                                       lighthouse/Mmux_t_sweep_duration[31]_t_0[31]_mux_22_OUT211
                                                       lighthouse/t_sweep_duration_28
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (0.848ns logic, 1.813ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/temp_24 (FF)
  Destination:          lighthouse/t_sweep_duration_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.672ns (Levels of Logic = 3)
  Clock Path Skew:      1.338ns (1.115 - -0.223)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 0.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: counter/temp_24 to lighthouse/t_sweep_duration_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.234   counter/temp<27>
                                                       counter/temp_24
    SLICE_X14Y42.A5      net (fanout=4)        0.181   counter/temp<24>
    SLICE_X14Y42.DMUX    Topad                 0.358   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_lut<24>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X9Y40.C2       net (fanout=7)        0.696   lighthouse/n0300<27>
    SLICE_X9Y40.C        Tilo                  0.156   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X7Y39.C2       net (fanout=28)       0.832   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X7Y39.CLK      Tah         (-Th)    -0.215   lighthouse/t_sweep_duration<28>
                                                       lighthouse/Mmux_t_sweep_duration[31]_t_0[31]_mux_22_OUT211
                                                       lighthouse/t_sweep_duration_28
    -------------------------------------------------  ---------------------------
    Total                                      2.672ns (0.963ns logic, 1.709ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/temp_25 (FF)
  Destination:          lighthouse/t_sweep_duration_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.681ns (Levels of Logic = 3)
  Clock Path Skew:      1.338ns (1.115 - -0.223)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 0.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: counter/temp_25 to lighthouse/t_sweep_duration_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.BQ      Tcko                  0.234   counter/temp<27>
                                                       counter/temp_25
    SLICE_X14Y42.BX      net (fanout=4)        0.364   counter/temp<25>
    SLICE_X14Y42.DMUX    Tbxd                  0.184   lighthouse/Msub_n0300_Madd_cy<27>
                                                       lighthouse/Msub_n0300_Madd_cy<27>
    SLICE_X9Y40.C2       net (fanout=7)        0.696   lighthouse/n0300<27>
    SLICE_X9Y40.C        Tilo                  0.156   lighthouse/t_sweep_duration<31>
                                                       lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X7Y39.C2       net (fanout=28)       0.832   lighthouse/Mcompar_GND_28_o_GND_28_o_LessThan_2_o_cy<5>
    SLICE_X7Y39.CLK      Tah         (-Th)    -0.215   lighthouse/t_sweep_duration<28>
                                                       lighthouse/Mmux_t_sweep_duration[31]_t_0[31]_mux_22_OUT211
                                                       lighthouse/t_sweep_duration_28
    -------------------------------------------------  ---------------------------
    Total                                      2.681ns (0.789ns logic, 1.892ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock10MHz/dcm_sp_inst/CLKIN
  Logical resource: clock10MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock10MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock10MHz/dcm_sp_inst/CLKIN
  Logical resource: clock10MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock10MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clock10MHz/dcm_sp_inst/CLKIN
  Logical resource: clock10MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock10MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock10MHz_clkfx = PERIOD TIMEGRP "clock10MHz_clkfx" 
TS_clk * 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 528 paths analyzed, 108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.592ns.
--------------------------------------------------------------------------------

Paths for end point counter/temp_31 (SLICE_X12Y43.CIN), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     96.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_0 (FF)
  Destination:          counter/temp_31 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.440ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.291 - 0.308)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/temp_0 to counter/temp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.525   counter/temp<3>
                                                       counter/temp_0
    SLICE_X12Y36.A5      net (fanout=4)        0.470   counter/temp<0>
    SLICE_X12Y36.COUT    Topcya                0.474   counter/temp<3>
                                                       counter/Mcount_temp_lut<0>_INV_0
                                                       counter/Mcount_temp_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<3>
    SLICE_X12Y37.COUT    Tbyp                  0.093   counter/temp<7>
                                                       counter/Mcount_temp_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<7>
    SLICE_X12Y38.COUT    Tbyp                  0.093   counter/temp<11>
                                                       counter/Mcount_temp_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<11>
    SLICE_X12Y39.COUT    Tbyp                  0.093   counter/temp<15>
                                                       counter/Mcount_temp_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   counter/Mcount_temp_cy<15>
    SLICE_X12Y40.COUT    Tbyp                  0.093   counter/temp<19>
                                                       counter/Mcount_temp_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<19>
    SLICE_X12Y41.COUT    Tbyp                  0.093   counter/temp<23>
                                                       counter/Mcount_temp_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<23>
    SLICE_X12Y42.COUT    Tbyp                  0.093   counter/temp<27>
                                                       counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CLK     Tcinck                0.313   counter/temp<31>
                                                       counter/Mcount_temp_xor<31>
                                                       counter/temp_31
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.870ns logic, 0.570ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_4 (FF)
  Destination:          counter/temp_31 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.344ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.291 - 0.305)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/temp_4 to counter/temp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.525   counter/temp<7>
                                                       counter/temp_4
    SLICE_X12Y37.A5      net (fanout=4)        0.470   counter/temp<4>
    SLICE_X12Y37.COUT    Topcya                0.474   counter/temp<7>
                                                       counter/temp<4>_rt
                                                       counter/Mcount_temp_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<7>
    SLICE_X12Y38.COUT    Tbyp                  0.093   counter/temp<11>
                                                       counter/Mcount_temp_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<11>
    SLICE_X12Y39.COUT    Tbyp                  0.093   counter/temp<15>
                                                       counter/Mcount_temp_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   counter/Mcount_temp_cy<15>
    SLICE_X12Y40.COUT    Tbyp                  0.093   counter/temp<19>
                                                       counter/Mcount_temp_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<19>
    SLICE_X12Y41.COUT    Tbyp                  0.093   counter/temp<23>
                                                       counter/Mcount_temp_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<23>
    SLICE_X12Y42.COUT    Tbyp                  0.093   counter/temp<27>
                                                       counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CLK     Tcinck                0.313   counter/temp<31>
                                                       counter/Mcount_temp_xor<31>
                                                       counter/temp_31
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (1.777ns logic, 0.567ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_3 (FF)
  Destination:          counter/temp_31 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.264ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.291 - 0.308)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/temp_3 to counter/temp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.DQ      Tcko                  0.525   counter/temp<3>
                                                       counter/temp_3
    SLICE_X12Y36.D5      net (fanout=4)        0.456   counter/temp<3>
    SLICE_X12Y36.COUT    Topcyd                0.312   counter/temp<3>
                                                       counter/temp<3>_rt
                                                       counter/Mcount_temp_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<3>
    SLICE_X12Y37.COUT    Tbyp                  0.093   counter/temp<7>
                                                       counter/Mcount_temp_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<7>
    SLICE_X12Y38.COUT    Tbyp                  0.093   counter/temp<11>
                                                       counter/Mcount_temp_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<11>
    SLICE_X12Y39.COUT    Tbyp                  0.093   counter/temp<15>
                                                       counter/Mcount_temp_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   counter/Mcount_temp_cy<15>
    SLICE_X12Y40.COUT    Tbyp                  0.093   counter/temp<19>
                                                       counter/Mcount_temp_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<19>
    SLICE_X12Y41.COUT    Tbyp                  0.093   counter/temp<23>
                                                       counter/Mcount_temp_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<23>
    SLICE_X12Y42.COUT    Tbyp                  0.093   counter/temp<27>
                                                       counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CLK     Tcinck                0.313   counter/temp<31>
                                                       counter/Mcount_temp_xor<31>
                                                       counter/temp_31
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (1.708ns logic, 0.556ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Paths for end point counter/temp_29 (SLICE_X12Y43.CIN), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     96.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_0 (FF)
  Destination:          counter/temp_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.430ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.291 - 0.308)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/temp_0 to counter/temp_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.525   counter/temp<3>
                                                       counter/temp_0
    SLICE_X12Y36.A5      net (fanout=4)        0.470   counter/temp<0>
    SLICE_X12Y36.COUT    Topcya                0.474   counter/temp<3>
                                                       counter/Mcount_temp_lut<0>_INV_0
                                                       counter/Mcount_temp_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<3>
    SLICE_X12Y37.COUT    Tbyp                  0.093   counter/temp<7>
                                                       counter/Mcount_temp_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<7>
    SLICE_X12Y38.COUT    Tbyp                  0.093   counter/temp<11>
                                                       counter/Mcount_temp_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<11>
    SLICE_X12Y39.COUT    Tbyp                  0.093   counter/temp<15>
                                                       counter/Mcount_temp_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   counter/Mcount_temp_cy<15>
    SLICE_X12Y40.COUT    Tbyp                  0.093   counter/temp<19>
                                                       counter/Mcount_temp_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<19>
    SLICE_X12Y41.COUT    Tbyp                  0.093   counter/temp<23>
                                                       counter/Mcount_temp_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<23>
    SLICE_X12Y42.COUT    Tbyp                  0.093   counter/temp<27>
                                                       counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CLK     Tcinck                0.303   counter/temp<31>
                                                       counter/Mcount_temp_xor<31>
                                                       counter/temp_29
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (1.860ns logic, 0.570ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_4 (FF)
  Destination:          counter/temp_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.334ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.291 - 0.305)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/temp_4 to counter/temp_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.525   counter/temp<7>
                                                       counter/temp_4
    SLICE_X12Y37.A5      net (fanout=4)        0.470   counter/temp<4>
    SLICE_X12Y37.COUT    Topcya                0.474   counter/temp<7>
                                                       counter/temp<4>_rt
                                                       counter/Mcount_temp_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<7>
    SLICE_X12Y38.COUT    Tbyp                  0.093   counter/temp<11>
                                                       counter/Mcount_temp_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<11>
    SLICE_X12Y39.COUT    Tbyp                  0.093   counter/temp<15>
                                                       counter/Mcount_temp_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   counter/Mcount_temp_cy<15>
    SLICE_X12Y40.COUT    Tbyp                  0.093   counter/temp<19>
                                                       counter/Mcount_temp_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<19>
    SLICE_X12Y41.COUT    Tbyp                  0.093   counter/temp<23>
                                                       counter/Mcount_temp_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<23>
    SLICE_X12Y42.COUT    Tbyp                  0.093   counter/temp<27>
                                                       counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CLK     Tcinck                0.303   counter/temp<31>
                                                       counter/Mcount_temp_xor<31>
                                                       counter/temp_29
    -------------------------------------------------  ---------------------------
    Total                                      2.334ns (1.767ns logic, 0.567ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_3 (FF)
  Destination:          counter/temp_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.254ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.291 - 0.308)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/temp_3 to counter/temp_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.DQ      Tcko                  0.525   counter/temp<3>
                                                       counter/temp_3
    SLICE_X12Y36.D5      net (fanout=4)        0.456   counter/temp<3>
    SLICE_X12Y36.COUT    Topcyd                0.312   counter/temp<3>
                                                       counter/temp<3>_rt
                                                       counter/Mcount_temp_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<3>
    SLICE_X12Y37.COUT    Tbyp                  0.093   counter/temp<7>
                                                       counter/Mcount_temp_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<7>
    SLICE_X12Y38.COUT    Tbyp                  0.093   counter/temp<11>
                                                       counter/Mcount_temp_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<11>
    SLICE_X12Y39.COUT    Tbyp                  0.093   counter/temp<15>
                                                       counter/Mcount_temp_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   counter/Mcount_temp_cy<15>
    SLICE_X12Y40.COUT    Tbyp                  0.093   counter/temp<19>
                                                       counter/Mcount_temp_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<19>
    SLICE_X12Y41.COUT    Tbyp                  0.093   counter/temp<23>
                                                       counter/Mcount_temp_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<23>
    SLICE_X12Y42.COUT    Tbyp                  0.093   counter/temp<27>
                                                       counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CLK     Tcinck                0.303   counter/temp<31>
                                                       counter/Mcount_temp_xor<31>
                                                       counter/temp_29
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (1.698ns logic, 0.556ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Paths for end point counter/temp_30 (SLICE_X12Y43.CIN), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     96.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_0 (FF)
  Destination:          counter/temp_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.399ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.291 - 0.308)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/temp_0 to counter/temp_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.525   counter/temp<3>
                                                       counter/temp_0
    SLICE_X12Y36.A5      net (fanout=4)        0.470   counter/temp<0>
    SLICE_X12Y36.COUT    Topcya                0.474   counter/temp<3>
                                                       counter/Mcount_temp_lut<0>_INV_0
                                                       counter/Mcount_temp_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<3>
    SLICE_X12Y37.COUT    Tbyp                  0.093   counter/temp<7>
                                                       counter/Mcount_temp_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<7>
    SLICE_X12Y38.COUT    Tbyp                  0.093   counter/temp<11>
                                                       counter/Mcount_temp_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<11>
    SLICE_X12Y39.COUT    Tbyp                  0.093   counter/temp<15>
                                                       counter/Mcount_temp_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   counter/Mcount_temp_cy<15>
    SLICE_X12Y40.COUT    Tbyp                  0.093   counter/temp<19>
                                                       counter/Mcount_temp_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<19>
    SLICE_X12Y41.COUT    Tbyp                  0.093   counter/temp<23>
                                                       counter/Mcount_temp_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<23>
    SLICE_X12Y42.COUT    Tbyp                  0.093   counter/temp<27>
                                                       counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CLK     Tcinck                0.272   counter/temp<31>
                                                       counter/Mcount_temp_xor<31>
                                                       counter/temp_30
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (1.829ns logic, 0.570ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_4 (FF)
  Destination:          counter/temp_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.303ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.291 - 0.305)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/temp_4 to counter/temp_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.525   counter/temp<7>
                                                       counter/temp_4
    SLICE_X12Y37.A5      net (fanout=4)        0.470   counter/temp<4>
    SLICE_X12Y37.COUT    Topcya                0.474   counter/temp<7>
                                                       counter/temp<4>_rt
                                                       counter/Mcount_temp_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<7>
    SLICE_X12Y38.COUT    Tbyp                  0.093   counter/temp<11>
                                                       counter/Mcount_temp_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<11>
    SLICE_X12Y39.COUT    Tbyp                  0.093   counter/temp<15>
                                                       counter/Mcount_temp_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   counter/Mcount_temp_cy<15>
    SLICE_X12Y40.COUT    Tbyp                  0.093   counter/temp<19>
                                                       counter/Mcount_temp_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<19>
    SLICE_X12Y41.COUT    Tbyp                  0.093   counter/temp<23>
                                                       counter/Mcount_temp_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<23>
    SLICE_X12Y42.COUT    Tbyp                  0.093   counter/temp<27>
                                                       counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CLK     Tcinck                0.272   counter/temp<31>
                                                       counter/Mcount_temp_xor<31>
                                                       counter/temp_30
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (1.736ns logic, 0.567ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/temp_3 (FF)
  Destination:          counter/temp_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.223ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.291 - 0.308)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/temp_3 to counter/temp_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.DQ      Tcko                  0.525   counter/temp<3>
                                                       counter/temp_3
    SLICE_X12Y36.D5      net (fanout=4)        0.456   counter/temp<3>
    SLICE_X12Y36.COUT    Topcyd                0.312   counter/temp<3>
                                                       counter/temp<3>_rt
                                                       counter/Mcount_temp_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<3>
    SLICE_X12Y37.COUT    Tbyp                  0.093   counter/temp<7>
                                                       counter/Mcount_temp_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<7>
    SLICE_X12Y38.COUT    Tbyp                  0.093   counter/temp<11>
                                                       counter/Mcount_temp_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<11>
    SLICE_X12Y39.COUT    Tbyp                  0.093   counter/temp<15>
                                                       counter/Mcount_temp_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   counter/Mcount_temp_cy<15>
    SLICE_X12Y40.COUT    Tbyp                  0.093   counter/temp<19>
                                                       counter/Mcount_temp_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<19>
    SLICE_X12Y41.COUT    Tbyp                  0.093   counter/temp<23>
                                                       counter/Mcount_temp_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<23>
    SLICE_X12Y42.COUT    Tbyp                  0.093   counter/temp<27>
                                                       counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   counter/Mcount_temp_cy<27>
    SLICE_X12Y43.CLK     Tcinck                0.272   counter/temp<31>
                                                       counter/Mcount_temp_xor<31>
                                                       counter/temp_30
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (1.667ns logic, 0.556ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock10MHz_clkfx = PERIOD TIMEGRP "clock10MHz_clkfx" TS_clk * 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter/temp_31 (SLICE_X12Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/temp_31 (FF)
  Destination:          counter/temp_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10Mhz rising at 100.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/temp_31 to counter/temp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.DQ      Tcko                  0.234   counter/temp<31>
                                                       counter/temp_31
    SLICE_X12Y43.D6      net (fanout=3)        0.037   counter/temp<31>
    SLICE_X12Y43.CLK     Tah         (-Th)    -0.264   counter/temp<31>
                                                       counter/temp<31>_rt
                                                       counter/Mcount_temp_xor<31>
                                                       counter/temp_31
    -------------------------------------------------  ---------------------------
    Total                                      0.535ns (0.498ns logic, 0.037ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point counter/temp_9 (SLICE_X12Y38.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/temp_9 (FF)
  Destination:          counter/temp_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10Mhz rising at 100.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/temp_9 to counter/temp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.BQ      Tcko                  0.234   counter/temp<11>
                                                       counter/temp_9
    SLICE_X12Y38.B5      net (fanout=4)        0.066   counter/temp<9>
    SLICE_X12Y38.CLK     Tah         (-Th)    -0.237   counter/temp<11>
                                                       counter/temp<9>_rt
                                                       counter/Mcount_temp_cy<11>
                                                       counter/temp_9
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.471ns logic, 0.066ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Paths for end point counter/temp_25 (SLICE_X12Y42.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/temp_25 (FF)
  Destination:          counter/temp_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10Mhz rising at 100.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/temp_25 to counter/temp_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.BQ      Tcko                  0.234   counter/temp<27>
                                                       counter/temp_25
    SLICE_X12Y42.B5      net (fanout=4)        0.067   counter/temp<25>
    SLICE_X12Y42.CLK     Tah         (-Th)    -0.237   counter/temp<27>
                                                       counter/temp<25>_rt
                                                       counter/Mcount_temp_cy<27>
                                                       counter/temp_25
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.471ns logic, 0.067ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock10MHz_clkfx = PERIOD TIMEGRP "clock10MHz_clkfx" TS_clk * 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock10MHz/clkout1_buf/I0
  Logical resource: clock10MHz/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clock10MHz/clkfx
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/temp<3>/CLK
  Logical resource: counter/temp_0/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_10Mhz
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/temp<3>/CLK
  Logical resource: counter/temp_1/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_10Mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|     19.992ns|      0.718ns|            0|            0|      9765857|          528|
| TS_clock10MHz_clkfx           |    100.000ns|      3.592ns|          N/A|            0|            0|          528|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.992|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9766385 paths, 0 nets, and 1737 connections

Design statistics:
   Minimum period:  19.992ns{1}   (Maximum frequency:  50.020MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 10 18:06:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



