// Seed: 2954699072
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    output tri   id_2,
    output wor   id_3,
    input  uwire id_4,
    output tri0  id_5,
    output tri   id_6
);
  assign id_6 = 1;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    output tri1 id_2,
    input wor id_3,
    input wor id_4,
    output wire id_5,
    output tri1 id_6,
    output tri1 id_7,
    output supply0 id_8,
    output tri1 id_9,
    output wand id_10,
    input tri0 id_11,
    input tri0 id_12,
    output wand id_13,
    input wand id_14
);
  wire id_16, id_17;
  module_0(
      id_0, id_11, id_13, id_5, id_4, id_5, id_8
  );
endmodule
