// Seed: 457439028
module module_0 (
    input tri id_0,
    input wand id_1,
    output tri1 id_2,
    output wire id_3,
    input uwire id_4,
    input supply0 id_5,
    input wand id_6,
    input tri0 id_7,
    input supply0 id_8,
    input uwire id_9,
    input uwire id_10
);
  wire  id_12;
  uwire id_13;
  wire  id_14;
  assign id_13 = id_0;
  `define pp_15 0
  wire id_16;
  wire id_17;
  assign id_16 = 1'b0;
  wire id_18;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input tri1 id_2,
    input uwire id_3,
    output wor id_4,
    input supply0 id_5,
    output uwire id_6,
    input wire id_7,
    output tri0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wor id_12,
    input supply1 id_13,
    output wor id_14,
    output wire id_15,
    output uwire id_16,
    input supply0 id_17,
    input uwire id_18,
    output tri id_19,
    output supply1 id_20,
    output tri id_21,
    input tri0 id_22,
    input tri id_23,
    input tri1 id_24,
    output wire id_25,
    input wire id_26,
    output tri id_27,
    output tri1 id_28,
    output tri0 id_29,
    output supply1 id_30,
    output wire id_31,
    output wire id_32
    , id_45,
    input wire id_33,
    output wor id_34,
    output supply1 id_35,
    input tri id_36,
    input wor id_37
    , id_46,
    input wand id_38,
    output wire id_39,
    input tri0 id_40,
    input tri0 id_41,
    output wire id_42,
    output wand id_43
);
  wire id_47;
  wire id_48;
  wire id_49 = 1;
  module_0 modCall_1 (
      id_40,
      id_13,
      id_32,
      id_8,
      id_24,
      id_40,
      id_10,
      id_40,
      id_11,
      id_0,
      id_7
  );
  assign modCall_1.type_2 = 0;
endmodule
