Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.82 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.83 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc7k325t-1-fbg676

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\Element\MUX8T1_32.v" into library work
Parsing module <MUX8T1_32>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\Element\addc_32.v" into library work
Parsing module <ADC32>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\ipcore_dir\ROM_D.v" into library work
Parsing module <ROM_D>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\Element\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\Element\MUX2T1_5.v" into library work
Parsing module <MUX2T1_5>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\Element\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\Element\Ext_imm16.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\Element\add_32.v" into library work
Parsing module <add_32>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\vga_debug.v" into library work
Parsing module <vga_debug>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\vga.v" into library work
Parsing module <vga>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\SCPU_more.v" into library work
Parsing module <SCPU_More>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\clkdiv.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\Main.v" into library work
Parsing module <Main>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\Data_path_More.vf" into library work
Parsing module <MUX4T1_MUSER_Data_path_More>.
Parsing module <MUX8T1_8_MUSER_Data_path_More>.
Parsing module <MUX8T1_32_MUSER_Data_path_More>.
Parsing module <alu_MUSER_Data_path_More>.
Parsing module <Data_path_More>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\MC14495_ZJU.vf" into library work
Parsing module <MC14495_ZJU>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\MUX4T1.vf" into library work
Parsing module <MUX4T1>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\MUX8T1_8.vf" into library work
Parsing module <MUX4T1_MUSER_MUX8T1_8>.
Parsing module <MUX8T1_8>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\ScanSync.vf" into library work
Parsing module <MUX4T1_MUSER_ScanSync>.
Parsing module <MUX8T1_8_MUSER_ScanSync>.
Parsing module <ScanSync>.
Analyzing Verilog file "E:\Learning\CA\EXP1_ext\Seg7_Dev.vf" into library work
Parsing module <MUX4T1_MUSER_Seg7_Dev>.
Parsing module <MUX8T1_8_MUSER_Seg7_Dev>.
Parsing module <ScanSync_MUSER_Seg7_Dev>.
Parsing module <MC14495_ZJU_MUSER_Seg7_Dev>.
Parsing module <Seg7_Dev>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Main>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "E:\Learning\CA\EXP1_ext\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "E:\Learning\CA\EXP1_ext\Main.v" Line 99: Assignment to Key_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Learning\CA\EXP1_ext\Main.v" Line 102: Assignment to pulse_out ignored, since the identifier is never used

Elaborating module <clk_div>.

Elaborating module <IBUFDS>.
WARNING:HDLCompiler:1127 - "E:\Learning\CA\EXP1_ext\Main.v" Line 114: Assignment to Div ignored, since the identifier is never used

Elaborating module <SCPU_More>.

Elaborating module <Regs>.

Elaborating module <REG32>.

Elaborating module <Ext_32>.

Elaborating module <add_32>.

Elaborating module <MUX2T1_32>.
WARNING:HDLCompiler:189 - "E:\Learning\CA\EXP1_ext\SCPU_more.v" Line 125: Size mismatch in connection of port <I1>. Formal port size is 32-bit while actual signal size is 33-bit.

Elaborating module <ALU>.

Elaborating module <ADC32>.

Elaborating module <MUX8T1_32>.
WARNING:HDLCompiler:1127 - "E:\Learning\CA\EXP1_ext\SCPU_more.v" Line 143: Assignment to overflow ignored, since the identifier is never used

Elaborating module <MUX4T1_32>.

Elaborating module <MUX2T1_5>.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "E:\Learning\CA\EXP1_ext\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <ROM_D>.
WARNING:HDLCompiler:1499 - "E:\Learning\CA\EXP1_ext\ipcore_dir\ROM_D.v" Line 39: Empty module <ROM_D> remains a black box.

Elaborating module <vga>.
WARNING:HDLCompiler:189 - "E:\Learning\CA\EXP1_ext\Main.v" Line 137: Size mismatch in connection of port <rst>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "E:\Learning\CA\EXP1_ext\Main.v" Line 141: Assignment to vga_rdn ignored, since the identifier is never used

Elaborating module <vga_debug>.
WARNING:HDLCompiler:1499 - "E:\Learning\CA\EXP1_ext\vga_debug.v" Line 21: Empty module <vga_debug> remains a black box.
WARNING:HDLCompiler:634 - "E:\Learning\CA\EXP1_ext\Main.v" Line 126: Net <INT> does not have a driver.
WARNING:HDLCompiler:552 - "E:\Learning\CA\EXP1_ext\Main.v" Line 123: Input port MIO_ready is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "E:\Learning\CA\EXP1_ext\Main.v".
WARNING:Xst:2898 - Port 'MIO_ready', unconnected in block instance 'SCPU_More', is tied to GND.
INFO:Xst:3210 - "E:\Learning\CA\EXP1_ext\Main.v" line 90: Output port <Key_out> of the instance <M2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Learning\CA\EXP1_ext\Main.v" line 90: Output port <pulse_out> of the instance <M2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Learning\CA\EXP1_ext\Main.v" line 107: Output port <clkdiv> of the instance <clk_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Learning\CA\EXP1_ext\Main.v" line 134: Output port <rdn> of the instance <VGA> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <readn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <INT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Main> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "E:\Learning\CA\EXP1_ext\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_3_o_add_0_OUT> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <SCPU_More>.
    Related source file is "E:\Learning\CA\EXP1_ext\SCPU_more.v".
WARNING:Xst:647 - Input <debug_addr<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MIO_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\Learning\CA\EXP1_ext\SCPU_more.v" line 138: Output port <overflow> of the instance <ALU> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <debug_data_signal>.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrc_B>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrc_A>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DatatoReg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DatatoReg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Jal>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Branch<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Branch<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_Control<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_Control<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_Control<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_w>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sign>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegDst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  14 Latch(s).
	inferred  20 Multiplexer(s).
Unit <SCPU_More> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "E:\Learning\CA\EXP1_ext\regs.v".
    Found 992-bit register for signal <n0056[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 33.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 34.
    Found 32-bit 31-to-1 multiplexer for signal <debug_addr[4]_register[31][31]_wide_mux_44_OUT> created at line 44.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  37 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "E:\Learning\CA\EXP1_ext\REG32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "E:\Learning\CA\EXP1_ext\Element\Ext_imm16.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Ext_32> synthesized.

Synthesizing Unit <add_32>.
    Related source file is "E:\Learning\CA\EXP1_ext\Element\add_32.v".
    Found 32-bit adder for signal <c> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add_32> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "E:\Learning\CA\EXP1_ext\Element\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\Learning\CA\EXP1_ext\ALU.v".
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit shifter logical right for signal <B[31]_A[31]_shift_right_6_OUT> created at line 46
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <ADC32>.
    Related source file is "E:\Learning\CA\EXP1_ext\Element\addc_32.v".
    Found 33-bit adder for signal <n0013> created at line 31.
    Found 33-bit adder for signal <S> created at line 31.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADC32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "E:\Learning\CA\EXP1_ext\Element\MUX8T1_32.v".
    Found 32-bit 8-to-1 multiplexer for signal <o> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "E:\Learning\CA\EXP1_ext\Element\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <MUX2T1_5>.
    Related source file is "E:\Learning\CA\EXP1_ext\Element\MUX2T1_5.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_5> synthesized.

Synthesizing Unit <vga>.
    Related source file is "E:\Learning\CA\EXP1_ext\vga.v".
    Found 10-bit register for signal <v_count>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 4-bit register for signal <R>.
    Found 4-bit register for signal <G>.
    Found 4-bit register for signal <B>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit adder for signal <h_count[9]_GND_33_o_add_2_OUT> created at line 18.
    Found 10-bit adder for signal <v_count[9]_GND_33_o_add_8_OUT> created at line 30.
    Found 10-bit comparator greater for signal <n0000> created at line 15
    Found 10-bit comparator lessequal for signal <n0007> created at line 27
    Found 10-bit comparator greater for signal <h_sync> created at line 37
    Found 10-bit comparator greater for signal <v_sync> created at line 38
    Found 10-bit comparator greater for signal <GND_33_o_h_count[9]_LessThan_15_o> created at line 39
    Found 10-bit comparator greater for signal <h_count[9]_PWR_44_o_LessThan_16_o> created at line 40
    Found 10-bit comparator greater for signal <GND_33_o_v_count[9]_LessThan_17_o> created at line 41
    Found 10-bit comparator greater for signal <v_count[9]_PWR_44_o_LessThan_18_o> created at line 42
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <vga> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 2
 32-bit adder                                          : 3
 33-bit adder                                          : 2
# Registers                                            : 12
 1-bit register                                        : 3
 10-bit register                                       : 2
 32-bit register                                       : 3
 4-bit register                                        : 3
 992-bit register                                      : 1
# Latches                                              : 14
 1-bit latch                                           : 14
# Comparators                                          : 8
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 1
# Multiplexers                                         : 67
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 57
 32-bit 31-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <vga_debug.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <ipcore_dir/ROM_D.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <M2>.
Loading core <vga_debug> for timing and area information for instance <VGA_DEBUG>.
Loading core <RAM_B> for timing and area information for instance <DM>.
Loading core <ROM_D> for timing and area information for instance <IM>.
INFO:Xst:1901 - Instance FONT_8X16/BRAM_PC_VGA_0 in unit FONT_8X16/BRAM_PC_VGA_0 of type RAMB16_S1 has been replaced by RAMB18E1

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vga> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 33-bit adder carry in                                 : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 1071
 Flip-Flops                                            : 1071
# Comparators                                          : 8
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 1
# Multiplexers                                         : 66
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 57
 32-bit 31-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <clk_div/clkdiv_3> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_4> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_5> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_6> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_7> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_8> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_9> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_10> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_11> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_12> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_13> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_14> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_15> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_16> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_17> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_18> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_19> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_20> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_21> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_22> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_23> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_24> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_25> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_26> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_27> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_28> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_29> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_30> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_31> of sequential type is unconnected in block <Main>.

Optimizing unit <REG32> ...

Optimizing unit <Main> ...

Optimizing unit <SCPU_More> ...

Optimizing unit <Regs> ...

Optimizing unit <ALU> ...

Optimizing unit <vga> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1094
 Flip-Flops                                            : 1094

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3852
#      GND                         : 6
#      INV                         : 17
#      LUT1                        : 116
#      LUT2                        : 44
#      LUT3                        : 1087
#      LUT4                        : 275
#      LUT5                        : 382
#      LUT6                        : 1478
#      MUXCY                       : 200
#      MUXF7                       : 57
#      VCC                         : 5
#      XORCY                       : 185
# FlipFlops/Latches                : 1285
#      FD                          : 147
#      FDC                         : 35
#      FDCE                        : 992
#      FDE                         : 35
#      FDR                         : 23
#      FDRE                        : 39
#      LD                          : 14
# RAMS                             : 9
#      RAM32M                      : 5
#      RAM32X1D                    : 2
#      RAMB18E1                    : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 45
#      IBUF                        : 21
#      IBUFDS                      : 1
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 7k325tfbg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1285  out of  407600     0%  
 Number of Slice LUTs:                 3423  out of  203800     1%  
    Number used as Logic:              3399  out of  203800     1%  
    Number used as Memory:               24  out of  64000     0%  
       Number used as RAM:               24

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3453
   Number with an unused Flip Flop:    2168  out of   3453    62%  
   Number with an unused LUT:            30  out of   3453     0%  
   Number of fully used LUT-FF pairs:  1255  out of   3453    36%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  46  out of    400    11%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    445     0%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                       | Clock buffer(FF name)                                                                                                                                | Load  |
-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk200P                                                                            | IBUFDS                                                                                                                                               | 3     |
Clk_CPU(clk_div/Mmux_CPUclk11:O)                                                   | BUFG(*)(SCPU_More/debug_data_signal_31)                                                                                                              | 1056  |
SCPU_More/OPcode[5]_Fun[5]_Select_103_o(SCPU_More/OPcode[5]_Fun[5]_Select_103_o:O) | NONE(*)(SCPU_More/RegWrite)                                                                                                                          | 1     |
SCPU_More/OPcode[5]_Fun[5]_Select_73_o(SCPU_More/OPcode[5]_Fun[5]_Select_73_o:O)   | NONE(*)(SCPU_More/RegDst)                                                                                                                            | 1     |
SCPU_More/OPcode[5]_Fun[5]_Select_117_o(SCPU_More/OPcode[5]_Fun[5]_Select_117_o3:O)| NONE(*)(SCPU_More/ALUSrc_A)                                                                                                                          | 5     |
SCPU_More/OPcode[5]_Fun[5]_Select_119_o(SCPU_More/OPcode[5]_Fun[5]_Select_119_o:O) | NONE(*)(SCPU_More/sign)                                                                                                                              | 1     |
SCPU_More/OPcode[5]_Fun[5]_Select_75_o(SCPU_More/OPcode[5]_Fun[5]_Select_75_o1:O)  | NONE(*)(SCPU_More/ALUSrc_B)                                                                                                                          | 1     |
SCPU_More/OPcode[5]_Fun[5]_Select_107_o(SCPU_More/OPcode[5]_Fun[5]_Select_107_o2:O)| NONE(*)(SCPU_More/ALU_Control_0)                                                                                                                     | 3     |
SCPU_More/OPcode[5]_Fun[5]_Select_83_o(SCPU_More/OPcode[5]_Fun[5]_Select_83_o:O)   | NONE(*)(SCPU_More/DatatoReg_0)                                                                                                                       | 2     |
clk_div/clkdiv_2                                                                   | BUFG                                                                                                                                                 | 95    |
clk_div/clkdiv_0                                                                   | BUFG                                                                                                                                                 | 84    |
M2/clk1                                                                            | BUFG                                                                                                                                                 | 41    |
VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/N0                                               | NONE(VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/FONT_8X16/BRAM_PC_VGA_0)                                                                                      | 1     |
SCPU_More/ram_clk(SCPU_More/ram_clk1:O)                                            | NONE(*)(SCPU_More/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 1     |
-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                   | Buffer(FF name)                                                                                                                                   | Load  |
---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/N0(VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/XST_GND:G)| NONE(VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/FONT_8X16/BRAM_PC_VGA_0)                                                                                   | 12    |
VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/N1(VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/XST_VCC:P)| NONE(VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/FONT_8X16/BRAM_PC_VGA_0)                                                                                   | 8     |
SCPU_More/DM/N1(SCPU_More/DM/XST_GND:G)                                          | NONE(SCPU_More/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 8.619ns (Maximum Frequency: 116.025MHz)
   Minimum input arrival time before clock: 2.542ns
   Maximum output required time after clock: 0.779ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk200P'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 4)
  Source:            clk_div/clkdiv_0 (FF)
  Destination:       clk_div/clkdiv_2 (FF)
  Source Clock:      clk200P rising
  Destination Clock: clk200P rising

  Data Path: clk_div/clkdiv_0 to clk_div/clkdiv_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.282   0.399  clk_div/clkdiv_0 (clk_div/clkdiv_0)
     INV:I->O              1   0.067   0.000  clk_div/Mcount_clkdiv_lut<0>_INV_0 (clk_div/Mcount_clkdiv_lut<0>)
     MUXCY:S->O            1   0.291   0.000  clk_div/Mcount_clkdiv_cy<0> (clk_div/Mcount_clkdiv_cy<0>)
     MUXCY:CI->O           0   0.015   0.000  clk_div/Mcount_clkdiv_cy<1> (clk_div/Mcount_clkdiv_cy<1>)
     XORCY:CI->O           1   0.320   0.000  clk_div/Mcount_clkdiv_xor<2> (Result<2>)
     FDC:D                     0.011          clk_div/clkdiv_2
    ----------------------------------------
    Total                      1.385ns (0.986ns logic, 0.399ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 8.619ns (frequency: 116.025MHz)
  Total number of paths / destination ports: 90214975 / 2048
-------------------------------------------------------------------------
Delay:               8.619ns (Levels of Logic = 14)
  Source:            SCPU_More/PC/Q_10 (FF)
  Destination:       SCPU_More/debug_data_signal_27 (FF)
  Source Clock:      Clk_CPU rising
  Destination Clock: Clk_CPU rising

  Data Path: SCPU_More/PC/Q_10 to SCPU_More/debug_data_signal_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             42   0.282   0.757  SCPU_More/PC/Q_10 (SCPU_More/PC/Q_10)
     begin scope: 'SCPU_More/IM:a<8>'
     LUT3:I0->O            1   0.053   0.739  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57115_SW0 (N24)
     LUT6:I0->O            1   0.053   0.602  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57115 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57114)
     LUT5:I2->O          260   0.053   0.615  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57119 (spo<22>)
     end scope: 'SCPU_More/IM:spo<22>'
     LUT6:I5->O            1   0.053   0.635  SCPU_More/Regs/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_959 (SCPU_More/Regs/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_959)
     LUT6:I2->O            2   0.053   0.491  SCPU_More/Regs/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_419 (SCPU_More/Regs/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_419)
     LUT4:I2->O            4   0.053   0.745  SCPU_More/Regs/Mmux_rdata_A201 (SCPU_More/AData<27>)
     LUT6:I1->O            3   0.053   0.649  SCPU_More/ALU/out6 (SCPU_More/ALU/out5)
     LUT6:I2->O           30   0.053   0.565  SCPU_More/ALU/out7 (SCPU_More/ALU/_n0022)
     LUT5:I4->O            4   0.053   0.433  SCPU_More/ALU/MUX/Mmux_o17211 (SCPU_More/ALU/MUX/Mmux_o1721)
     LUT6:I5->O            1   0.053   0.413  SCPU_More/ALU/MUX/Mmux_o202 (SCPU_More/ALU/MUX/Mmux_o201)
     LUT5:I4->O            3   0.053   0.427  SCPU_More/ALU/MUX/Mmux_o203 (SCPU_More/ALU_out<27>)
     LUT6:I5->O           32   0.053   0.566  SCPU_More/RegAddrMux/Mmux_o201 (SCPU_More/RegAddr<27>)
     LUT3:I2->O            1   0.053   0.000  SCPU_More/Regs/Mmux_register[2][31]_Wt_data[31]_mux_39_OUT201 (SCPU_More/Regs/register[2][31]_Wt_data[31]_mux_39_OUT<27>)
     FDCE:D                    0.011          SCPU_More/Regs/register_31_955
    ----------------------------------------
    Total                      8.619ns (0.982ns logic, 7.637ns route)
                                       (11.4% logic, 88.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCPU_More/OPcode[5]_Fun[5]_Select_117_o'
  Clock period: 6.284ns (frequency: 159.137MHz)
  Total number of paths / destination ports: 2475 / 1
-------------------------------------------------------------------------
Delay:               6.284ns (Levels of Logic = 9)
  Source:            SCPU_More/ALUSrc_A (LATCH)
  Destination:       SCPU_More/Branch_0 (LATCH)
  Source Clock:      SCPU_More/OPcode[5]_Fun[5]_Select_117_o falling
  Destination Clock: SCPU_More/OPcode[5]_Fun[5]_Select_117_o falling

  Data Path: SCPU_More/ALUSrc_A to SCPU_More/Branch_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              88   0.389   0.890  SCPU_More/ALUSrc_A (SCPU_More/ALUSrc_A)
     LUT5:I0->O            3   0.053   0.753  SCPU_More/AMUX/Mmux_o251 (SCPU_More/A<31>)
     LUT6:I0->O            3   0.053   0.616  SCPU_More/ALU/out2 (SCPU_More/ALU/out1)
     LUT6:I3->O           30   0.053   0.565  SCPU_More/ALU/out7 (SCPU_More/ALU/_n0022)
     LUT2:I1->O            1   0.053   0.413  SCPU_More/ALU/MUX/Mmux_o84_SW0 (N181)
     LUT6:I5->O            1   0.053   0.413  SCPU_More/ALU/MUX/Mmux_o84 (SCPU_More/ALU/MUX/Mmux_o83)
     LUT5:I4->O            3   0.053   0.753  SCPU_More/ALU/MUX/Mmux_o85 (SCPU_More/ALU_out<16>)
     LUT6:I0->O            1   0.053   0.413  SCPU_More/ALU/zero5 (SCPU_More/ALU/zero4)
     LUT6:I5->O            1   0.053   0.602  SCPU_More/ALU/zero6 (SCPU_More/ALU/zero5)
     LUT6:I3->O            1   0.053   0.000  SCPU_More/OPcode[5]_Fun[5]_Select_98_o1 (SCPU_More/OPcode[5]_Fun[5]_Select_98_o)
     LD:D                     -0.021          SCPU_More/Branch_0
    ----------------------------------------
    Total                      6.284ns (0.866ns logic, 5.418ns route)
                                       (13.8% logic, 86.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clkdiv_2'
  Clock period: 5.838ns (frequency: 171.286MHz)
  Total number of paths / destination ports: 27698 / 203
-------------------------------------------------------------------------
Delay:               5.838ns (Levels of Logic = 9)
  Source:            VGA/h_count_4 (FF)
  Destination:       VGA_DEBUG/ascii_code_5 (FF)
  Source Clock:      clk_div/clkdiv_2 rising
  Destination Clock: clk_div/clkdiv_2 rising

  Data Path: VGA/h_count_4 to VGA_DEBUG/ascii_code_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            374   0.282   0.966  VGA/h_count_4 (VGA/h_count_4)
     begin scope: 'VGA_DEBUG:h_count<4>'
     LUT6:I0->O            9   0.053   0.538  Msub_col_addr_cy<5>11 (Msub_col_addr_cy<5>)
     LUT5:I3->O           56   0.053   0.793  n0069<1>1 (n0069<1>)
     LUT6:I2->O            2   0.053   0.745  char_index_col[6]_PWR_1_o_mod_8/Mmux_o51 (char_index_in_page<4>)
     LUT6:I0->O           10   0.053   0.798  GND_1_o_char_index_in_page[4]_AND_4_o (GND_1_o_char_index_in_page[4]_AND_4_o)
     LUT6:I0->O            1   0.053   0.000  Mmux_GND_1_o_GND_1_o_mux_37_OUT62_F (N35)
     MUXF7:I0->O           1   0.214   0.485  Mmux_GND_1_o_GND_1_o_mux_37_OUT62 (Mmux_GND_1_o_GND_1_o_mux_37_OUT61)
     LUT2:I0->O            1   0.053   0.635  Mmux_GND_1_o_GND_1_o_mux_37_OUT63_SW0 (N25)
     LUT6:I2->O            1   0.053   0.000  Mmux_GND_1_o_GND_1_o_mux_37_OUT63 (GND_1_o_GND_1_o_mux_37_OUT<5>)
     FDE:D                     0.011          ascii_code_5
    ----------------------------------------
    Total                      5.838ns (0.878ns logic, 4.960ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clkdiv_0'
  Clock period: 2.629ns (frequency: 380.381MHz)
  Total number of paths / destination ports: 4502 / 100
-------------------------------------------------------------------------
Delay:               2.629ns (Levels of Logic = 8)
  Source:            M2/sw_temp_2 (FF)
  Destination:       M2/SW_OK_0 (FF)
  Source Clock:      clk_div/clkdiv_0 rising
  Destination Clock: clk_div/clkdiv_0 rising

  Data Path: M2/sw_temp_2 to M2/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.602  sw_temp_2 (sw_temp<2>)
     LUT6:I3->O            1   0.053   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.015   0.554  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.067   0.505  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.200          SW_OK_0
    ----------------------------------------
    Total                      2.629ns (0.968ns logic, 1.661ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M2/clk1'
  Clock period: 2.576ns (frequency: 388.199MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.576ns (Levels of Logic = 7)
  Source:            M2/counter_8 (FF)
  Destination:       M2/Key_x_0 (FF)
  Source Clock:      M2/clk1 rising
  Destination Clock: M2/clk1 rising

  Data Path: M2/counter_8 to M2/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.282   0.739  counter_8 (counter<8>)
     LUT5:I0->O            1   0.053   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.015   0.445  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.067   0.439  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.200          Key_x_0
    ----------------------------------------
    Total                      2.576ns (0.953ns logic, 1.623ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div/clkdiv_0'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.498ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       M2/SW_OK_0 (FF)
  Destination Clock: clk_div/clkdiv_0 rising

  Data Path: SW<2> to M2/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.753  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'M2:SW<2>'
     LUT6:I0->O            1   0.053   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.015   0.554  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.067   0.505  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.200          SW_OK_0
    ----------------------------------------
    Total                      2.498ns (0.686ns logic, 1.812ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M2/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.542ns (Levels of Logic = 6)
  Source:            K_COL<3> (PAD)
  Destination:       M2/Key_x_1 (FF)
  Destination Clock: M2/clk1 rising

  Data Path: K_COL<3> to M2/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.668  K_COL_3_IBUF (K_COL_3_IBUF)
     begin scope: 'M2:Key_y<3>'
     LUT4:I0->O           12   0.053   0.811  out1 (n0016)
     LUT6:I0->O            3   0.053   0.427  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.053   0.413  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.053   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                     0.011          Key_x_4
    ----------------------------------------
    Total                      2.542ns (0.223ns logic, 2.319ns route)
                                       (8.8% logic, 91.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M2/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.779ns (Levels of Logic = 2)
  Source:            M2/Key_x_4 (FF)
  Destination:       K_ROW<4> (PAD)
  Source Clock:      M2/clk1 rising

  Data Path: M2/Key_x_4 to K_ROW<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.282   0.497  Key_x_4 (Key_x<4>)
     end scope: 'M2:Key_x<4>'
     OBUF:I->O                 0.000          K_ROW_4_OBUF (K_ROW<4>)
    ----------------------------------------
    Total                      0.779ns (0.282ns logic, 0.497ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div/clkdiv_2'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 1)
  Source:            VGA/B_3 (FF)
  Destination:       VGA_B<3> (PAD)
  Source Clock:      clk_div/clkdiv_2 rising

  Data Path: VGA/B_3 to VGA_B<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.282   0.399  VGA/B_3 (VGA/B_3)
     OBUF:I->O                 0.000          VGA_B_3_OBUF (VGA_B<3>)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div/clkdiv_0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.687ns (Levels of Logic = 2)
  Source:            M2/CR (FF)
  Destination:       CR (PAD)
  Source Clock:      clk_div/clkdiv_0 rising

  Data Path: M2/CR to CR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.282   0.405  CR (CR)
     end scope: 'M2:CR'
     OBUF:I->O                 0.000          CR_OBUF (CR)
    ----------------------------------------
    Total                      0.687ns (0.282ns logic, 0.405ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_CPU
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
Clk_CPU                                |    8.619|         |         |         |
SCPU_More/OPcode[5]_Fun[5]_Select_103_o|         |    2.057|         |         |
SCPU_More/OPcode[5]_Fun[5]_Select_107_o|         |    4.570|         |         |
SCPU_More/OPcode[5]_Fun[5]_Select_117_o|         |    5.486|         |         |
SCPU_More/OPcode[5]_Fun[5]_Select_119_o|         |    5.950|         |         |
SCPU_More/OPcode[5]_Fun[5]_Select_73_o |         |    3.200|         |         |
SCPU_More/OPcode[5]_Fun[5]_Select_75_o |         |    5.466|         |         |
SCPU_More/OPcode[5]_Fun[5]_Select_83_o |         |    3.049|         |         |
clk_div/clkdiv_0                       |    1.284|         |         |         |
clk_div/clkdiv_2                       |    5.276|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock M2/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |    2.576|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SCPU_More/OPcode[5]_Fun[5]_Select_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    4.446|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SCPU_More/OPcode[5]_Fun[5]_Select_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    4.894|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SCPU_More/OPcode[5]_Fun[5]_Select_117_o
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
Clk_CPU                                |         |         |    9.416|         |
SCPU_More/OPcode[5]_Fun[5]_Select_107_o|         |         |    5.357|         |
SCPU_More/OPcode[5]_Fun[5]_Select_117_o|         |         |    6.284|         |
SCPU_More/OPcode[5]_Fun[5]_Select_119_o|         |         |    6.754|         |
SCPU_More/OPcode[5]_Fun[5]_Select_75_o |         |         |    6.271|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SCPU_More/OPcode[5]_Fun[5]_Select_119_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    4.008|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SCPU_More/OPcode[5]_Fun[5]_Select_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    4.134|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SCPU_More/OPcode[5]_Fun[5]_Select_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    3.313|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SCPU_More/OPcode[5]_Fun[5]_Select_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    4.255|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SCPU_More/ram_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    5.525|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk200P
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk200P         |    1.385|         |         |         |
clk_div/clkdiv_0|    1.284|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clkdiv_0
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk_div/clkdiv_0|    2.629|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clkdiv_2
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Clk_CPU         |    3.155|         |         |         |
clk_div/clkdiv_2|    5.838|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 133.00 secs
Total CPU time to Xst completion: 132.60 secs
 
--> 

Total memory usage is 448148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   63 (   0 filtered)
Number of infos    :    7 (   0 filtered)

