Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvtb_behav xil_defaultlib.riscvtb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/riscv.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'op2' [C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/riscv.v:41]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in0' [C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/riscv.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/riscv.v" Line 1. Module riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/instrmem.v" Line 1. Module instrmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/program_counter.v" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/adder.v" Line 1. Module adder(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/sign_extender.v" Line 4. Module sign_extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/alu.v" Line 2. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v" Line 1. Module datamem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/adder.v" Line 1. Module adder(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/maindecoder.v" Line 1. Module maindecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/aludecoder.v" Line 1. Module aludecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/riscv.v" Line 1. Module riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/instrmem.v" Line 1. Module instrmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/program_counter.v" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/adder.v" Line 1. Module adder(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/sign_extender.v" Line 4. Module sign_extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/alu.v" Line 2. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v" Line 1. Module datamem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/adder.v" Line 1. Module adder(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/maindecoder.v" Line 1. Module maindecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/savar/Desktop/riscv_singlecycle/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/aludecoder.v" Line 1. Module aludecoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.adder(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.maindecoder
Compiling module xil_defaultlib.aludecoder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.riscv
Compiling module xil_defaultlib.riscvtb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscvtb_behav
