#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Oct 13 13:43:38 2022
# Process ID: 23716
# Current directory: D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6840 D:\GitHub\EEEN402_FPGA_low_latency\project_4_moore\project_4_moore.xpr
# Log file: D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/vivado.log
# Journal file: D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore\vivado.jou
# Running On: Ian, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 4, Host memory: 17119 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/vitis/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/vitis/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vitis/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vitis/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/vitis/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/vitis/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.xpr
INFO: [Project 1-313] Project file moved from 'H:/EEEN402/project_4_moore' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Project 1-230] Project 'project_4_moore.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vitis/Vivado/2022.1/data/ip'.
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'moore_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vitis/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'moore_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj moore_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.srcs/sources_1/new/moore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'moore'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.srcs/sim_1/new/moore_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'moore_tb'
ERROR: [VRFC 10-4982] syntax error near ''' [D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.srcs/sim_1/new/moore_tb.vhd:51]
ERROR: [VRFC 10-4982] syntax error near ')' [D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.srcs/sim_1/new/moore_tb.vhd:62]
ERROR: [VRFC 10-2989] 'input' is not declared [D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.srcs/sim_1/new/moore_tb.vhd:60]
ERROR: [VRFC 10-2989] 'input' is not declared [D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.srcs/sim_1/new/moore_tb.vhd:70]
ERROR: [VRFC 10-2989] 'input' is not declared [D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.srcs/sim_1/new/moore_tb.vhd:72]
ERROR: [VRFC 10-2989] 'input' is not declared [D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.srcs/sim_1/new/moore_tb.vhd:74]
ERROR: [VRFC 10-2989] 'clk_period' is not declared [D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.srcs/sim_1/new/moore_tb.vhd:79]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.srcs/sim_1/new/moore_tb.vhd:41]
INFO: [VRFC 10-8704] VHDL file 'D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.srcs/sim_1/new/moore_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/EEEN402_FPGA_low_latency/project_4_moore/project_4_moore.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1650.227 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 13 14:12:03 2022...
