# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is mistr@PC-FRANCESCO.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:47:22 on Nov 19,2022
# vcom -reportprogress 300 -f compile.f 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types
# -- Loading package types
# -- Compiling entity reg
# -- Compiling architecture register_arch of reg
# -- Compiling entity filter_block
# -- Compiling architecture arch of filter_block
# -- Compiling entity filter
# -- Compiling architecture arch of filter
# -- Compiling entity tb
# -- Compiling architecture testbench of tb
# End time: 14:47:22 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 14:47:22 on Nov 19,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.types
# Loading work.tb(testbench)#1
# Loading work.filter(arch)#1
add wave -position end  sim:/tb/tb_din
add wave -position end  sim:/tb/tb_dout
run
run
add wave -position end  sim:/tb/samples
add wave -position 2  sim:/tb/tb_rst_n
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
add wave -position 0  sim:/tb/Filter_inst/filter_block_0/reg_in
add wave -position 1  sim:/tb/Filter_inst/filter_block_0/reg_out
add wave -position 2  sim:/tb/Filter_inst/filter_block_0/add_out
add wave -position 3  sim:/tb/Filter_inst/filter_block_1/add_out
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/tb/tb_clk
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 3  sim:/tb/Filter_inst/filter_block_1/reg_in
add wave -position 4  sim:/tb/Filter_inst/filter_block_1/reg_out
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
add wave -position 1  sim:/tb/Filter_inst/filter_block_0/add_out
add wave -position 2  sim:/tb/Filter_inst/filter_block_1/add_out
add wave -position 3  sim:/tb/Filter_inst/filter_block_2/add_out
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 1  sim:/tb/Filter_inst/din
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/tb/Filter_inst/filter_block_8/register_output
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
run
run
run
run
run
run
run
run
run
run
add wave -position 2  sim:/tb/Filter_inst/dout
add wave -position 2  sim:/tb/Filter_inst/filter_block_1/reg_in
add wave -position 3  sim:/tb/Filter_inst/filter_block_1/register_output
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 2  sim:/tb/Filter_inst/filter_block_0/reg_in
add wave -position 2  sim:/tb/Filter_inst/filter_block_0/reg_out
run
run
run
run
run
run
run
run
run
run
add wave -position 5  sim:/tb/Filter_inst/filter_block_1/reg_out
add wave -position end  sim:/tb/Filter_inst/add_out
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/tb/Filter_inst/add_out(2)
add wave -position end  sim:/tb/Filter_inst/filter_block_1/add_out
add wave -position end  sim:/tb/Filter_inst/filter_block_1/add_in
add wave -position end  sim:/tb/Filter_inst/filter_block_1/mult_out
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/tb/Filter_inst/filter_block_2/mult_out
add wave -position 16  sim:/tb/Filter_inst/filter_block_2/add_in
add wave -position 17  sim:/tb/Filter_inst/filter_block_2/coeff
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 16  sim:/tb/Filter_inst/filter_block_2/reg_out
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 15:59:08 on Nov 19,2022, Elapsed time: 1:11:46
# Errors: 0, Warnings: 0
