<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Jan  8 19:20:52 2018" VIVADOVERSION="2017.4">

  <SYSTEMINFO ARCH="zynq" BOARD="em.avnet.com:zed:part0:1.3" DEVICE="7z020" NAME="Address_decoder_TB_BD" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS/>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/AddressDecoderTB_0" HWVERSION="1.0" INSTANCE="AddressDecoderTB_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AddressDecoderTB" VLNV="xilinx.com:module_ref:AddressDecoderTB:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Address_decoder_TB_BD_AddressDecoderTB_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="AddressDecoderTB_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="clk"/>
            <CONNECTION INSTANCE="Memory_0" PORT="clk"/>
            <CONNECTION INSTANCE="Out_bank_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="resetn" SIGIS="rst" SIGNAME="AddressDecoderTB_0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="resetn"/>
            <CONNECTION INSTANCE="Memory_0" PORT="resetn"/>
            <CONNECTION INSTANCE="Out_bank_0" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="mem_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AddressDecoderTB_0_mem_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mem_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="mem_addr" RIGHT="0" SIGIS="undef" SIGNAME="AddressDecoderTB_0_mem_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mem_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AddressDecoderTB_0_mem_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_valid" SIGIS="undef" SIGNAME="AddressDecoderTB_0_mem_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_ready" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_ready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Address_Decoder_0" HWVERSION="1.0" INSTANCE="Address_Decoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Address_Decoder" VLNV="xilinx.com:module_ref:Address_Decoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MEMORY_STARTADDRESS" VALUE="0x00000000"/>
        <PARAMETER NAME="MEMORY_ENDADDRESS" VALUE="0x000003FF"/>
        <PARAMETER NAME="IO_STARTADDRESS" VALUE="0x00000400"/>
        <PARAMETER NAME="IO_ENDADDRESS" VALUE="0x00000401"/>
        <PARAMETER NAME="Component_Name" VALUE="Address_decoder_TB_BD_Address_Decoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="AddressDecoderTB_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AddressDecoderTB_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="AddressDecoderTB_0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AddressDecoderTB_0" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_valid" SIGIS="undef" SIGNAME="AddressDecoderTB_0_mem_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AddressDecoderTB_0" PORT="mem_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_instr" SIGIS="undef"/>
        <PORT DIR="O" NAME="mem_ready" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AddressDecoderTB_0" PORT="mem_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mem_addr" RIGHT="0" SIGIS="undef" SIGNAME="AddressDecoderTB_0_mem_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AddressDecoderTB_0" PORT="mem_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mem_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AddressDecoderTB_0_mem_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AddressDecoderTB_0" PORT="mem_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="mem_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AddressDecoderTB_0_mem_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AddressDecoderTB_0" PORT="mem_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="mem_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AddressDecoderTB_0" PORT="mem_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trap" SIGIS="undef"/>
        <PORT DIR="O" NAME="bankSwitch" SIGIS="undef" SIGNAME="Address_Decoder_0_bankSwitch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Out_bank_0" PORT="bankSwitch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mem_rdata_memory" RIGHT="0" SIGIS="undef" SIGNAME="Memory_0_mem_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Memory_0" PORT="mem_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="mem_wdata_memory" RIGHT="0" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_wdata_memory">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Memory_0" PORT="mem_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_valid_memory" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_valid_memory">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Memory_0" PORT="mem_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_ready_memory" SIGIS="undef" SIGNAME="Memory_0_mem_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Memory_0" PORT="mem_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="mem_addr_memory" RIGHT="0" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_addr_memory">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Memory_0" PORT="mem_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mem_wstrb_memory" RIGHT="0" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_wstrb_memory">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Memory_0" PORT="mem_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mem_rdata_io" RIGHT="0" SIGIS="undef" SIGNAME="Out_bank_0_mem_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Out_bank_0" PORT="mem_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="mem_wdata_io" RIGHT="0" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_wdata_io">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Out_bank_0" PORT="mem_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_valid_io" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_valid_io">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Out_bank_0" PORT="mem_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_ready_io" SIGIS="undef" SIGNAME="Out_bank_0_mem_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Out_bank_0" PORT="mem_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="mem_addr_io" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="mem_wstrb_io" RIGHT="0" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_wstrb_io">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Out_bank_0" PORT="mem_wstrb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Memory_0" HWVERSION="1.0" INSTANCE="Memory_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Memory" VLNV="xilinx.com:module_ref:Memory:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MEMDEPTH" VALUE="1024"/>
        <PARAMETER NAME="Component_Name" VALUE="Address_decoder_TB_BD_Memory_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="AddressDecoderTB_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AddressDecoderTB_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="AddressDecoderTB_0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AddressDecoderTB_0" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_valid" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_valid_memory">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_valid_memory"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_instr" SIGIS="undef"/>
        <PORT DIR="O" NAME="mem_ready" SIGIS="undef" SIGNAME="Memory_0_mem_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_ready_memory"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mem_addr" RIGHT="0" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_addr_memory">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_addr_memory"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mem_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_wdata_memory">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_wdata_memory"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="mem_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_wstrb_memory">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_wstrb_memory"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="mem_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Memory_0_mem_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_rdata_memory"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trap" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Out_bank_0" HWVERSION="1.0" INSTANCE="Out_bank_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Out_bank" VLNV="xilinx.com:module_ref:Out_bank:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Address_decoder_TB_BD_Out_bank_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="AddressDecoderTB_0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AddressDecoderTB_0" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="AddressDecoderTB_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AddressDecoderTB_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_valid" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_valid_io">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_valid_io"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="mem_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Out_bank_0_mem_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_rdata_io"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mem_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_wdata_io">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_wdata_io"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="mem_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Address_Decoder_0_mem_wstrb_io">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_wstrb_io"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="bankSwitch" SIGIS="undef" SIGNAME="Address_Decoder_0_bankSwitch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="bankSwitch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_registers" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="UART_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="mem_ready" SIGIS="undef" SIGNAME="Out_bank_0_mem_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Address_Decoder_0" PORT="mem_ready_io"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trap" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
