;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-3, 0
	SPL @100, 23
	ADD @80, -79
	SUB 816, @616
	CMP -0, 300
	SUB 12, @10
	MOV #16, @400
	MOV #16, @400
	MOV <-21, @-0
	SPL -7, @-20
	SPL -7, @-20
	DJN <127, 106
	SUB 816, @616
	SUB 816, @616
	SUB #0, -79
	CMP @127, 106
	JMN 111, 129
	CMP @127, 106
	JMN @111, 129
	JMN @111, 129
	SUB @121, 106
	SPL -7, @-20
	MOV -7, <-20
	SPL -7, @-20
	SPL <-1, #-18
	ADD #-5, -159
	JMN @16, #400
	ADD 270, 60
	ADD 270, 60
	SLT 20, @12
	MOV -1, <-20
	MOV -1, <-20
	MOV #16, @420
	SUB 816, @616
	MOV #16, @420
	JMN @111, 129
	MOV -7, <-20
	JMN @111, 129
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <792
	JMZ 110, 290
	JMZ 110, 290
	DJN -1, @-20
