AArch64 RV+LB+addr-[rf-fr]+data
"DpAddrdW RfLeave FrBack Rfe DpDatadW Rfe"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=W,2:y=F,2:x=W
Com=Rf Fr Rf
Orig=DpAddrdW RfLeave FrBack Rfe DpDatadW Rfe
{
0:X1=x; 0:X4=y;
1:X1=y;
2:X1=y; 2:X3=x;
}
 P0                  | P1          | P2           ;
 LDR W0,[X1]         | LDR W0,[X1] | LDR W0,[X1]  ;
 EOR W2,W0,W0        |             | EOR W2,W0,W0 ;
 MOV W3,#1           |             | ADD W2,W2,#1 ;
 STR W3,[X4,W2,SXTW] |             | STR W2,[X3]  ;
 MOV W5,#2           |             |              ;
 STR W5,[X4]         |             |              ;
exists
(y=2 /\ 0:X0=1 /\ 1:X0=1 /\ 2:X0=2)
