Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: RPN_toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RPN_toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RPN_toplevel"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : RPN_toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/debounce.vhd" in Library work.
Architecture logic of Entity debounce is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/UXCntl_Unit-Logic.vhd" in Library work.
Entity <uxcntl_unit> compiled.
Entity <uxcntl_unit> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/alu_arithmetic_unit.vhd" in Library work.
Architecture combinational of Entity arith_unit is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/alu_logic_unit.vhd" in Library work.
Architecture combinational of Entity logic_unit is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/alu_shift_unit.vhd" in Library work.
Architecture combinational of Entity alu_shift_unit is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/load_store_unit.vhd" in Library work.
Architecture behavioral of Entity load_store_unit is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/alu_mux.vhd" in Library work.
Architecture combinational of Entity alu_mux is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/SevenSeg.vhd" in Library work.
Architecture behavioral of Entity ssegdriver is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/RPN_toplevel.vhd" in Library work.
Architecture structural of Entity rpn_toplevel is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RPN_toplevel> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <Logic>) with generics.
	wait_time = 20

Analyzing hierarchy for entity <UXCntl_Unit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Arith_Unit> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <Logic_Unit> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <ALU_Shift_Unit> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <Load_Store_Unit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ALU_Mux> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <SSegDriver> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RPN_toplevel> in library <work> (Architecture <structural>).
Entity <RPN_toplevel> analyzed. Unit <RPN_toplevel> generated.

Analyzing generic Entity <debounce> in library <work> (Architecture <Logic>).
	wait_time = 20
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing Entity <UXCntl_Unit> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/UXCntl_Unit-Logic.vhd" line 44: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <INPUT>
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/UXCntl_Unit-Logic.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <INPUT>
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/UXCntl_Unit-Logic.vhd" line 56: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <INPUT>
Entity <UXCntl_Unit> analyzed. Unit <UXCntl_Unit> generated.

Analyzing Entity <Arith_Unit> in library <work> (Architecture <Combinational>).
Entity <Arith_Unit> analyzed. Unit <Arith_Unit> generated.

Analyzing Entity <Logic_Unit> in library <work> (Architecture <Combinational>).
Entity <Logic_Unit> analyzed. Unit <Logic_Unit> generated.

Analyzing Entity <ALU_Shift_Unit> in library <work> (Architecture <Combinational>).
Entity <ALU_Shift_Unit> analyzed. Unit <ALU_Shift_Unit> generated.

Analyzing Entity <Load_Store_Unit> in library <work> (Architecture <Behavioral>).
Entity <Load_Store_Unit> analyzed. Unit <Load_Store_Unit> generated.

Analyzing Entity <ALU_Mux> in library <work> (Architecture <Combinational>).
Entity <ALU_Mux> analyzed. Unit <ALU_Mux> generated.

Analyzing Entity <SSegDriver> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/SevenSeg.vhd" line 98: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk240hz>
INFO:Xst:1561 - "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/SevenSeg.vhd" line 120: Mux is complete : default of case is discarded
Entity <SSegDriver> analyzed. Unit <SSegDriver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce>.
    Related source file is "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/debounce.vhd".
    Found 1-bit register for signal <OUTPUT>.
    Found 21-bit up counter for signal <Count>.
    Found 1-bit xor2 for signal <D_SET>.
    Found 2-bit register for signal <D_STATE>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <UXCntl_Unit>.
    Related source file is "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/UXCntl_Unit-Logic.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <VALA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <VALB>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <OPCODE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <UXCntl_Unit> synthesized.


Synthesizing Unit <Arith_Unit>.
    Related source file is "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/alu_arithmetic_unit.vhd".
    Found 1-bit xor2 for signal <CCR<1>>.
    Found 9-bit addsub for signal <arith>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Arith_Unit> synthesized.


Synthesizing Unit <Logic_Unit>.
    Related source file is "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/alu_logic_unit.vhd".
WARNING:Xst:653 - Signal <cmp<1:0>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
    Found 8-bit comparator equal for signal <cmp_2$cmp_eq0000> created at line 42.
    Found 8-bit comparator less for signal <cmp_3$cmp_lt0000> created at line 41.
    Summary:
	inferred   2 Comparator(s).
Unit <Logic_Unit> synthesized.


Synthesizing Unit <ALU_Shift_Unit>.
    Related source file is "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/alu_shift_unit.vhd".
    Found 8-bit shifter logical left for signal <shift_left>.
    Found 8-bit shifter logical right for signal <shift_right>.
    Summary:
	inferred   2 Combinational logic shifter(s).
Unit <ALU_Shift_Unit> synthesized.


Synthesizing Unit <Load_Store_Unit>.
    Related source file is "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/load_store_unit.vhd".
WARNING:Xst:647 - Input <IMMED> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Load_Store_Unit> synthesized.


Synthesizing Unit <ALU_Mux>.
    Related source file is "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/alu_mux.vhd".
Unit <ALU_Mux> synthesized.


Synthesizing Unit <SSegDriver>.
    Related source file is "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/SevenSeg.vhd".
WARNING:Xst:647 - Input <COL_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x7-bit ROM for signal <segnum>.
    Found 4x4-bit ROM for signal <AN_OUT$mux0001> created at line 104.
    Found 4-bit register for signal <AN_OUT>.
    Found 1-bit register for signal <DP_OUT>.
    Found 1-bit register for signal <clk240hz>.
    Found 17-bit up counter for signal <count240hz>.
    Found 1-bit 4-to-1 multiplexer for signal <DP_OUT$mux0001> created at line 104.
    Found 4-bit register for signal <hexnum>.
    Found 4-bit 4-to-1 multiplexer for signal <hexnum$mux0001> created at line 104.
    Found 2-bit up counter for signal <pos>.
    Summary:
	inferred   2 ROM(s).
	inferred   2 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <SSegDriver> synthesized.


Synthesizing Unit <RPN_toplevel>.
    Related source file is "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/RPN_toplevel.vhd".
WARNING:Xst:1306 - Output <SEG<7>> is never assigned.
WARNING:Xst:653 - Signal <s3> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <s2<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <s2<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <RFLAGS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ENABLED> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:653 - Signal <DISABLED> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <RPN_toplevel> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 9-bit addsub                                          : 1
# Counters                                             : 6
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 21-bit up counter                                     : 4
# Registers                                            : 17
 1-bit register                                        : 14
 4-bit register                                        : 2
 8-bit register                                        : 1
# Latches                                              : 3
 4-bit latch                                           : 1
 8-bit latch                                           : 2
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 9-bit addsub                                          : 1
# Counters                                             : 6
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 21-bit up counter                                     : 4
# Registers                                            : 30
 Flip-Flops                                            : 30
# Latches                                              : 3
 4-bit latch                                           : 1
 8-bit latch                                           : 2
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch DP_OUT hinder the constant cleaning in the block SSegDriver.
   You should achieve better results by setting this init to 0.

Optimizing unit <RPN_toplevel> ...

Optimizing unit <debounce> ...

Optimizing unit <Load_Store_Unit> ...

Optimizing unit <SSegDriver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RPN_toplevel, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 133
 Flip-Flops                                            : 133

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RPN_toplevel.ngr
Top Level Output File Name         : RPN_toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 487
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 96
#      LUT2                        : 32
#      LUT3                        : 34
#      LUT3_L                      : 1
#      LUT4                        : 80
#      LUT4_L                      : 2
#      MUXCY                       : 108
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 109
# FlipFlops/Latches                : 153
#      FDC                         : 10
#      FDCE                        : 18
#      FDE                         : 20
#      FDP                         : 1
#      FDRE                        : 84
#      LD                          : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 12
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      138  out of   4656     2%  
 Number of Slice Flip Flops:            153  out of   9312     1%  
 Number of 4 input LUTs:                257  out of   9312     2%  
 Number of IOs:                          25
 Number of bonded IOBs:                  24  out of    232    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+------------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)        | Load  |
---------------------------------------------------------------+------------------------------+-------+
UXCntl_Unit/VALA_cmp_eq0000(UXCntl_Unit/VALA_cmp_eq00001:O)    | NONE(*)(UXCntl_Unit/VALA_7)  | 8     |
UXCntl_Unit/VALB_cmp_eq0000(UXCntl_Unit/VALB_cmp_eq00001:O)    | NONE(*)(UXCntl_Unit/VALB_7)  | 8     |
UXCntl_Unit/OPCODE_cmp_eq0000(UXCntl_Unit/OPCODE_cmp_eq00001:O)| NONE(*)(UXCntl_Unit/OPCODE_3)| 4     |
CLK                                                            | BUFGP                        | 122   |
SSeg/clk240hz                                                  | NONE(SSeg/pos_1)             | 11    |
---------------------------------------------------------------+------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
DISABLED(XST_GND:G)                | NONE(SSeg/AN_OUT_0)    | 29    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.522ns (Maximum Frequency: 181.094MHz)
   Minimum input arrival time before clock: 2.057ns
   Maximum output required time after clock: 5.870ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.522ns (frequency: 181.094MHz)
  Total number of paths / destination ports: 1656 / 283
-------------------------------------------------------------------------
Delay:               5.522ns (Levels of Logic = 18)
  Source:            SSeg/count240hz_1 (FF)
  Destination:       SSeg/count240hz_16 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: SSeg/count240hz_1 to SSeg/count240hz_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.622  SSeg/count240hz_1 (SSeg/count240hz_1)
     LUT1:I0->O            1   0.704   0.000  SSeg/Mcount_count240hz_cy<1>_rt (SSeg/Mcount_count240hz_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  SSeg/Mcount_count240hz_cy<1> (SSeg/Mcount_count240hz_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  SSeg/Mcount_count240hz_cy<2> (SSeg/Mcount_count240hz_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  SSeg/Mcount_count240hz_cy<3> (SSeg/Mcount_count240hz_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  SSeg/Mcount_count240hz_cy<4> (SSeg/Mcount_count240hz_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  SSeg/Mcount_count240hz_cy<5> (SSeg/Mcount_count240hz_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  SSeg/Mcount_count240hz_cy<6> (SSeg/Mcount_count240hz_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  SSeg/Mcount_count240hz_cy<7> (SSeg/Mcount_count240hz_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  SSeg/Mcount_count240hz_cy<8> (SSeg/Mcount_count240hz_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  SSeg/Mcount_count240hz_cy<9> (SSeg/Mcount_count240hz_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  SSeg/Mcount_count240hz_cy<10> (SSeg/Mcount_count240hz_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  SSeg/Mcount_count240hz_cy<11> (SSeg/Mcount_count240hz_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  SSeg/Mcount_count240hz_cy<12> (SSeg/Mcount_count240hz_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  SSeg/Mcount_count240hz_cy<13> (SSeg/Mcount_count240hz_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  SSeg/Mcount_count240hz_cy<14> (SSeg/Mcount_count240hz_cy<14>)
     MUXCY:CI->O           0   0.059   0.000  SSeg/Mcount_count240hz_cy<15> (SSeg/Mcount_count240hz_cy<15>)
     XORCY:CI->O           1   0.804   0.499  SSeg/Mcount_count240hz_xor<16> (SSeg/Result<16>)
     LUT2:I1->O            1   0.704   0.000  SSeg/Mcount_count240hz_eqn_161 (SSeg/Mcount_count240hz_eqn_16)
     FDCE:D                    0.308          SSeg/count240hz_16
    ----------------------------------------
    Total                      5.522ns (4.401ns logic, 1.121ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SSeg/clk240hz'
  Clock period: 3.723ns (frequency: 268.601MHz)
  Total number of paths / destination ports: 21 / 10
-------------------------------------------------------------------------
Delay:               3.723ns (Levels of Logic = 2)
  Source:            SSeg/pos_0 (FF)
  Destination:       SSeg/hexnum_3 (FF)
  Source Clock:      SSeg/clk240hz rising
  Destination Clock: SSeg/clk240hz rising

  Data Path: SSeg/pos_0 to SSeg/hexnum_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.591   0.882  SSeg/pos_0 (SSeg/pos_0)
     MUXF5:S->O            1   0.739   0.499  SSeg/Mmux_hexnum_mux00018290 (SSeg/Mmux_hexnum_mux00018290)
     LUT2:I1->O            1   0.704   0.000  SSeg/Mmux_hexnum_mux00018298 (SSeg/hexnum_mux0001<3>)
     FDC:D                     0.308          SSeg/hexnum_3
    ----------------------------------------
    Total                      3.723ns (2.342ns logic, 1.381ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UXCntl_Unit/VALA_cmp_eq0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            SW<3> (PAD)
  Destination:       UXCntl_Unit/VALA_3 (LATCH)
  Destination Clock: UXCntl_Unit/VALA_cmp_eq0000 falling

  Data Path: SW<3> to UXCntl_Unit/VALA_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  SW_3_IBUF (SW_3_IBUF)
     LD:D                      0.308          UXCntl_Unit/VALA_3
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UXCntl_Unit/VALB_cmp_eq0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            SW<3> (PAD)
  Destination:       UXCntl_Unit/VALB_3 (LATCH)
  Destination Clock: UXCntl_Unit/VALB_cmp_eq0000 falling

  Data Path: SW<3> to UXCntl_Unit/VALB_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  SW_3_IBUF (SW_3_IBUF)
     LD:D                      0.308          UXCntl_Unit/VALB_3
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UXCntl_Unit/OPCODE_cmp_eq0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            SW<3> (PAD)
  Destination:       UXCntl_Unit/OPCODE_3 (LATCH)
  Destination Clock: UXCntl_Unit/OPCODE_cmp_eq0000 falling

  Data Path: SW<3> to UXCntl_Unit/OPCODE_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  SW_3_IBUF (SW_3_IBUF)
     LD:D                      0.308          UXCntl_Unit/OPCODE_3
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            BTN<3> (PAD)
  Destination:       BTN_3/D_STATE_0 (FF)
  Destination Clock: CLK rising

  Data Path: BTN<3> to BTN_3/D_STATE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  BTN_3_IBUF (BTN_3_IBUF)
     FDE:D                     0.308          BTN_3/D_STATE_0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SSeg/clk240hz'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              5.870ns (Levels of Logic = 2)
  Source:            SSeg/hexnum_1 (FF)
  Destination:       SEG<6> (PAD)
  Source Clock:      SSeg/clk240hz rising

  Data Path: SSeg/hexnum_1 to SEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.591   0.883  SSeg/hexnum_1 (SSeg/hexnum_1)
     LUT4:I0->O            1   0.704   0.420  SSeg/Mrom_segnum21 (SEG_2_OBUF)
     OBUF:I->O                 3.272          SEG_2_OBUF (SEG<2>)
    ----------------------------------------
    Total                      5.870ns (4.567ns logic, 1.303ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.36 secs
 
--> 


Total memory usage is 519080 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    3 (   0 filtered)

