--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml REMem.twx REMem.ncd -o REMem.twr REMem.pcf

Design file:              REMem.ncd
Physical constraint file: REMem.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
cargaREM     |    1.761(R)|    0.135(R)|clk_BUFGP         |   0.000|
entradaREM<0>|   -0.307(R)|    1.338(R)|clk_BUFGP         |   0.000|
entradaREM<1>|   -0.328(R)|    1.355(R)|clk_BUFGP         |   0.000|
entradaREM<2>|   -0.306(R)|    1.336(R)|clk_BUFGP         |   0.000|
entradaREM<3>|   -0.326(R)|    1.352(R)|clk_BUFGP         |   0.000|
entradaREM<4>|    0.743(R)|    0.498(R)|clk_BUFGP         |   0.000|
entradaREM<5>|    0.755(R)|    0.489(R)|clk_BUFGP         |   0.000|
entradaREM<6>|   -0.014(R)|    1.103(R)|clk_BUFGP         |   0.000|
entradaREM<7>|    0.210(R)|    0.924(R)|clk_BUFGP         |   0.000|
reset        |    1.772(R)|   -0.145(R)|clk_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
saidaREM<0> |    6.917(R)|clk_BUFGP         |   0.000|
saidaREM<1> |    6.617(R)|clk_BUFGP         |   0.000|
saidaREM<2> |    6.667(R)|clk_BUFGP         |   0.000|
saidaREM<3> |    6.863(R)|clk_BUFGP         |   0.000|
saidaREM<4> |    7.638(R)|clk_BUFGP         |   0.000|
saidaREM<5> |    7.927(R)|clk_BUFGP         |   0.000|
saidaREM<6> |    7.136(R)|clk_BUFGP         |   0.000|
saidaREM<7> |    7.144(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.839|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 11 15:08:51 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4487 MB



