head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.4
	binutils-2_24-branchpoint:1.1
	binutils-2_23_2:1.1.2.1
	binutils-2_23_1:1.1.2.1
	binutils-2_23:1.1.2.1
	binutils-2_23-branch:1.1.0.2
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2012.08.13.14.52.46;	author nickc;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2012.08.16.09.21.47;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Add support for 64-bit ARM architecture: AArch64
@
text
@// Test file for AArch64 GAS -- TLB invalidation instructions.

	.macro tlbi_m op has_xt
	.ifc \has_xt, 1
	tlbi	\op, x7
	.else
	tlbi	\op
	.endif
	.endm

	# Test case for tlbi operations
	.text

	tlbi_m	IPAS2E1IS, 1
	tlbi_m	IPAS2LE1IS, 1
	tlbi_m	VMALLE1IS , 0
	tlbi_m	ALLE2IS, 0
	tlbi_m	ALLE3IS, 0
	tlbi_m	VAE1IS, 1
	tlbi_m	VAE2IS, 1
	tlbi_m	VAE3IS, 1
	tlbi_m	ASIDE1IS, 1
	tlbi_m	VAAE1IS, 1
	tlbi_m	ALLE1IS, 0
	tlbi_m	VALE1IS, 1
	tlbi_m	VALE2IS, 1
	tlbi_m	VALE3IS, 1
	tlbi_m	VMALLS12E1IS, 0
	tlbi_m	VAALE1IS, 1
	tlbi_m	IPAS2E1, 1
	tlbi_m	IPAS2LE1, 1
	tlbi_m	VMALLE1 , 0
	tlbi_m	ALLE2 , 0
	tlbi_m	ALLE3, 0
	tlbi_m	VAE1, 1
	tlbi_m	VAE2, 1
	tlbi_m	VAE3, 1
	tlbi_m	ASIDE1, 1
	tlbi_m	VAAE1, 1
	tlbi_m	ALLE1, 0
	tlbi_m	VALE1, 1
	tlbi_m	VALE2, 1
	tlbi_m	VALE3, 1
	tlbi_m	VMALLS12E1, 0
	tlbi_m	VAALE1, 1
@


1.1.2.1
log
@Add support for 64-bit ARM architecture: aarch64
@
text
@@

