void F_1 ( int V_1 )\r\n{\r\nint V_2 ;\r\nunion V_3 V_4 ;\r\nif ( F_2 ( V_5 ) || F_2 ( V_6 ) )\r\nV_2 = 0xf ;\r\nelse\r\nV_2 = 0x7 ;\r\nV_4 . V_7 = F_3 ( F_4 ( V_1 ) ) ;\r\nV_4 . V_8 . V_9 = V_2 ;\r\nV_4 . V_8 . V_10 = V_2 ;\r\nV_4 . V_8 . V_11 = V_2 ;\r\nF_5 ( F_4 ( V_1 ) , V_4 . V_7 ) ;\r\n}\r\nvoid F_6 ( int V_12 )\r\n{\r\nunion V_13 V_14 ;\r\nunion V_15 V_16 ;\r\nint V_17 ;\r\nint V_18 ;\r\nV_14 . V_7 = F_3 ( F_7 ( V_12 ) ) ;\r\nif ( F_2 ( V_19 ) || F_2 ( V_20 ) ) {\r\nif ( V_14 . V_8 . V_21 ) {\r\nswitch ( V_14 . V_22 . V_14 ) {\r\ncase 1 :\r\nV_17 = 1 ;\r\nbreak;\r\ncase 2 :\r\ncase 3 :\r\nV_17 = 4 ;\r\nbreak;\r\ndefault:\r\nV_17 = 0 ;\r\nbreak;\r\n}\r\n} else\r\nV_17 = 0 ;\r\n} else {\r\nif ( V_14 . V_8 . V_21 ) {\r\nif ( F_2 ( V_5 )\r\n|| F_2 ( V_6 ) ) {\r\nif ( V_14 . V_8 . type )\r\nV_17 = 1 ;\r\nelse\r\nV_17 = 4 ;\r\n} else {\r\nif ( V_14 . V_8 . type )\r\nV_17 = 2 ;\r\nelse\r\nV_17 = 3 ;\r\n}\r\n} else\r\nV_17 = 0 ;\r\n}\r\nV_16 . V_7 = 0 ;\r\nif ( V_17 ) {\r\nif ( F_2 ( V_5 )\r\n|| F_2 ( V_6 ) )\r\nV_16 . V_23 . V_24 = 1 ;\r\nV_16 . V_8 . V_25 = 1 ;\r\n}\r\nV_16 . V_8 . V_26 = ( 1 << V_17 ) - 1 ;\r\nF_5 ( F_8 ( V_12 ) , V_16 . V_7 ) ;\r\nfor ( V_18 = 0 ; V_18 < V_17 ; V_18 ++ )\r\nF_9 ( V_18 , V_12 ) ;\r\n}
