Warning (10268): Verilog HDL information at sevenseg.v(26): always construct contains both blocking and non-blocking assignments File: G:/Quartus Project/sevenseg.v Line: 26
