set_num_threads 4
set_early_celllib_fpath /home/vsduser/vsdsynth/osu018_stdcells.lib
set_late_celllib_fpath /home/vsduser/vsdsynth/osu018_stdcells.lib
set_verilog_fpath /home/vsduser/vsdsynth/outdir_openMSP430/openMSP430.final.synth.v
clock_port_name is "dco_clk" 
clock_period is "1500" 
duty_cycle is "50" 
clock_port_name is "lfxt_clk" 
clock_period is "1600" 
duty_cycle is "40" 
set_timing_fpath /home/vsduser/vsdsynth/outdir_openMSP430/openMSP430.timing
set_spef_fpath /home/vsduser/vsdsynth/outdir_openMSP430/openMSP430.spef
init_timer
report_timer
report_wns
report_tns
report_worst_paths -numPaths 10000 
