//
// Generated by Microsoft (R) HLSL Shader Compiler 10.1
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// __V__ReShade__BackBufferTex       texture  float4          2d             t0      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// SV_POSITION              0   xyzw        0      POS   float       
// TEXCOORD                 0   xy          1     NONE   float   xy  
//
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// SV_TARGET                0   xyzw        0   TARGET   float   xyzw
// SV_TARGET                1   xyzw        1   TARGET   float   xyzw
//
ps_5_0
dcl_globalFlags refactoringAllowed
dcl_resource_texture2d (float,float,float,float) t0
dcl_input_ps linear v1.xy
dcl_output o0.xyzw
dcl_output o1.xyzw
dcl_temps 8
add r0.xyzw, v1.xyxy, l(-0.015625, -0.015625, 0.015625, 0.015625)
mul r0.xyzw, r0.xyzw, l(3840.000000, 2137.000000, 3840.000000, 2137.000000)
round_ni r0.xyzw, r0.xyzw
ftoi r1.xy, r0.yxyy
lt r0.xy, r0.yxyy, r0.wzww
mov r2.zw, l(0,0,0,0)
mov r3.xyz, l(1.000000,1.000000,1.000000,0)
mov r4.xyz, l(0,0,0,0)
mov r2.y, r1.x
mov r1.z, r0.x
loop 
  breakc_z r1.z
  mov r5.xyz, r3.xyzx
  mov r6.xyz, r4.xyzx
  mov r2.x, r1.y
  mov r1.w, r0.y
  loop 
    breakc_z r1.w
    ld_indexable(texture2d)(float,float,float,float) r7.xyz, r2.xyzw, t0.xyzw
    min r5.xyz, r5.xyzx, r7.xyzx
    max r6.xyz, r6.xyzx, r7.xyzx
    iadd r2.x, r2.x, l(1)
    itof r3.w, r2.x
    lt r1.w, r3.w, r0.z
  endloop 
  mov r3.xyz, r5.xyzx
  mov r4.xyz, r6.xyzx
  iadd r2.y, r2.y, l(1)
  itof r1.w, r2.y
  lt r1.z, r1.w, r0.w
endloop 
mov o0.xyz, r3.xyzx
mov o1.xyz, r4.xyzx
mov o0.w, l(1.000000)
mov o1.w, l(1.000000)
ret 
// Approximately 36 instruction slots used
