|RAM_Input_Output_Address_Input_Output_Gate
clk => ram_output_data[0].CLK
clk => ram_output_data[1].CLK
clk => ram_output_data[2].CLK
clk => ram_output_data[3].CLK
clk => ram_output_data[4].CLK
clk => ram_output_data[5].CLK
clk => ram_output_data[6].CLK
clk => ram_output_data[7].CLK
clk => ram_s[0][0].CLK
clk => ram_s[0][1].CLK
clk => ram_s[0][2].CLK
clk => ram_s[0][3].CLK
clk => ram_s[0][4].CLK
clk => ram_s[0][5].CLK
clk => ram_s[0][6].CLK
clk => ram_s[0][7].CLK
clk => ram_s[1][0].CLK
clk => ram_s[1][1].CLK
clk => ram_s[1][2].CLK
clk => ram_s[1][3].CLK
clk => ram_s[1][4].CLK
clk => ram_s[1][5].CLK
clk => ram_s[1][6].CLK
clk => ram_s[1][7].CLK
clk => ram_s[2][0].CLK
clk => ram_s[2][1].CLK
clk => ram_s[2][2].CLK
clk => ram_s[2][3].CLK
clk => ram_s[2][4].CLK
clk => ram_s[2][5].CLK
clk => ram_s[2][6].CLK
clk => ram_s[2][7].CLK
clk => ram_s[3][0].CLK
clk => ram_s[3][1].CLK
clk => ram_s[3][2].CLK
clk => ram_s[3][3].CLK
clk => ram_s[3][4].CLK
clk => ram_s[3][5].CLK
clk => ram_s[3][6].CLK
clk => ram_s[3][7].CLK
clk => ram_s[4][0].CLK
clk => ram_s[4][1].CLK
clk => ram_s[4][2].CLK
clk => ram_s[4][3].CLK
clk => ram_s[4][4].CLK
clk => ram_s[4][5].CLK
clk => ram_s[4][6].CLK
clk => ram_s[4][7].CLK
clk => ram_s[5][0].CLK
clk => ram_s[5][1].CLK
clk => ram_s[5][2].CLK
clk => ram_s[5][3].CLK
clk => ram_s[5][4].CLK
clk => ram_s[5][5].CLK
clk => ram_s[5][6].CLK
clk => ram_s[5][7].CLK
clk => ram_s[6][0].CLK
clk => ram_s[6][1].CLK
clk => ram_s[6][2].CLK
clk => ram_s[6][3].CLK
clk => ram_s[6][4].CLK
clk => ram_s[6][5].CLK
clk => ram_s[6][6].CLK
clk => ram_s[6][7].CLK
clk => ram_s[7][0].CLK
clk => ram_s[7][1].CLK
clk => ram_s[7][2].CLK
clk => ram_s[7][3].CLK
clk => ram_s[7][4].CLK
clk => ram_s[7][5].CLK
clk => ram_s[7][6].CLK
clk => ram_s[7][7].CLK
rst => ram_s[0][0].ACLR
rst => ram_s[0][1].ACLR
rst => ram_s[0][2].ACLR
rst => ram_s[0][3].ACLR
rst => ram_s[0][4].ACLR
rst => ram_s[0][5].ACLR
rst => ram_s[0][6].ACLR
rst => ram_s[0][7].ACLR
rst => ram_s[1][0].ACLR
rst => ram_s[1][1].ACLR
rst => ram_s[1][2].ACLR
rst => ram_s[1][3].ACLR
rst => ram_s[1][4].ACLR
rst => ram_s[1][5].ACLR
rst => ram_s[1][6].ACLR
rst => ram_s[1][7].ACLR
rst => ram_s[2][0].ACLR
rst => ram_s[2][1].ACLR
rst => ram_s[2][2].ACLR
rst => ram_s[2][3].ACLR
rst => ram_s[2][4].ACLR
rst => ram_s[2][5].ACLR
rst => ram_s[2][6].ACLR
rst => ram_s[2][7].ACLR
rst => ram_s[3][0].ACLR
rst => ram_s[3][1].ACLR
rst => ram_s[3][2].ACLR
rst => ram_s[3][3].ACLR
rst => ram_s[3][4].ACLR
rst => ram_s[3][5].ACLR
rst => ram_s[3][6].ACLR
rst => ram_s[3][7].ACLR
rst => ram_s[4][0].ACLR
rst => ram_s[4][1].ACLR
rst => ram_s[4][2].ACLR
rst => ram_s[4][3].ACLR
rst => ram_s[4][4].ACLR
rst => ram_s[4][5].ACLR
rst => ram_s[4][6].ACLR
rst => ram_s[4][7].ACLR
rst => ram_s[5][0].ACLR
rst => ram_s[5][1].ACLR
rst => ram_s[5][2].ACLR
rst => ram_s[5][3].ACLR
rst => ram_s[5][4].ACLR
rst => ram_s[5][5].ACLR
rst => ram_s[5][6].ACLR
rst => ram_s[5][7].ACLR
rst => ram_s[6][0].ACLR
rst => ram_s[6][1].ACLR
rst => ram_s[6][2].ACLR
rst => ram_s[6][3].ACLR
rst => ram_s[6][4].ACLR
rst => ram_s[6][5].ACLR
rst => ram_s[6][6].ACLR
rst => ram_s[6][7].ACLR
rst => ram_s[7][0].ACLR
rst => ram_s[7][1].ACLR
rst => ram_s[7][2].ACLR
rst => ram_s[7][3].ACLR
rst => ram_s[7][4].ACLR
rst => ram_s[7][5].ACLR
rst => ram_s[7][6].ACLR
rst => ram_s[7][7].ACLR
rst => ram_output_data[0].ENA
rst => ram_output_data[7].ENA
rst => ram_output_data[6].ENA
rst => ram_output_data[5].ENA
rst => ram_output_data[4].ENA
rst => ram_output_data[3].ENA
rst => ram_output_data[2].ENA
rst => ram_output_data[1].ENA
en_W_R => ram_output_data.OUTPUTSELECT
en_W_R => ram_output_data.OUTPUTSELECT
en_W_R => ram_output_data.OUTPUTSELECT
en_W_R => ram_output_data.OUTPUTSELECT
en_W_R => ram_output_data.OUTPUTSELECT
en_W_R => ram_output_data.OUTPUTSELECT
en_W_R => ram_output_data.OUTPUTSELECT
en_W_R => ram_output_data.OUTPUTSELECT
en_W_R => ram_s[7][7].ENA
en_W_R => ram_s[7][6].ENA
en_W_R => ram_s[7][5].ENA
en_W_R => ram_s[7][4].ENA
en_W_R => ram_s[7][3].ENA
en_W_R => ram_s[7][2].ENA
en_W_R => ram_s[7][1].ENA
en_W_R => ram_s[7][0].ENA
en_W_R => ram_s[6][7].ENA
en_W_R => ram_s[6][6].ENA
en_W_R => ram_s[6][5].ENA
en_W_R => ram_s[6][4].ENA
en_W_R => ram_s[6][3].ENA
en_W_R => ram_s[6][2].ENA
en_W_R => ram_s[6][1].ENA
en_W_R => ram_s[6][0].ENA
en_W_R => ram_s[5][7].ENA
en_W_R => ram_s[5][6].ENA
en_W_R => ram_s[5][5].ENA
en_W_R => ram_s[5][4].ENA
en_W_R => ram_s[5][3].ENA
en_W_R => ram_s[5][2].ENA
en_W_R => ram_s[5][1].ENA
en_W_R => ram_s[5][0].ENA
en_W_R => ram_s[4][7].ENA
en_W_R => ram_s[4][6].ENA
en_W_R => ram_s[4][5].ENA
en_W_R => ram_s[4][4].ENA
en_W_R => ram_s[4][3].ENA
en_W_R => ram_s[4][2].ENA
en_W_R => ram_s[4][1].ENA
en_W_R => ram_s[4][0].ENA
en_W_R => ram_s[3][7].ENA
en_W_R => ram_s[3][6].ENA
en_W_R => ram_s[3][5].ENA
en_W_R => ram_s[3][4].ENA
en_W_R => ram_s[3][3].ENA
en_W_R => ram_s[3][2].ENA
en_W_R => ram_s[3][1].ENA
en_W_R => ram_s[3][0].ENA
en_W_R => ram_s[2][7].ENA
en_W_R => ram_s[2][6].ENA
en_W_R => ram_s[2][5].ENA
en_W_R => ram_s[2][4].ENA
en_W_R => ram_s[2][3].ENA
en_W_R => ram_s[2][2].ENA
en_W_R => ram_s[2][1].ENA
en_W_R => ram_s[2][0].ENA
en_W_R => ram_s[1][7].ENA
en_W_R => ram_s[1][6].ENA
en_W_R => ram_s[1][5].ENA
en_W_R => ram_s[1][4].ENA
en_W_R => ram_s[1][3].ENA
en_W_R => ram_s[1][2].ENA
en_W_R => ram_s[1][1].ENA
en_W_R => ram_s[1][0].ENA
en_W_R => ram_s[0][7].ENA
en_W_R => ram_s[0][6].ENA
en_W_R => ram_s[0][5].ENA
en_W_R => ram_s[0][4].ENA
en_W_R => ram_s[0][3].ENA
en_W_R => ram_s[0][2].ENA
en_W_R => ram_s[0][1].ENA
en_W_R => ram_s[0][0].ENA
input_data[0] => ram_s.DATAB
input_data[0] => ram_s.DATAB
input_data[0] => ram_s.DATAB
input_data[0] => ram_s.DATAB
input_data[0] => ram_s.DATAB
input_data[0] => ram_s.DATAB
input_data[0] => ram_s.DATAB
input_data[0] => ram_s.DATAB
input_data[1] => ram_s.DATAB
input_data[1] => ram_s.DATAB
input_data[1] => ram_s.DATAB
input_data[1] => ram_s.DATAB
input_data[1] => ram_s.DATAB
input_data[1] => ram_s.DATAB
input_data[1] => ram_s.DATAB
input_data[1] => ram_s.DATAB
input_data[2] => ram_s.DATAB
input_data[2] => ram_s.DATAB
input_data[2] => ram_s.DATAB
input_data[2] => ram_s.DATAB
input_data[2] => ram_s.DATAB
input_data[2] => ram_s.DATAB
input_data[2] => ram_s.DATAB
input_data[2] => ram_s.DATAB
input_data[3] => ram_s.DATAB
input_data[3] => ram_s.DATAB
input_data[3] => ram_s.DATAB
input_data[3] => ram_s.DATAB
input_data[3] => ram_s.DATAB
input_data[3] => ram_s.DATAB
input_data[3] => ram_s.DATAB
input_data[3] => ram_s.DATAB
input_data[4] => ram_s.DATAB
input_data[4] => ram_s.DATAB
input_data[4] => ram_s.DATAB
input_data[4] => ram_s.DATAB
input_data[4] => ram_s.DATAB
input_data[4] => ram_s.DATAB
input_data[4] => ram_s.DATAB
input_data[4] => ram_s.DATAB
input_data[5] => ram_s.DATAB
input_data[5] => ram_s.DATAB
input_data[5] => ram_s.DATAB
input_data[5] => ram_s.DATAB
input_data[5] => ram_s.DATAB
input_data[5] => ram_s.DATAB
input_data[5] => ram_s.DATAB
input_data[5] => ram_s.DATAB
input_data[6] => ram_s.DATAB
input_data[6] => ram_s.DATAB
input_data[6] => ram_s.DATAB
input_data[6] => ram_s.DATAB
input_data[6] => ram_s.DATAB
input_data[6] => ram_s.DATAB
input_data[6] => ram_s.DATAB
input_data[6] => ram_s.DATAB
input_data[7] => ram_s.DATAB
input_data[7] => ram_s.DATAB
input_data[7] => ram_s.DATAB
input_data[7] => ram_s.DATAB
input_data[7] => ram_s.DATAB
input_data[7] => ram_s.DATAB
input_data[7] => ram_s.DATAB
input_data[7] => ram_s.DATAB
in_address[0] => Decoder0.IN2
in_address[1] => Decoder0.IN1
in_address[2] => Decoder0.IN0
in_address[3] => ~NO_FANOUT~
in_address[4] => ~NO_FANOUT~
in_address[5] => ~NO_FANOUT~
in_address[6] => ~NO_FANOUT~
in_address[7] => ~NO_FANOUT~
out_address[0] => Mux0.IN10
out_address[0] => Mux1.IN10
out_address[0] => Mux2.IN10
out_address[0] => Mux3.IN10
out_address[0] => Mux4.IN10
out_address[0] => Mux5.IN10
out_address[0] => Mux6.IN10
out_address[0] => Mux7.IN10
out_address[1] => Mux0.IN9
out_address[1] => Mux1.IN9
out_address[1] => Mux2.IN9
out_address[1] => Mux3.IN9
out_address[1] => Mux4.IN9
out_address[1] => Mux5.IN9
out_address[1] => Mux6.IN9
out_address[1] => Mux7.IN9
out_address[2] => Mux0.IN8
out_address[2] => Mux1.IN8
out_address[2] => Mux2.IN8
out_address[2] => Mux3.IN8
out_address[2] => Mux4.IN8
out_address[2] => Mux5.IN8
out_address[2] => Mux6.IN8
out_address[2] => Mux7.IN8
out_address[3] => ~NO_FANOUT~
out_address[4] => ~NO_FANOUT~
out_address[5] => ~NO_FANOUT~
out_address[6] => ~NO_FANOUT~
out_address[7] => ~NO_FANOUT~
output_data[0] <= ram_output_data[0].DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= ram_output_data[1].DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= ram_output_data[2].DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= ram_output_data[3].DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= ram_output_data[4].DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= ram_output_data[5].DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= ram_output_data[6].DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= ram_output_data[7].DB_MAX_OUTPUT_PORT_TYPE


