;redcode
;assert 1
	SPL 0, <-330
	SPL <-700, -600
	SPL -700, -600
	SPL 100, 90
	SPL -700, -600
	SPL -700, -600
	SPL 100, 90
	MOV -9, <-20
	MOV -617, <-20
	MOV -617, <-20
	MOV -617, <-20
	DJN -1, @-20
	JMN -100, 100
	SUB @1, @9
	SUB @1, @9
	SPL -17, @-20
	SUB @121, 103
	SUB @127, @106
	DJN -1, @-20
	ADD #10, 31
	SUB @127, @106
	SLT <60, @52
	MOV -617, <-20
	SPL @0, 9
	SPL 0, <-330
	SPL @0, 9
	SPL @0, 9
	ADD 271, 60
	DJN -1, @-20
	ADD 271, 60
	SPL @0, 9
	SUB #0, -9
	SPL @7, 9
	SLT <60, @52
	SPL 241, 60
	DJN -1, @-20
	SUB @121, 103
	ADD #10, 31
	SPL -17, @-20
	SPL 100, 90
	SPL 0, 19
	SPL -17, @-20
	SPL 0, <-330
	SPL 100, 90
	SPL 7, <-330
	SPL 100, 90
	SPL 0, <-330
	SPL 0, <-330
	SPL 0, <-330
	SPL 241, 60
	SPL 241, 60
	SPL -700, -600
