Timing Analyzer report for Sram_CIC
Sat Aug 10 18:54:06 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Sram_CIC_3:inst1|clk_int'
 13. Slow 1200mV 85C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'
 14. Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'
 15. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 16. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 17. Slow 1200mV 85C Model Setup: 'Pix_clk'
 18. Slow 1200mV 85C Model Setup: 'Clk_50'
 19. Slow 1200mV 85C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'
 20. Slow 1200mV 85C Model Hold: 'Clk_50'
 21. Slow 1200mV 85C Model Hold: 'Sram_CIC_3:inst1|clk_int'
 22. Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'
 23. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 24. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 25. Slow 1200mV 85C Model Hold: 'Pix_clk'
 26. Slow 1200mV 85C Model Recovery: 'Sram_CIC_3:inst1|clk_int'
 27. Slow 1200mV 85C Model Recovery: 'Pix_clk'
 28. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 29. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 30. Slow 1200mV 85C Model Recovery: 'Clk_50'
 31. Slow 1200mV 85C Model Removal: 'Clk_50'
 32. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 33. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 34. Slow 1200mV 85C Model Removal: 'Pix_clk'
 35. Slow 1200mV 85C Model Removal: 'Sram_CIC_3:inst1|clk_int'
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'
 44. Slow 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'
 45. Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 46. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 47. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 48. Slow 1200mV 0C Model Setup: 'Pix_clk'
 49. Slow 1200mV 0C Model Setup: 'Clk_50'
 50. Slow 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'
 51. Slow 1200mV 0C Model Hold: 'Clk_50'
 52. Slow 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'
 53. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 54. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 55. Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 56. Slow 1200mV 0C Model Hold: 'Pix_clk'
 57. Slow 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'
 58. Slow 1200mV 0C Model Recovery: 'Pix_clk'
 59. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 60. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 61. Slow 1200mV 0C Model Recovery: 'Clk_50'
 62. Slow 1200mV 0C Model Removal: 'Clk_50'
 63. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 64. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 65. Slow 1200mV 0C Model Removal: 'Pix_clk'
 66. Slow 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'
 67. Slow 1200mV 0C Model Metastability Summary
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'
 74. Fast 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'
 75. Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 76. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 77. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 78. Fast 1200mV 0C Model Setup: 'Pix_clk'
 79. Fast 1200mV 0C Model Setup: 'Clk_50'
 80. Fast 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'
 81. Fast 1200mV 0C Model Hold: 'Clk_50'
 82. Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 83. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 84. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 85. Fast 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'
 86. Fast 1200mV 0C Model Hold: 'Pix_clk'
 87. Fast 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'
 88. Fast 1200mV 0C Model Recovery: 'Pix_clk'
 89. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 90. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 91. Fast 1200mV 0C Model Recovery: 'Clk_50'
 92. Fast 1200mV 0C Model Removal: 'Clk_50'
 93. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 94. Fast 1200mV 0C Model Removal: 'Pix_clk'
 95. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 96. Fast 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'
 97. Fast 1200mV 0C Model Metastability Summary
 98. Multicorner Timing Analysis Summary
 99. Board Trace Model Assignments
100. Input Transition Times
101. Signal Integrity Metrics (Slow 1200mv 0c Model)
102. Signal Integrity Metrics (Slow 1200mv 85c Model)
103. Signal Integrity Metrics (Fast 1200mv 0c Model)
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths Summary
111. Clock Status Summary
112. Unconstrained Input Ports
113. Unconstrained Output Ports
114. Unconstrained Input Ports
115. Unconstrained Output Ports
116. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Sram_CIC                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                            ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CIC_SRAM_controller_UART:inst|clk_25 }                           ;
; Clk_50                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk_50 }                                                         ;
; divisor:inst2|clk_int                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:inst2|clk_int }                                          ;
; Pix_clk                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Pix_clk }                                                        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst5|controlador:inst|clk_int }   ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst5|controlador:inst|clk_int_2 } ;
; Sram_CIC_3:inst1|clk_int                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Sram_CIC_3:inst1|clk_int }                                       ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                            ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 219.49 MHz ; 219.49 MHz      ; CIC_SRAM_controller_UART:inst|clk_25                           ;                                                               ;
; 231.91 MHz ; 231.91 MHz      ; Sram_CIC_3:inst1|clk_int                                       ;                                                               ;
; 242.54 MHz ; 242.54 MHz      ; divisor:inst2|clk_int                                          ;                                                               ;
; 285.47 MHz ; 285.47 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ;                                                               ;
; 300.75 MHz ; 250.0 MHz       ; Pix_clk                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 375.94 MHz ; 375.94 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ;                                                               ;
; 457.04 MHz ; 250.0 MHz       ; Clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -5.778 ; -288.589      ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -3.556 ; -88.800       ;
; divisor:inst2|clk_int                                          ; -3.123 ; -55.832       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -2.608 ; -26.697       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -2.503 ; -32.179       ;
; Pix_clk                                                        ; -2.325 ; -58.028       ;
; Clk_50                                                         ; -1.592 ; -82.211       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                     ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; 0.387 ; 0.000         ;
; Clk_50                                                         ; 0.390 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.402 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.402 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.403 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.403 ; 0.000         ;
; Pix_clk                                                        ; 0.480 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                  ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -1.775 ; -51.519       ;
; Pix_clk                                                        ; -1.690 ; -25.000       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.097 ; -19.251       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.751 ; -11.125       ;
; Clk_50                                                         ; -0.701 ; -9.978        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                  ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 0.837 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 1.121 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.446 ; 0.000         ;
; Pix_clk                                                        ; 1.451 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 1.590 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -92.950       ;
; Pix_clk                                                        ; -3.000 ; -40.265       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.285 ; -68.105       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -47.545       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.285 ; -42.405       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
+----------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Sram_CIC_3:inst1|clk_int'                                                                                                                         ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                          ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; -5.778 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 5.202      ;
; -5.759 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 5.183      ;
; -5.655 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 5.079      ;
; -5.643 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.117     ; 5.014      ;
; -5.641 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.117     ; 5.012      ;
; -5.617 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.063     ; 5.042      ;
; -5.598 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.063     ; 5.023      ;
; -5.596 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.117     ; 4.967      ;
; -5.595 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 5.012      ;
; -5.595 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 5.012      ;
; -5.595 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 5.012      ;
; -5.595 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 5.012      ;
; -5.595 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 5.012      ;
; -5.595 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 5.012      ;
; -5.595 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 5.012      ;
; -5.595 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 5.012      ;
; -5.583 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.117     ; 4.954      ;
; -5.571 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.801     ; 5.258      ;
; -5.569 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.986      ;
; -5.569 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.986      ;
; -5.569 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.986      ;
; -5.569 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.986      ;
; -5.569 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.986      ;
; -5.569 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.986      ;
; -5.569 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.986      ;
; -5.569 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.986      ;
; -5.564 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[0]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.988      ;
; -5.564 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[1]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.988      ;
; -5.564 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[3]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.988      ;
; -5.564 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[4]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.988      ;
; -5.564 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[5]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.988      ;
; -5.564 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[6]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.988      ;
; -5.564 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[7]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.988      ;
; -5.545 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[0]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.969      ;
; -5.545 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[1]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.969      ;
; -5.545 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[3]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.969      ;
; -5.545 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[4]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.969      ;
; -5.545 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[5]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.969      ;
; -5.545 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[6]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.969      ;
; -5.545 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[7]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.969      ;
; -5.538 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.962      ;
; -5.522 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.946      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[19]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.921      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.066     ; 4.919      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.066     ; 4.919      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.066     ; 4.919      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.066     ; 4.919      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.066     ; 4.919      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.066     ; 4.919      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.066     ; 4.919      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[8]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.066     ; 4.919      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[9]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.066     ; 4.919      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[10]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.921      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[11]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.921      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[12]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.921      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[13]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.921      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[14]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.921      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[15]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.921      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[16]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.921      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[17]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.921      ;
; -5.497 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[18]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.921      ;
; -5.494 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.063     ; 4.919      ;
; -5.482 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.116     ; 4.854      ;
; -5.480 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.116     ; 4.852      ;
; -5.463 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.880      ;
; -5.463 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.880      ;
; -5.463 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.880      ;
; -5.463 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.880      ;
; -5.463 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.880      ;
; -5.463 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.880      ;
; -5.463 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.880      ;
; -5.463 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.880      ;
; -5.460 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.824      ;
; -5.460 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.824      ;
; -5.460 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.824      ;
; -5.460 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.824      ;
; -5.460 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.824      ;
; -5.460 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.824      ;
; -5.460 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.824      ;
; -5.460 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.824      ;
; -5.458 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.822      ;
; -5.458 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.822      ;
; -5.458 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.822      ;
; -5.458 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.822      ;
; -5.458 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.822      ;
; -5.458 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.822      ;
; -5.458 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.822      ;
; -5.458 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.124     ; 4.822      ;
; -5.456 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.880      ;
; -5.456 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.117     ; 4.827      ;
; -5.441 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[0]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.865      ;
; -5.441 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[1]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.865      ;
; -5.441 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[3]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.865      ;
; -5.441 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[4]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.865      ;
; -5.441 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[5]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.865      ;
; -5.441 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[6]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.865      ;
; -5.441 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[7]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.064     ; 4.865      ;
; -5.439 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.856      ;
; -5.439 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.856      ;
; -5.439 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.071     ; 4.856      ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                      ;
+--------+---------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                    ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.556 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.472      ;
; -3.556 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.472      ;
; -3.556 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.472      ;
; -3.556 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.472      ;
; -3.556 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.472      ;
; -3.556 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.472      ;
; -3.556 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.472      ;
; -3.556 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.472      ;
; -3.556 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.472      ;
; -3.556 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.472      ;
; -3.546 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.462      ;
; -3.546 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.462      ;
; -3.546 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.462      ;
; -3.546 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.462      ;
; -3.546 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.462      ;
; -3.546 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.462      ;
; -3.546 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.462      ;
; -3.546 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.462      ;
; -3.546 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.462      ;
; -3.546 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.462      ;
; -3.495 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.411      ;
; -3.495 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.411      ;
; -3.495 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.411      ;
; -3.495 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.411      ;
; -3.495 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.411      ;
; -3.495 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.411      ;
; -3.495 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.411      ;
; -3.495 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.411      ;
; -3.495 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.411      ;
; -3.495 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.411      ;
; -3.440 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.356      ;
; -3.440 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.356      ;
; -3.440 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.356      ;
; -3.440 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.356      ;
; -3.440 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.356      ;
; -3.440 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.356      ;
; -3.440 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.356      ;
; -3.440 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.356      ;
; -3.440 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.356      ;
; -3.440 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.356      ;
; -3.422 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.338      ;
; -3.422 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.338      ;
; -3.422 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.338      ;
; -3.422 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.338      ;
; -3.422 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.338      ;
; -3.422 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.338      ;
; -3.422 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.338      ;
; -3.422 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.338      ;
; -3.422 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.338      ;
; -3.422 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.338      ;
; -3.406 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.324      ;
; -3.406 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.324      ;
; -3.406 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.324      ;
; -3.406 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.324      ;
; -3.406 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.324      ;
; -3.406 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.324      ;
; -3.406 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.324      ;
; -3.406 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.324      ;
; -3.406 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.324      ;
; -3.406 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.324      ;
; -3.394 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.312      ;
; -3.394 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.312      ;
; -3.394 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.312      ;
; -3.394 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.312      ;
; -3.394 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.312      ;
; -3.394 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.312      ;
; -3.394 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.312      ;
; -3.394 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.312      ;
; -3.394 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.312      ;
; -3.394 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.312      ;
; -3.393 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.311      ;
; -3.393 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.311      ;
; -3.393 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.311      ;
; -3.393 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.311      ;
; -3.393 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.311      ;
; -3.393 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.311      ;
; -3.393 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.311      ;
; -3.393 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.311      ;
; -3.393 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.311      ;
; -3.393 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.311      ;
; -3.383 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.301      ;
; -3.383 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.301      ;
; -3.383 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.301      ;
; -3.383 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.301      ;
; -3.383 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.301      ;
; -3.383 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.301      ;
; -3.383 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.301      ;
; -3.383 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.301      ;
; -3.383 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.301      ;
; -3.383 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.301      ;
; -3.360 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.276      ;
; -3.360 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.276      ;
; -3.360 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.276      ;
; -3.360 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.276      ;
; -3.360 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.276      ;
; -3.360 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.276      ;
; -3.360 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.276      ;
; -3.360 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.276      ;
; -3.360 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.276      ;
; -3.360 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.276      ;
+--------+---------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock                         ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------+-----------------------+--------------+------------+------------+
; -3.123 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 4.040      ;
; -3.107 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 4.024      ;
; -2.886 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.803      ;
; -2.856 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.773      ;
; -2.842 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.759      ;
; -2.842 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.759      ;
; -2.753 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 3.671      ;
; -2.651 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.568      ;
; -2.185 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.102      ;
; -2.093 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.010      ;
; -1.901 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.078     ; 2.821      ;
; -1.893 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.078     ; 2.813      ;
; -1.818 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.736      ;
; -1.807 ; UART_TX:inst6|r_TX_Data[7]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.725      ;
; -1.806 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.078     ; 2.726      ;
; -1.798 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.078     ; 2.718      ;
; -1.749 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.667      ;
; -1.749 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.667      ;
; -1.749 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.667      ;
; -1.749 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.667      ;
; -1.749 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.667      ;
; -1.749 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.667      ;
; -1.749 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.667      ;
; -1.724 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.641      ;
; -1.724 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.641      ;
; -1.708 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.625      ;
; -1.708 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.625      ;
; -1.696 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[0]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.291     ; 2.403      ;
; -1.696 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[1]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.291     ; 2.403      ;
; -1.696 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[3]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.291     ; 2.403      ;
; -1.696 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[2]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.291     ; 2.403      ;
; -1.696 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[4]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.291     ; 2.403      ;
; -1.696 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[5]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.291     ; 2.403      ;
; -1.696 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[6]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.291     ; 2.403      ;
; -1.696 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[7]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.291     ; 2.403      ;
; -1.692 ; UART_TX:inst6|r_TX_Data[5]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.610      ;
; -1.679 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.597      ;
; -1.678 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.078     ; 2.598      ;
; -1.673 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.078     ; 2.593      ;
; -1.670 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.078     ; 2.590      ;
; -1.665 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.078     ; 2.585      ;
; -1.656 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.573      ;
; -1.654 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.572      ;
; -1.654 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.572      ;
; -1.654 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.572      ;
; -1.654 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.572      ;
; -1.654 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.572      ;
; -1.654 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.572      ;
; -1.654 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.572      ;
; -1.638 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.557      ;
; -1.602 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.519      ;
; -1.584 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.502      ;
; -1.563 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.095     ; 2.466      ;
; -1.556 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.078     ; 2.476      ;
; -1.550 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.467      ;
; -1.548 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.078     ; 2.468      ;
; -1.537 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.078     ; 2.457      ;
; -1.533 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.078     ; 2.453      ;
; -1.529 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.078     ; 2.449      ;
; -1.526 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.444      ;
; -1.526 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.444      ;
; -1.526 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.444      ;
; -1.526 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.444      ;
; -1.526 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.444      ;
; -1.526 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.444      ;
; -1.526 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.444      ;
; -1.521 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.439      ;
; -1.521 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.439      ;
; -1.521 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.439      ;
; -1.521 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.439      ;
; -1.521 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.439      ;
; -1.521 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.439      ;
; -1.521 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.439      ;
; -1.468 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.095     ; 2.371      ;
; -1.458 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.375      ;
; -1.456 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.374      ;
; -1.451 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.369      ;
; -1.438 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.078     ; 2.358      ;
; -1.418 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.293     ; 2.123      ;
; -1.417 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.334      ;
; -1.411 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.330      ;
; -1.408 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.326      ;
; -1.404 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.322      ;
; -1.404 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.322      ;
; -1.404 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.322      ;
; -1.404 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.322      ;
; -1.404 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.322      ;
; -1.404 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.322      ;
; -1.404 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.322      ;
; -1.388 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.306      ;
; -1.385 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.303      ;
; -1.385 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.303      ;
; -1.385 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.303      ;
; -1.385 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.303      ;
; -1.385 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.303      ;
; -1.385 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.303      ;
; -1.385 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.303      ;
; -1.382 ; UART_TX:inst6|r_TX_Data[4]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.300      ;
; -1.362 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.279      ;
; -1.360 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.277      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.608 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 3.471      ;
; -2.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 3.240      ;
; -2.333 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 3.194      ;
; -2.333 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 3.194      ;
; -2.333 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 3.194      ;
; -2.333 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 3.194      ;
; -2.333 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 3.194      ;
; -2.301 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 3.162      ;
; -2.301 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 3.162      ;
; -2.301 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 3.162      ;
; -2.301 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 3.162      ;
; -2.301 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 3.162      ;
; -2.155 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 3.016      ;
; -2.155 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 3.016      ;
; -2.155 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 3.016      ;
; -2.155 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 3.016      ;
; -2.155 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 3.016      ;
; -2.115 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.980      ;
; -2.115 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.980      ;
; -2.115 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.980      ;
; -2.115 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.980      ;
; -2.115 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.980      ;
; -2.103 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.966      ;
; -2.073 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.932      ;
; -2.042 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.905      ;
; -2.038 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.899      ;
; -2.038 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.899      ;
; -2.038 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.899      ;
; -2.038 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.899      ;
; -2.038 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.899      ;
; -1.915 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.776      ;
; -1.915 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.776      ;
; -1.915 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.776      ;
; -1.915 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.776      ;
; -1.915 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.776      ;
; -1.900 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.759      ;
; -1.793 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.658      ;
; -1.793 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.658      ;
; -1.793 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.658      ;
; -1.793 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.658      ;
; -1.793 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.658      ;
; -1.786 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.645      ;
; -1.711 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.143     ; 2.566      ;
; -1.698 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.557      ;
; -1.668 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.527      ;
; -1.660 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 2.580      ;
; -1.660 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 2.580      ;
; -1.660 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 2.580      ;
; -1.660 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 2.580      ;
; -1.660 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 2.580      ;
; -1.655 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.514      ;
; -1.640 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 2.560      ;
; -1.640 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 2.560      ;
; -1.640 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 2.560      ;
; -1.640 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 2.560      ;
; -1.640 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 2.560      ;
; -1.606 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.471      ;
; -1.606 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.471      ;
; -1.606 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.471      ;
; -1.606 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.471      ;
; -1.606 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.471      ;
; -1.538 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.143     ; 2.393      ;
; -1.499 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.358      ;
; -1.479 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.344      ;
; -1.479 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.344      ;
; -1.479 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.344      ;
; -1.479 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.344      ;
; -1.479 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.344      ;
; -1.473 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.332      ;
; -1.424 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.143     ; 2.279      ;
; -1.368 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.084     ; 2.282      ;
; -1.367 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.285      ;
; -1.360 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.278      ;
; -1.349 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.208      ;
; -1.321 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.180      ;
; -1.317 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.176      ;
; -1.312 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.171      ;
; -1.312 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.171      ;
; -1.312 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.171      ;
; -1.306 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.143     ; 2.161      ;
; -1.301 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.164      ;
; -1.293 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.143     ; 2.148      ;
; -1.204 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.063      ;
; -1.171 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.030      ;
; -1.115 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.978      ;
; -1.101 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.960      ;
; -1.054 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.913      ;
; -1.019 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 1.884      ;
; -1.005 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.864      ;
; -1.004 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.867      ;
; -0.998 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.084     ; 1.912      ;
; -0.984 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 1.849      ;
; -0.957 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.875      ;
; -0.957 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.875      ;
; -0.957 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.875      ;
; -0.915 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.774      ;
; -0.904 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.822      ;
; -0.902 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.820      ;
; -0.872 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.790      ;
; -0.842 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 1.703      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -2.503 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 3.423      ;
; -2.503 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 3.423      ;
; -2.272 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 3.192      ;
; -2.272 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 3.192      ;
; -2.119 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 3.035      ;
; -2.119 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 3.035      ;
; -2.088 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 3.008      ;
; -2.088 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 3.008      ;
; -1.967 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.887      ;
; -1.946 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.862      ;
; -1.946 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.862      ;
; -1.940 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.860      ;
; -1.932 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.852      ;
; -1.929 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.849      ;
; -1.832 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.748      ;
; -1.832 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.748      ;
; -1.724 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.640      ;
; -1.724 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.640      ;
; -1.711 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.627      ;
; -1.711 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.627      ;
; -1.634 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.554      ;
; -1.633 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.553      ;
; -1.629 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.549      ;
; -1.624 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.540      ;
; -1.619 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.539      ;
; -1.618 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.538      ;
; -1.582 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.498      ;
; -1.581 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.497      ;
; -1.564 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.141     ; 2.421      ;
; -1.564 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.141     ; 2.421      ;
; -1.465 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.385      ;
; -1.425 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.345      ;
; -1.417 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.337      ;
; -1.417 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.141     ; 2.274      ;
; -1.417 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.141     ; 2.274      ;
; -1.414 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.334      ;
; -1.278 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 2.133      ;
; -1.278 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 2.133      ;
; -1.278 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 2.133      ;
; -1.259 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.141     ; 2.116      ;
; -1.259 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.141     ; 2.116      ;
; -1.245 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 2.100      ;
; -1.237 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 2.092      ;
; -1.189 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 2.048      ;
; -1.188 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 2.047      ;
; -1.163 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 2.081      ;
; -1.135 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.994      ;
; -1.129 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.988      ;
; -1.127 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.986      ;
; -1.122 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.981      ;
; -1.121 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.976      ;
; -1.121 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.976      ;
; -1.121 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.976      ;
; -1.119 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.039      ;
; -1.118 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.038      ;
; -1.117 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.976      ;
; -1.114 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.034      ;
; -1.109 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.025      ;
; -1.109 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.964      ;
; -1.107 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.027      ;
; -1.107 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 2.027      ;
; -1.106 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.961      ;
; -1.100 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.955      ;
; -1.099 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.954      ;
; -1.067 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.983      ;
; -1.066 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.982      ;
; -0.962 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.821      ;
; -0.959 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.814      ;
; -0.957 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.812      ;
; -0.956 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.815      ;
; -0.955 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.814      ;
; -0.950 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.809      ;
; -0.948 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.807      ;
; -0.948 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.807      ;
; -0.941 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.800      ;
; -0.912 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.771      ;
; -0.908 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.767      ;
; -0.831 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.749      ;
; -0.801 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.660      ;
; -0.798 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.657      ;
; -0.773 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.084     ; 1.687      ;
; -0.751 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.669      ;
; -0.655 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.510      ;
; -0.624 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.479      ;
; -0.619 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.537      ;
; -0.610 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.528      ;
; -0.597 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.515      ;
; -0.530 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.076     ; 1.452      ;
; -0.480 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.084     ; 1.394      ;
; -0.393 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.311      ;
; -0.285 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.076     ; 1.207      ;
; -0.236 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.154      ;
; -0.217 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.135      ;
; -0.180 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.098      ;
; -0.070 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.988      ;
; -0.052 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.970      ;
; -0.040 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.958      ;
; 0.082  ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.836      ;
; 0.098  ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.820      ;
; 0.153  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.765      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Pix_clk'                                                                                                                                                                        ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -2.325 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.195      ; 3.538      ;
; -2.193 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.195      ; 3.406      ;
; -2.186 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.195      ; 3.399      ;
; -2.080 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 3.259      ;
; -2.080 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 3.259      ;
; -2.080 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 3.259      ;
; -2.080 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 3.259      ;
; -2.080 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 3.259      ;
; -2.080 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 3.259      ;
; -2.080 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 3.259      ;
; -2.080 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 3.259      ;
; -2.061 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.195      ; 3.274      ;
; -2.054 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.195      ; 3.267      ;
; -2.047 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.053     ; 3.012      ;
; -2.043 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.382      ; 2.913      ;
; -1.976 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.161      ;
; -1.976 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.161      ;
; -1.976 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.161      ;
; -1.976 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.161      ;
; -1.976 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.161      ;
; -1.976 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.161      ;
; -1.976 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.161      ;
; -1.976 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.161      ;
; -1.957 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.140      ;
; -1.957 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.140      ;
; -1.957 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.140      ;
; -1.957 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.140      ;
; -1.957 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.140      ;
; -1.957 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.140      ;
; -1.957 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.140      ;
; -1.957 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.140      ;
; -1.943 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 3.071      ;
; -1.943 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 3.071      ;
; -1.943 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 3.071      ;
; -1.943 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 3.071      ;
; -1.943 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 3.071      ;
; -1.943 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 3.071      ;
; -1.943 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 3.071      ;
; -1.943 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 3.071      ;
; -1.943 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 3.071      ;
; -1.943 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 3.071      ;
; -1.929 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.195      ; 3.142      ;
; -1.922 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.195      ; 3.135      ;
; -1.920 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.386      ; 2.794      ;
; -1.920 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.053     ; 2.885      ;
; -1.915 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.053     ; 2.880      ;
; -1.909 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.092      ;
; -1.909 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.092      ;
; -1.909 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.092      ;
; -1.909 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.092      ;
; -1.909 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.092      ;
; -1.909 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.092      ;
; -1.909 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.092      ;
; -1.909 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.695      ; 3.092      ;
; -1.903 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 3.029      ;
; -1.903 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 3.029      ;
; -1.903 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 3.029      ;
; -1.903 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 3.029      ;
; -1.903 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 3.029      ;
; -1.903 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 3.029      ;
; -1.903 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 3.029      ;
; -1.903 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 3.029      ;
; -1.903 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 3.029      ;
; -1.903 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 3.029      ;
; -1.885 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.070      ;
; -1.885 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.070      ;
; -1.885 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.070      ;
; -1.885 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.070      ;
; -1.885 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.070      ;
; -1.885 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.070      ;
; -1.885 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.070      ;
; -1.885 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.697      ; 3.070      ;
; -1.872 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.386      ; 2.746      ;
; -1.868 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 2.994      ;
; -1.868 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 2.994      ;
; -1.868 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 2.994      ;
; -1.868 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 2.994      ;
; -1.868 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 2.994      ;
; -1.868 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 2.994      ;
; -1.868 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 2.994      ;
; -1.868 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 2.994      ;
; -1.868 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 2.994      ;
; -1.868 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 2.994      ;
; -1.859 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.053     ; 2.824      ;
; -1.848 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.388      ; 2.724      ;
; -1.840 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.053     ; 2.805      ;
; -1.797 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.195      ; 3.010      ;
; -1.790 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.195      ; 3.003      ;
; -1.788 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.053     ; 2.753      ;
; -1.784 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.634      ; 2.906      ;
; -1.784 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.634      ; 2.906      ;
; -1.784 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.634      ; 2.906      ;
; -1.784 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.634      ; 2.906      ;
; -1.784 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.634      ; 2.906      ;
; -1.784 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.634      ; 2.906      ;
; -1.784 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.634      ; 2.906      ;
; -1.784 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.634      ; 2.906      ;
; -1.784 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.634      ; 2.906      ;
; -1.784 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.634      ; 2.906      ;
; -1.783 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.053     ; 2.748      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_50'                                                                                                                                                   ;
+--------+-----------------------------------------------------+----------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                    ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.592 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.581      ;
; -1.592 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.581      ;
; -1.592 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.581      ;
; -1.592 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.581      ;
; -1.591 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.580      ;
; -1.591 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.580      ;
; -1.556 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 2.544      ;
; -1.556 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.546      ;
; -1.556 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.546      ;
; -1.556 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.546      ;
; -1.556 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 2.544      ;
; -1.555 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 2.543      ;
; -1.555 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 2.543      ;
; -1.554 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 2.542      ;
; -1.474 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.468      ;
; -1.461 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int      ; divisor:inst2|clk_int                ; Clk_50      ; 0.500        ; 2.963      ; 5.144      ;
; -1.442 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[9]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.432      ;
; -1.442 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.432      ;
; -1.442 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.432      ;
; -1.442 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.432      ;
; -1.442 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.432      ;
; -1.442 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.432      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[0]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[1]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[3]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[2]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[4]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[5]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[6]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[7]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[15]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[14]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[13]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[12]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[11]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[10]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[9]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.426 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[8]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.420      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[0]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[1]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[3]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[2]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[4]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[5]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[6]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[7]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[15]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[14]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[13]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[12]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[11]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[10]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[9]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[8]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.418      ;
; -1.421 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.415      ;
; -1.403 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.392      ;
; -1.403 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.392      ;
; -1.403 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.392      ;
; -1.403 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.392      ;
; -1.402 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.391      ;
; -1.402 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.391      ;
; -1.389 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[9]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.379      ;
; -1.389 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.379      ;
; -1.389 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.379      ;
; -1.389 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.379      ;
; -1.389 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.379      ;
; -1.389 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.379      ;
; -1.376 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[7]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.371      ;
; -1.367 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 2.355      ;
; -1.367 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.357      ;
; -1.367 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.357      ;
; -1.367 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.357      ;
; -1.367 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 2.355      ;
; -1.366 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 2.354      ;
; -1.366 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 2.354      ;
; -1.365 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 2.353      ;
; -1.329 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.323      ;
; -1.326 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.320      ;
; -1.323 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.316      ;
; -1.322 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.315      ;
; -1.321 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.314      ;
; -1.320 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.313      ;
; -1.319 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.312      ;
; -1.294 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.289      ;
; -1.294 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.289      ;
; -1.294 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.289      ;
; -1.294 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.289      ;
; -1.293 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.288      ;
; -1.293 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.288      ;
; -1.276 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.270      ;
; -1.273 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.006      ; 2.267      ;
; -1.270 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.263      ;
; -1.269 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.262      ;
; -1.268 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.261      ;
; -1.267 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.260      ;
; -1.266 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.259      ;
; -1.264 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.253      ;
; -1.264 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.253      ;
; -1.264 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.253      ;
; -1.264 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 2.253      ;
+--------+-----------------------------------------------------+----------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                             ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.387 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.669      ;
; 0.392 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.674      ;
; 0.392 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.674      ;
; 0.402 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.421 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.703      ;
; 0.450 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.716      ;
; 0.636 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.918      ;
; 0.658 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.924      ;
; 0.660 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.929      ;
; 0.666 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.933      ;
; 0.667 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.933      ;
; 0.668 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.934      ;
; 0.669 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.935      ;
; 0.669 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.935      ;
; 0.671 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.937      ;
; 0.681 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 0.948      ;
; 0.685 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.951      ;
; 0.693 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.975      ;
; 0.714 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.escritura          ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.283      ; 1.203      ;
; 0.716 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 0.983      ;
; 0.827 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.093      ;
; 0.828 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.094      ;
; 0.830 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 1.112      ;
; 0.845 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.283      ; 1.334      ;
; 0.975 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.241      ;
; 0.978 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 1.246      ;
; 0.980 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.246      ;
; 0.981 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.247      ;
; 0.981 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.247      ;
; 0.983 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.249      ;
; 0.984 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.250      ;
; 0.987 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.253      ;
; 0.988 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.254      ;
; 0.991 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 1.259      ;
; 0.992 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.258      ;
; 0.993 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.260      ;
; 0.995 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.261      ;
; 0.996 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.262      ;
; 0.996 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.262      ;
; 0.998 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.264      ;
; 0.998 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.264      ;
; 0.999 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.265      ;
; 1.000 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.266      ;
; 1.001 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.267      ;
; 1.001 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.267      ;
; 1.031 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.287      ; 1.524      ;
; 1.041 ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.307      ;
; 1.054 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.321      ;
; 1.082 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 1.364      ;
; 1.096 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.362      ;
; 1.099 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 1.367      ;
; 1.101 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.367      ;
; 1.102 ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.368      ;
; 1.102 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.368      ;
; 1.102 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.368      ;
; 1.104 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 1.372      ;
; 1.104 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 1.372      ;
; 1.104 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.370      ;
; 1.105 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.371      ;
; 1.107 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.373      ;
; 1.107 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.373      ;
; 1.109 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.375      ;
; 1.110 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.376      ;
; 1.112 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 1.380      ;
; 1.113 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.379      ;
; 1.117 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 1.385      ;
; 1.118 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.384      ;
; 1.119 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.385      ;
; 1.120 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.386      ;
; 1.121 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.387      ;
; 1.122 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.388      ;
; 1.122 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.388      ;
; 1.124 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 1.392      ;
; 1.124 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.390      ;
; 1.127 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.393      ;
; 1.127 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.393      ;
; 1.154 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.420      ;
; 1.155 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.421      ;
; 1.159 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.425      ;
; 1.160 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.426      ;
; 1.164 ; UART_TX:inst6|o_TX_Active                              ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.292      ; 1.662      ;
; 1.222 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.488      ;
; 1.224 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.298     ; 1.112      ;
; 1.225 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 1.493      ;
; 1.225 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 1.493      ;
; 1.227 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.493      ;
; 1.228 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.494      ;
; 1.228 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.494      ;
; 1.230 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 1.498      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_50'                                                                                                                                                             ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.390 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.098      ; 0.674      ;
; 0.402 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.561 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.828      ;
; 0.645 ; CIC_SRAM_controller_UART:inst|clk_25                ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 3.102      ; 4.195      ;
; 0.645 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.912      ;
; 0.673 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.940      ;
; 0.674 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.941      ;
; 0.714 ; Sram_CIC_3:inst1|add_count[12]                      ; sram:inst3|SRAM_ADDR[12]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.400      ; 1.330      ;
; 0.716 ; Sram_CIC_3:inst1|clk_int                            ; Sram_CIC_3:inst1|clk_int             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 3.076      ; 4.240      ;
; 0.735 ; Sram_CIC_3:inst1|add_count[18]                      ; sram:inst3|SRAM_ADDR[18]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.401      ; 1.352      ;
; 0.736 ; Sram_CIC_3:inst1|add_count[10]                      ; sram:inst3|SRAM_ADDR[10]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.400      ; 1.352      ;
; 0.736 ; Sram_CIC_3:inst1|add_count[5]                       ; sram:inst3|SRAM_ADDR[5]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.399      ; 1.351      ;
; 0.744 ; Sram_CIC_3:inst1|add_count[17]                      ; sram:inst3|SRAM_ADDR[17]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.401      ; 1.361      ;
; 0.745 ; Sram_CIC_3:inst1|add_count[16]                      ; sram:inst3|SRAM_ADDR[16]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.400      ; 1.361      ;
; 0.745 ; Sram_CIC_3:inst1|add_count[8]                       ; sram:inst3|SRAM_ADDR[8]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.399      ; 1.360      ;
; 0.748 ; Sram_CIC_3:inst1|add_count[19]                      ; sram:inst3|SRAM_ADDR[19]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.400      ; 1.364      ;
; 0.749 ; Sram_CIC_3:inst1|add_count[4]                       ; sram:inst3|SRAM_ADDR[4]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.399      ; 1.364      ;
; 0.751 ; Sram_CIC_3:inst1|add_count[6]                       ; sram:inst3|SRAM_ADDR[6]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.399      ; 1.366      ;
; 0.755 ; Sram_CIC_3:inst1|add_count[7]                       ; sram:inst3|SRAM_ADDR[7]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.402      ; 1.373      ;
; 0.760 ; Sram_CIC_3:inst1|add_count[9]                       ; sram:inst3|SRAM_ADDR[9]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.399      ; 1.375      ;
; 0.764 ; Sram_CIC_3:inst1|add_count[2]                       ; sram:inst3|SRAM_ADDR[2]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.399      ; 1.379      ;
; 0.773 ; Sram_CIC_3:inst1|add_count[14]                      ; sram:inst3|SRAM_ADDR[14]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.400      ; 1.389      ;
; 0.785 ; Sram_CIC_3:inst1|add_count[1]                       ; sram:inst3|SRAM_ADDR[1]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.402      ; 1.403      ;
; 0.788 ; CIC_SRAM_controller_UART:inst|count_mem[10]         ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.258      ;
; 0.798 ; Sram_CIC_3:inst1|add_count[11]                      ; sram:inst3|SRAM_ADDR[11]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.400      ; 1.414      ;
; 0.827 ; CIC_SRAM_controller_UART:inst|count_mem[16]         ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.297      ;
; 0.829 ; CIC_SRAM_controller_UART:inst|count_mem[6]          ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.298      ;
; 0.830 ; CIC_SRAM_controller_UART:inst|count_mem[12]         ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.300      ;
; 0.834 ; CIC_SRAM_controller_UART:inst|count_mem[5]          ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.303      ;
; 0.839 ; CIC_SRAM_controller_UART:inst|count_mem[17]         ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.310      ;
; 0.848 ; CIC_SRAM_controller_UART:inst|count_mem[18]         ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.319      ;
; 0.849 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; -0.332     ; 0.703      ;
; 0.849 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; -0.332     ; 0.703      ;
; 0.856 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; -0.332     ; 0.710      ;
; 0.860 ; CIC_SRAM_controller_UART:inst|count_mem[13]         ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.330      ;
; 0.864 ; Sram_CIC_3:inst1|add_count[15]                      ; sram:inst3|SRAM_ADDR[15]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.401      ; 1.481      ;
; 0.865 ; CIC_SRAM_controller_UART:inst|count_mem[4]          ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.334      ;
; 0.879 ; CIC_SRAM_controller_UART:inst|count_mem[8]          ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.348      ;
; 0.896 ; Sram_CIC_3:inst1|add_count[0]                       ; sram:inst3|SRAM_ADDR[0]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.401      ; 1.513      ;
; 0.900 ; CIC_SRAM_controller_UART:inst|count_mem[15]         ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.371      ;
; 0.907 ; CIC_SRAM_controller_UART:inst|count_mem[2]          ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.376      ;
; 0.911 ; Sram_CIC_3:inst1|add_count[3]                       ; sram:inst3|SRAM_ADDR[3]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.402      ; 1.529      ;
; 0.925 ; Sram_CIC_3:inst1|add_count[13]                      ; sram:inst3|SRAM_ADDR[13]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.400      ; 1.541      ;
; 0.942 ; Sram_CIC_3:inst1|data_reg[0]                        ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.402      ; 1.560      ;
; 0.955 ; Sram_CIC_3:inst1|data_reg[7]                        ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.402      ; 1.573      ;
; 0.969 ; Sram_CIC_3:inst1|data_reg[1]                        ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.401      ; 1.586      ;
; 0.971 ; Sram_CIC_3:inst1|data_reg[6]                        ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.401      ; 1.588      ;
; 0.983 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[1]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.457      ;
; 0.983 ; Sram_CIC_3:inst1|data_reg[5]                        ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.401      ; 1.600      ;
; 0.985 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[13]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.459      ;
; 0.986 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[6]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.460      ;
; 0.988 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.401      ; 1.605      ;
; 0.989 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[4]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.463      ;
; 0.990 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[5]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.464      ;
; 0.999 ; Sram_CIC_3:inst1|data_reg[3]                        ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.402      ; 1.617      ;
; 1.002 ; Sram_CIC_3:inst1|data_reg[2]                        ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.402      ; 1.620      ;
; 1.006 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.401      ; 1.623      ;
; 1.033 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.401      ; 1.650      ;
; 1.041 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.401      ; 1.658      ;
; 1.047 ; Sram_CIC_3:inst1|data_reg[4]                        ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.401      ; 1.664      ;
; 1.061 ; CIC_SRAM_controller_UART:inst|count_mem[7]          ; sram:inst3|SRAM_ADDR[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.533      ;
; 1.063 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[1]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.537      ;
; 1.065 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[13]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.539      ;
; 1.066 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[6]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.540      ;
; 1.069 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[4]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.543      ;
; 1.070 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[5]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.544      ;
; 1.077 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.551      ;
; 1.121 ; CIC_SRAM_controller_UART:inst|count_mem[9]          ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.590      ;
; 1.121 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[1]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.595      ;
; 1.123 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[13]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.597      ;
; 1.124 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[6]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.598      ;
; 1.127 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[4]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.601      ;
; 1.128 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[5]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.602      ;
; 1.129 ; CIC_SRAM_controller_UART:inst|count_mem[0]          ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.601      ;
; 1.136 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.400      ; 1.752      ;
; 1.148 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[3]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.621      ;
; 1.149 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[11]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.622      ;
; 1.150 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[10]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.623      ;
; 1.151 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[14]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.624      ;
; 1.152 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[7]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.625      ;
; 1.152 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[12]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.625      ;
; 1.154 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[15]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.627      ;
; 1.155 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[9]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.628      ;
; 1.156 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[2]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.629      ;
; 1.156 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[8]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.629      ;
; 1.157 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[0]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.630      ;
; 1.161 ; CIC_SRAM_controller_UART:inst|count_mem[14]         ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.631      ;
; 1.169 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.400      ; 1.785      ;
; 1.188 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.250      ; 1.654      ;
; 1.189 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.250      ; 1.655      ;
; 1.189 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.250      ; 1.655      ;
; 1.189 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.250      ; 1.655      ;
; 1.189 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.250      ; 1.655      ;
; 1.189 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.250      ; 1.655      ;
; 1.198 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int                ; Clk_50      ; 0.000        ; 3.076      ; 4.722      ;
; 1.201 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.672      ;
; 1.202 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.673      ;
; 1.202 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.673      ;
; 1.202 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.673      ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Sram_CIC_3:inst1|clk_int'                                                                                                                 ;
+-------+--------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.402 ; Sram_CIC_3:inst1|add_count[0]  ; Sram_CIC_3:inst1|add_count[0]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sram_CIC_3:inst1|state.idle    ; Sram_CIC_3:inst1|state.idle    ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sram_CIC_3:inst1|state.fin     ; Sram_CIC_3:inst1|state.fin     ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.656 ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.929      ;
; 0.676 ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.942      ;
; 0.846 ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.113      ;
; 0.973 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.243      ;
; 0.981 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.250      ;
; 0.984 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.250      ;
; 0.985 ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.252      ;
; 0.985 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.255      ;
; 0.987 ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.256      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.257      ;
; 0.990 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.256      ;
; 0.992 ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.261      ;
; 1.036 ; Sram_CIC_3:inst1|add_count[0]  ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.301      ;
; 1.093 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.362      ;
; 1.094 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.361      ;
; 1.095 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.363      ;
; 1.098 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.367      ;
; 1.099 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.366      ;
; 1.100 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.367      ;
; 1.101 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.367      ;
; 1.102 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.368      ;
; 1.107 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.376      ;
; 1.107 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.376      ;
; 1.110 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.377      ;
; 1.111 ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.378      ;
; 1.111 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.377      ;
; 1.112 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.381      ;
; 1.112 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.381      ;
; 1.113 ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.380      ;
; 1.114 ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.380      ;
; 1.115 ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.381      ;
; 1.115 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.382      ;
; 1.116 ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.383      ;
; 1.116 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.382      ;
; 1.118 ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.385      ;
; 1.119 ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.385      ;
; 1.120 ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.386      ;
; 1.219 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.488      ;
; 1.219 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.488      ;
; 1.220 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.487      ;
; 1.221 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.488      ;
; 1.222 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.489      ;
; 1.222 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.488      ;
; 1.223 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.489      ;
; 1.224 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.493      ;
; 1.224 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.493      ;
; 1.225 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.492      ;
; 1.226 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.493      ;
; 1.227 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.494      ;
; 1.227 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.493      ;
; 1.228 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.494      ;
; 1.233 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.502      ;
; 1.233 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.502      ;
; 1.234 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.503      ;
; 1.236 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.503      ;
+-------+--------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; UART_TX:inst6|o_TX_Serial                                            ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|o_TX_Active                                            ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.578 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.845      ;
; 0.629 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 0.897      ;
; 0.635 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 0.903      ;
; 0.643 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.909      ;
; 0.645 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.912      ;
; 0.650 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.915      ;
; 0.657 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.923      ;
; 0.660 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.927      ;
; 0.663 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.929      ;
; 0.665 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.932      ;
; 0.707 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.973      ;
; 0.821 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.087      ;
; 0.839 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.105      ;
; 0.847 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.112      ;
; 0.875 ; sram:inst3|DATA_OUT[2]                                               ; UART_TX:inst6|r_TX_Data[2]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.166     ; 0.925      ;
; 0.877 ; sram:inst3|DATA_OUT[5]                                               ; UART_TX:inst6|r_TX_Data[5]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.166     ; 0.927      ;
; 0.877 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.143      ;
; 0.891 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.114      ; 1.191      ;
; 0.896 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 1.164      ;
; 0.906 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.171      ;
; 0.911 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.178      ;
; 0.911 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.178      ;
; 0.952 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.219      ;
; 0.960 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.078      ; 1.224      ;
; 0.961 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.227      ;
; 0.963 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.229      ;
; 0.967 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.233      ;
; 0.968 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.235      ;
; 0.972 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.238      ;
; 0.972 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.238      ;
; 0.977 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.243      ;
; 0.984 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.250      ;
; 0.987 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 2.834      ; 4.259      ;
; 0.989 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 1.257      ;
; 0.989 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 1.257      ;
; 0.989 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.255      ;
; 1.005 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.271      ;
; 1.013 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.280      ;
; 1.013 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.280      ;
; 1.015 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.282      ;
; 1.015 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.282      ;
; 1.024 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 2.833      ; 4.295      ;
; 1.044 ; sram:inst3|DATA_OUT[7]                                               ; UART_TX:inst6|r_TX_Data[7]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.166     ; 1.094      ;
; 1.050 ; sram:inst3|DATA_OUT[0]                                               ; UART_TX:inst6|r_TX_Data[0]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.166     ; 1.100      ;
; 1.069 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.335      ;
; 1.069 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.335      ;
; 1.069 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.335      ;
; 1.069 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.335      ;
; 1.069 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.335      ;
; 1.069 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.335      ;
; 1.069 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.335      ;
; 1.077 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.344      ;
; 1.078 ; sram:inst3|DATA_OUT[6]                                               ; UART_TX:inst6|r_TX_Data[6]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.166     ; 1.128      ;
; 1.078 ; sram:inst3|DATA_OUT[4]                                               ; UART_TX:inst6|r_TX_Data[4]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.166     ; 1.128      ;
; 1.078 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.345      ;
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.346      ;
; 1.080 ; sram:inst3|DATA_OUT[3]                                               ; UART_TX:inst6|r_TX_Data[3]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.166     ; 1.130      ;
; 1.080 ; sram:inst3|DATA_OUT[1]                                               ; UART_TX:inst6|r_TX_Data[1]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.166     ; 1.130      ;
; 1.082 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.348      ;
; 1.083 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.350      ;
; 1.084 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.350      ;
; 1.087 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.353      ;
; 1.089 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.355      ;
; 1.089 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.355      ;
; 1.093 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.359      ;
; 1.098 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.364      ;
; 1.098 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.364      ;
; 1.103 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.369      ;
; 1.118 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.385      ;
; 1.133 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.399      ;
; 1.141 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.407      ;
; 1.177 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.444      ;
; 1.178 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.078      ; 1.442      ;
; 1.181 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.446      ;
; 1.182 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 1.450      ;
; 1.184 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.450      ;
; 1.188 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 1.456      ;
; 1.195 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.461      ;
; 1.201 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.467      ;
; 1.201 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.467      ;
; 1.205 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.472      ;
; 1.208 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.474      ;
; 1.210 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.476      ;
; 1.213 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.078      ; 1.477      ;
; 1.213 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.479      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.674      ;
; 0.429 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.696      ;
; 0.436 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.702      ;
; 0.438 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.704      ;
; 0.459 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.725      ;
; 0.509 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 0.856      ;
; 0.514 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 0.861      ;
; 0.527 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 0.874      ;
; 0.580 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.846      ;
; 0.609 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.875      ;
; 0.614 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.880      ;
; 0.616 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.882      ;
; 0.624 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.890      ;
; 0.634 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.900      ;
; 0.635 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 0.982      ;
; 0.647 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 0.994      ;
; 0.681 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.143      ; 1.030      ;
; 0.692 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.039      ;
; 0.696 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.962      ;
; 0.702 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.968      ;
; 0.707 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.973      ;
; 0.712 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.978      ;
; 0.725 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.991      ;
; 0.760 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.026      ;
; 0.764 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.111      ;
; 0.765 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.112      ;
; 0.768 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.034      ;
; 0.769 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.035      ;
; 0.811 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.077      ;
; 0.864 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.084      ; 1.134      ;
; 0.987 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.143      ; 1.336      ;
; 0.987 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.143      ; 1.336      ;
; 1.013 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.143      ; 1.362      ;
; 1.034 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 1.385      ;
; 1.034 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 1.385      ;
; 1.058 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 1.409      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 1.410      ;
; 1.092 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.084      ; 1.362      ;
; 1.094 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.360      ;
; 1.151 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 1.502      ;
; 1.175 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.522      ;
; 1.178 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.444      ;
; 1.188 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.454      ;
; 1.190 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.537      ;
; 1.208 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.555      ;
; 1.223 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.570      ;
; 1.226 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.571      ;
; 1.251 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.517      ;
; 1.263 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.143      ; 1.612      ;
; 1.298 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 1.649      ;
; 1.305 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.571      ;
; 1.326 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.671      ;
; 1.331 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 1.682      ;
; 1.338 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.604      ;
; 1.340 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.685      ;
; 1.376 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.143      ; 1.725      ;
; 1.396 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 1.747      ;
; 1.411 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 1.762      ;
; 1.414 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.680      ;
; 1.414 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.680      ;
; 1.414 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.680      ;
; 1.420 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.765      ;
; 1.424 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.769      ;
; 1.447 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.713      ;
; 1.464 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.143      ; 1.813      ;
; 1.486 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 1.837      ;
; 1.493 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 1.755      ;
; 1.502 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.847      ;
; 1.536 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.143      ; 1.885      ;
; 1.542 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.887      ;
; 1.598 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.143      ; 1.947      ;
; 1.618 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.143      ; 1.967      ;
; 1.620 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 1.971      ;
; 1.624 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.969      ;
; 1.701 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 2.046      ;
; 1.702 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.135      ; 2.043      ;
; 1.708 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.135      ; 2.049      ;
; 1.716 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 2.061      ;
; 1.742 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 2.087      ;
; 1.742 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 2.087      ;
; 1.742 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 2.087      ;
; 1.757 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 2.023      ;
; 1.783 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 2.128      ;
; 1.789 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 2.140      ;
; 1.798 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 2.143      ;
; 1.825 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.135      ; 2.166      ;
; 1.829 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 2.091      ;
; 1.916 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 2.182      ;
; 1.943 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.135      ; 2.284      ;
; 1.965 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 2.310      ;
; 1.972 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 2.317      ;
; 1.990 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 2.341      ;
; 1.990 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 2.341      ;
; 1.990 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 2.341      ;
; 1.990 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.145      ; 2.341      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.448 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.714      ;
; 0.475 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.741      ;
; 0.583 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.849      ;
; 0.602 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.868      ;
; 0.607 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.873      ;
; 0.641 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.907      ;
; 0.669 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.935      ;
; 0.705 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.971      ;
; 0.857 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.084      ; 1.127      ;
; 0.874 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.140      ;
; 0.890 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.158      ;
; 0.900 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.168      ;
; 1.020 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.361      ;
; 1.041 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.084      ; 1.311      ;
; 1.064 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.076      ; 1.326      ;
; 1.089 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.430      ;
; 1.097 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.363      ;
; 1.120 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.465      ;
; 1.126 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.392      ;
; 1.127 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.393      ;
; 1.138 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.483      ;
; 1.252 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.593      ;
; 1.256 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.597      ;
; 1.260 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.605      ;
; 1.265 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.610      ;
; 1.268 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.613      ;
; 1.270 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.615      ;
; 1.276 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.542      ;
; 1.276 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.621      ;
; 1.290 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.635      ;
; 1.291 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.636      ;
; 1.309 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.575      ;
; 1.314 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.659      ;
; 1.322 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.667      ;
; 1.324 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.076      ; 1.586      ;
; 1.404 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.745      ;
; 1.407 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.752      ;
; 1.408 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.753      ;
; 1.409 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.754      ;
; 1.411 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.756      ;
; 1.419 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.760      ;
; 1.420 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.765      ;
; 1.421 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.762      ;
; 1.421 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.762      ;
; 1.422 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.767      ;
; 1.427 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.772      ;
; 1.592 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 1.856      ;
; 1.593 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.934      ;
; 1.593 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.934      ;
; 1.593 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.934      ;
; 1.601 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.942      ;
; 1.604 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 1.868      ;
; 1.605 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 1.869      ;
; 1.610 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.951      ;
; 1.643 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 1.907      ;
; 1.643 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.909      ;
; 1.644 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 1.908      ;
; 1.644 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 1.908      ;
; 1.645 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 1.909      ;
; 1.659 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.927      ;
; 1.659 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.927      ;
; 1.666 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.934      ;
; 1.670 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.938      ;
; 1.671 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.939      ;
; 1.726 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.137      ; 2.069      ;
; 1.726 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.137      ; 2.069      ;
; 1.742 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 2.006      ;
; 1.743 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 2.007      ;
; 1.773 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 2.114      ;
; 1.773 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 2.114      ;
; 1.773 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 2.114      ;
; 1.836 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 2.104      ;
; 1.861 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 2.125      ;
; 1.862 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 2.126      ;
; 1.891 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 2.159      ;
; 1.894 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 2.162      ;
; 1.902 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 2.170      ;
; 1.906 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.137      ; 2.249      ;
; 1.906 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.137      ; 2.249      ;
; 1.945 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 2.213      ;
; 1.963 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.137      ; 2.306      ;
; 1.963 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.137      ; 2.306      ;
; 1.970 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 2.238      ;
; 2.022 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 2.290      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Pix_clk'                                                                                                                                             ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.480 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.709      ;
; 0.693 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.922      ;
; 0.697 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.926      ;
; 0.698 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.927      ;
; 0.699 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.928      ;
; 0.700 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.929      ;
; 0.700 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.929      ;
; 0.703 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.932      ;
; 0.704 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.933      ;
; 0.706 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.935      ;
; 0.716 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.945      ;
; 0.718 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.947      ;
; 0.718 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.947      ;
; 0.862 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.091      ;
; 0.866 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.095      ;
; 0.884 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.113      ;
; 0.894 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.123      ;
; 0.903 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.246      ;
; 0.907 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.136      ;
; 0.922 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.265      ;
; 1.003 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.240      ;
; 1.004 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.243      ;
; 1.008 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.247      ;
; 1.009 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.246      ;
; 1.012 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.249      ;
; 1.014 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.253      ;
; 1.017 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.254      ;
; 1.017 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.256      ;
; 1.019 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.258      ;
; 1.022 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.259      ;
; 1.023 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.260      ;
; 1.024 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.367      ;
; 1.024 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.263      ;
; 1.025 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.262      ;
; 1.027 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.264      ;
; 1.029 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.372      ;
; 1.029 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.372      ;
; 1.030 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.267      ;
; 1.035 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.274      ;
; 1.040 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.279      ;
; 1.043 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.386      ;
; 1.048 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.391      ;
; 1.075 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.371      ; 1.632      ;
; 1.124 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.361      ;
; 1.125 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.364      ;
; 1.129 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.366      ;
; 1.129 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.368      ;
; 1.130 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.367      ;
; 1.133 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.370      ;
; 1.134 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.373      ;
; 1.138 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.375      ;
; 1.140 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.379      ;
; 1.143 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.380      ;
; 1.145 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.384      ;
; 1.145 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.384      ;
; 1.148 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.385      ;
; 1.148 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.385      ;
; 1.149 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.492      ;
; 1.150 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.493      ;
; 1.150 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.493      ;
; 1.150 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.389      ;
; 1.151 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.388      ;
; 1.153 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.390      ;
; 1.155 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.498      ;
; 1.155 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.498      ;
; 1.156 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.393      ;
; 1.161 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.400      ;
; 1.168 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.511      ;
; 1.169 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.512      ;
; 1.174 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.517      ;
; 1.179 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.418      ;
; 1.184 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.423      ;
; 1.185 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.422      ;
; 1.190 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.427      ;
; 1.199 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.436      ;
; 1.201 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.440      ;
; 1.204 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.441      ;
; 1.206 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.445      ;
; 1.210 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.553      ;
; 1.215 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.454      ;
; 1.250 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.487      ;
; 1.255 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.494      ;
; 1.259 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.496      ;
; 1.260 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.499      ;
; 1.264 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.501      ;
; 1.266 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.505      ;
; 1.269 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.506      ;
; 1.270 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.613      ;
; 1.271 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.510      ;
; 1.271 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.053      ; 1.510      ;
; 1.274 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.511      ;
; 1.275 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.618      ;
; 1.276 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.619      ;
; 1.276 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.619      ;
; 1.277 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.514      ;
; 1.279 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.051      ; 1.516      ;
; 1.281 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.624      ;
; 1.281 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.157      ; 1.624      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; -1.775 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.493      ;
; -1.775 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.493      ;
; -1.775 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.493      ;
; -1.775 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.493      ;
; -1.775 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.493      ;
; -1.775 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.493      ;
; -1.775 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.493      ;
; -1.757 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.281     ; 2.474      ;
; -1.757 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.281     ; 2.474      ;
; -1.757 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.281     ; 2.474      ;
; -1.612 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.279     ; 2.331      ;
; -1.596 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.314      ;
; -1.596 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.314      ;
; -1.596 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.314      ;
; -1.596 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.314      ;
; -1.596 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.314      ;
; -1.596 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.314      ;
; -1.596 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.314      ;
; -1.596 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.314      ;
; -1.596 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.314      ;
; -1.596 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.314      ;
; -1.527 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.280     ; 2.245      ;
; -1.504 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.282     ; 2.220      ;
; -1.504 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.282     ; 2.220      ;
; -1.504 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.282     ; 2.220      ;
; -1.504 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.282     ; 2.220      ;
; -1.504 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.282     ; 2.220      ;
; -1.504 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.282     ; 2.220      ;
; -1.504 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.282     ; 2.220      ;
; -1.504 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.282     ; 2.220      ;
; -1.504 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.282     ; 2.220      ;
; -1.188 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.283     ; 1.903      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Pix_clk'                                                                                                                                                                     ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.690 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.388      ; 2.566      ;
; -1.203 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 2.331      ;
; -1.203 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 2.331      ;
; -1.203 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 2.331      ;
; -1.203 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 2.331      ;
; -1.203 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 2.331      ;
; -1.203 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 2.331      ;
; -1.203 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 2.331      ;
; -1.203 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 2.331      ;
; -1.203 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 2.331      ;
; -1.203 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.640      ; 2.331      ;
; -1.128 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 2.307      ;
; -1.128 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 2.307      ;
; -1.128 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 2.307      ;
; -1.128 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 2.307      ;
; -1.128 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 2.307      ;
; -1.128 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 2.307      ;
; -1.128 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 2.307      ;
; -1.128 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 2.307      ;
; -1.128 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 2.307      ;
; -1.128 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.691      ; 2.307      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.097 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.952      ;
; -1.097 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.952      ;
; -1.097 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.952      ;
; -1.097 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.952      ;
; -1.097 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.952      ;
; -1.097 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.952      ;
; -1.097 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.952      ;
; -1.097 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.952      ;
; -1.097 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.143     ; 1.952      ;
; -1.042 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.901      ;
; -1.042 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.901      ;
; -1.042 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.901      ;
; -1.042 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.901      ;
; -1.042 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.901      ;
; -1.042 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.901      ;
; -1.042 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.901      ;
; -1.042 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.901      ;
; -1.042 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.901      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.751 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.614      ;
; -0.751 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.614      ;
; -0.751 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.614      ;
; -0.751 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.614      ;
; -0.751 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.614      ;
; -0.737 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.596      ;
; -0.737 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.596      ;
; -0.737 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.596      ;
; -0.737 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.596      ;
; -0.737 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.596      ;
; -0.737 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.596      ;
; -0.737 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.596      ;
; -0.737 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.596      ;
; -0.737 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.596      ;
; -0.737 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.596      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk_50'                                                                                                                                           ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.701 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 1.694      ;
; -0.701 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 1.694      ;
; -0.701 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 1.694      ;
; -0.701 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 1.694      ;
; -0.701 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 1.694      ;
; -0.701 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 1.694      ;
; -0.701 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 1.694      ;
; -0.461 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.453      ;
; -0.461 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.453      ;
; -0.461 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.453      ;
; -0.461 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.453      ;
; -0.461 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.453      ;
; -0.461 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.453      ;
; -0.461 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.453      ;
; -0.461 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.453      ;
; -0.461 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.453      ;
; -0.461 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.453      ;
; -0.461 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.453      ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk_50'                                                                                                                                           ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.837 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.310      ;
; 0.837 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.310      ;
; 0.837 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.310      ;
; 0.837 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.310      ;
; 0.837 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.310      ;
; 0.837 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.310      ;
; 0.837 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.310      ;
; 0.837 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.310      ;
; 0.837 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.310      ;
; 0.837 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.310      ;
; 0.837 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.310      ;
; 1.078 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.552      ;
; 1.078 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.552      ;
; 1.078 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.552      ;
; 1.078 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.552      ;
; 1.078 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.552      ;
; 1.078 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.552      ;
; 1.078 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.552      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.121 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.466      ;
; 1.121 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.466      ;
; 1.121 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.466      ;
; 1.121 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.466      ;
; 1.121 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.466      ;
; 1.121 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.466      ;
; 1.121 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.466      ;
; 1.121 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.466      ;
; 1.121 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.466      ;
; 1.121 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.466      ;
; 1.131 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.143      ; 1.480      ;
; 1.131 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.143      ; 1.480      ;
; 1.131 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.143      ; 1.480      ;
; 1.131 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.143      ; 1.480      ;
; 1.131 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.143      ; 1.480      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.446 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.791      ;
; 1.446 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.791      ;
; 1.446 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.791      ;
; 1.446 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.791      ;
; 1.446 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.791      ;
; 1.446 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.791      ;
; 1.446 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.791      ;
; 1.446 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.791      ;
; 1.446 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.791      ;
; 1.479 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.820      ;
; 1.479 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.820      ;
; 1.479 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.820      ;
; 1.479 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.820      ;
; 1.479 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.820      ;
; 1.479 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.820      ;
; 1.479 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.820      ;
; 1.479 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.820      ;
; 1.479 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.820      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Pix_clk'                                                                                                                                                                     ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 1.451 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.975      ; 2.142      ;
; 1.451 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.975      ; 2.142      ;
; 1.451 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.975      ; 2.142      ;
; 1.451 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.975      ; 2.142      ;
; 1.451 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.975      ; 2.142      ;
; 1.451 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.975      ; 2.142      ;
; 1.451 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.975      ; 2.142      ;
; 1.451 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.975      ; 2.142      ;
; 1.451 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.975      ; 2.142      ;
; 1.451 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.975      ; 2.142      ;
; 1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.922      ; 2.167      ;
; 1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.922      ; 2.167      ;
; 1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.922      ; 2.167      ;
; 1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.922      ; 2.167      ;
; 1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.922      ; 2.167      ;
; 1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.922      ; 2.167      ;
; 1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.922      ; 2.167      ;
; 1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.922      ; 2.167      ;
; 1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.922      ; 2.167      ;
; 1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.922      ; 2.167      ;
; 2.050 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.659      ; 2.425      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; 1.590 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.013     ; 1.783      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.013     ; 2.072      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.013     ; 2.072      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.013     ; 2.072      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.013     ; 2.072      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.013     ; 2.072      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.013     ; 2.072      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.013     ; 2.072      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.013     ; 2.072      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.013     ; 2.072      ;
; 1.903 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.010     ; 2.099      ;
; 1.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.010     ; 2.155      ;
; 1.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.010     ; 2.155      ;
; 1.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.010     ; 2.155      ;
; 1.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.010     ; 2.155      ;
; 1.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.010     ; 2.155      ;
; 1.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.010     ; 2.155      ;
; 1.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.010     ; 2.155      ;
; 1.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.010     ; 2.155      ;
; 1.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.010     ; 2.155      ;
; 1.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.010     ; 2.155      ;
; 1.970 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.009     ; 2.167      ;
; 2.147 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.011     ; 2.342      ;
; 2.147 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.011     ; 2.342      ;
; 2.147 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.011     ; 2.342      ;
; 2.177 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.011     ; 2.372      ;
; 2.177 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.011     ; 2.372      ;
; 2.177 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.011     ; 2.372      ;
; 2.177 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.011     ; 2.372      ;
; 2.177 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.011     ; 2.372      ;
; 2.177 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.011     ; 2.372      ;
; 2.177 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.011     ; 2.372      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 241.6 MHz  ; 241.6 MHz       ; CIC_SRAM_controller_UART:inst|clk_25                           ;                                                               ;
; 255.89 MHz ; 255.89 MHz      ; Sram_CIC_3:inst1|clk_int                                       ;                                                               ;
; 265.75 MHz ; 265.75 MHz      ; divisor:inst2|clk_int                                          ;                                                               ;
; 310.27 MHz ; 310.27 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ;                                                               ;
; 332.23 MHz ; 250.0 MHz       ; Pix_clk                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 411.52 MHz ; 411.52 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ;                                                               ;
; 493.1 MHz  ; 250.0 MHz       ; Clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -5.271 ; -263.046      ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -3.139 ; -77.715       ;
; divisor:inst2|clk_int                                          ; -2.763 ; -47.626       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -2.280 ; -22.562       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -2.223 ; -27.893       ;
; Pix_clk                                                        ; -2.010 ; -51.129       ;
; Clk_50                                                         ; -1.346 ; -66.581       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; 0.340 ; 0.000         ;
; Clk_50                                                         ; 0.349 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.353 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.354 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.354 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.354 ; 0.000         ;
; Pix_clk                                                        ; 0.433 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -1.529 ; -43.636       ;
; Pix_clk                                                        ; -1.453 ; -20.843       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.887 ; -15.525       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.577 ; -8.565        ;
; Clk_50                                                         ; -0.504 ; -6.641        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 0.732 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 1.028 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.318 ; 0.000         ;
; Pix_clk                                                        ; 1.356 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 1.461 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -92.950       ;
; Pix_clk                                                        ; -3.000 ; -40.265       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.285 ; -68.105       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -47.545       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.285 ; -42.405       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
+----------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'                                                                                                                          ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                          ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; -5.271 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.761      ;
; -5.250 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.740      ;
; -5.184 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.674      ;
; -5.139 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.047     ; 4.581      ;
; -5.135 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.047     ; 4.577      ;
; -5.129 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.619      ;
; -5.125 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.047     ; 4.567      ;
; -5.108 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.598      ;
; -5.107 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.047     ; 4.549      ;
; -5.100 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.583      ;
; -5.100 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.583      ;
; -5.100 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.583      ;
; -5.100 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.583      ;
; -5.100 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.583      ;
; -5.100 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.583      ;
; -5.100 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.583      ;
; -5.100 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.583      ;
; -5.091 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.574      ;
; -5.091 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.574      ;
; -5.091 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.574      ;
; -5.091 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.574      ;
; -5.091 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.574      ;
; -5.091 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.574      ;
; -5.091 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.574      ;
; -5.091 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.574      ;
; -5.089 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.760     ; 4.818      ;
; -5.064 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[0]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.553      ;
; -5.064 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[1]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.553      ;
; -5.064 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[3]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.553      ;
; -5.064 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[4]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.553      ;
; -5.064 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[5]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.553      ;
; -5.064 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[6]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.553      ;
; -5.064 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[7]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.553      ;
; -5.062 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.552      ;
; -5.043 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[0]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.532      ;
; -5.043 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[1]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.532      ;
; -5.043 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[3]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.532      ;
; -5.043 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[4]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.532      ;
; -5.043 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[5]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.532      ;
; -5.043 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[6]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.532      ;
; -5.043 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[7]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.532      ;
; -5.042 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.532      ;
; -5.035 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.525      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[19]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.514      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.001     ; 4.512      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.001     ; 4.512      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.001     ; 4.512      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.001     ; 4.512      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.001     ; 4.512      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.001     ; 4.512      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.001     ; 4.512      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[8]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.001     ; 4.512      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[9]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.001     ; 4.512      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[10]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.514      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[11]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.514      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[12]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.514      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[13]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.514      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[14]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.514      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[15]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.514      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[16]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.514      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[17]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.514      ;
; -5.024 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|add_count[18]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.514      ;
; -5.013 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.496      ;
; -5.013 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.496      ;
; -5.013 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.496      ;
; -5.013 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.496      ;
; -5.013 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.496      ;
; -5.013 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.496      ;
; -5.013 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.496      ;
; -5.013 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.006     ; 4.496      ;
; -4.997 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.047     ; 4.439      ;
; -4.993 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.047     ; 4.435      ;
; -4.983 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.047     ; 4.425      ;
; -4.980 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.415      ;
; -4.980 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.415      ;
; -4.980 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.415      ;
; -4.980 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.415      ;
; -4.980 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.415      ;
; -4.980 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.415      ;
; -4.980 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.415      ;
; -4.980 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.415      ;
; -4.978 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.047     ; 4.420      ;
; -4.977 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[0]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.466      ;
; -4.977 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[1]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.466      ;
; -4.977 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[3]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.466      ;
; -4.977 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[4]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.466      ;
; -4.977 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[5]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.466      ;
; -4.977 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[6]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.466      ;
; -4.977 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[7]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.000     ; 4.466      ;
; -4.976 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.047     ; 4.418      ;
; -4.966 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.999     ; 4.456      ;
; -4.965 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.047     ; 4.407      ;
; -4.964 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.399      ;
; -4.964 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.399      ;
; -4.964 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.399      ;
; -4.964 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.399      ;
; -4.964 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.399      ;
; -4.964 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.399      ;
; -4.964 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.399      ;
; -4.964 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -1.054     ; 4.399      ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                       ;
+--------+---------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                    ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.139 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.064      ;
; -3.139 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.064      ;
; -3.139 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.064      ;
; -3.139 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.064      ;
; -3.139 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.064      ;
; -3.139 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.064      ;
; -3.139 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.064      ;
; -3.139 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.064      ;
; -3.139 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.064      ;
; -3.139 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.064      ;
; -3.132 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.057      ;
; -3.132 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.057      ;
; -3.132 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.057      ;
; -3.132 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.057      ;
; -3.132 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.057      ;
; -3.132 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.057      ;
; -3.132 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.057      ;
; -3.132 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.057      ;
; -3.132 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.057      ;
; -3.132 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.057      ;
; -3.102 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.027      ;
; -3.102 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.027      ;
; -3.102 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.027      ;
; -3.102 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.027      ;
; -3.102 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.027      ;
; -3.102 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.027      ;
; -3.102 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.027      ;
; -3.102 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.027      ;
; -3.102 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.027      ;
; -3.102 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.027      ;
; -3.049 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.974      ;
; -3.049 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.974      ;
; -3.049 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.974      ;
; -3.049 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.974      ;
; -3.049 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.974      ;
; -3.049 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.974      ;
; -3.049 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.974      ;
; -3.049 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.974      ;
; -3.049 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.974      ;
; -3.049 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.974      ;
; -3.018 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.943      ;
; -3.018 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.943      ;
; -3.018 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.943      ;
; -3.018 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.943      ;
; -3.018 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.943      ;
; -3.018 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.943      ;
; -3.018 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.943      ;
; -3.018 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.943      ;
; -3.018 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.943      ;
; -3.018 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.943      ;
; -3.005 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.932      ;
; -3.005 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.932      ;
; -3.005 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.932      ;
; -3.005 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.932      ;
; -3.005 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.932      ;
; -3.005 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.932      ;
; -3.005 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.932      ;
; -3.005 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.932      ;
; -3.005 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.932      ;
; -3.005 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.932      ;
; -2.993 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.920      ;
; -2.993 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.920      ;
; -2.993 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.920      ;
; -2.993 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.920      ;
; -2.993 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.920      ;
; -2.993 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.920      ;
; -2.993 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.920      ;
; -2.993 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.920      ;
; -2.993 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.920      ;
; -2.993 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.920      ;
; -2.992 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.919      ;
; -2.992 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.919      ;
; -2.992 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.919      ;
; -2.992 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.919      ;
; -2.992 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.919      ;
; -2.992 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.919      ;
; -2.992 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.919      ;
; -2.992 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.919      ;
; -2.992 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.919      ;
; -2.992 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.919      ;
; -2.982 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.909      ;
; -2.982 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.909      ;
; -2.982 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.909      ;
; -2.982 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.909      ;
; -2.982 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.909      ;
; -2.982 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.909      ;
; -2.982 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.909      ;
; -2.982 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.909      ;
; -2.982 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.909      ;
; -2.982 ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.909      ;
; -2.965 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.890      ;
; -2.965 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.890      ;
; -2.965 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.890      ;
; -2.965 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.890      ;
; -2.965 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.890      ;
; -2.965 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.890      ;
; -2.965 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.890      ;
; -2.965 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.890      ;
; -2.965 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.890      ;
; -2.965 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 3.890      ;
+--------+---------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock                         ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------+-----------------------+--------------+------------+------------+
; -2.763 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.689      ;
; -2.751 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.677      ;
; -2.540 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.466      ;
; -2.527 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.453      ;
; -2.526 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.453      ;
; -2.520 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.447      ;
; -2.442 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.369      ;
; -2.361 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.288      ;
; -1.937 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.864      ;
; -1.822 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.748      ;
; -1.641 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.070     ; 2.570      ;
; -1.627 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.070     ; 2.556      ;
; -1.557 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.070     ; 2.486      ;
; -1.543 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.070     ; 2.472      ;
; -1.537 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.464      ;
; -1.514 ; UART_TX:inst6|r_TX_Data[7]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.441      ;
; -1.504 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.431      ;
; -1.504 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.431      ;
; -1.504 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.431      ;
; -1.504 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.431      ;
; -1.504 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.431      ;
; -1.504 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.431      ;
; -1.504 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.431      ;
; -1.478 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[0]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.272     ; 2.205      ;
; -1.478 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[1]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.272     ; 2.205      ;
; -1.478 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[3]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.272     ; 2.205      ;
; -1.478 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[2]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.272     ; 2.205      ;
; -1.478 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[4]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.272     ; 2.205      ;
; -1.478 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[5]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.272     ; 2.205      ;
; -1.478 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[6]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.272     ; 2.205      ;
; -1.478 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[7]                                         ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.272     ; 2.205      ;
; -1.457 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.383      ;
; -1.449 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.375      ;
; -1.446 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.372      ;
; -1.446 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.372      ;
; -1.445 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.070     ; 2.374      ;
; -1.431 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.070     ; 2.360      ;
; -1.429 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.356      ;
; -1.427 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.070     ; 2.356      ;
; -1.420 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.347      ;
; -1.420 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.347      ;
; -1.420 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.347      ;
; -1.420 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.347      ;
; -1.420 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.347      ;
; -1.420 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.347      ;
; -1.420 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.347      ;
; -1.418 ; UART_TX:inst6|r_TX_Data[5]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.345      ;
; -1.413 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.070     ; 2.342      ;
; -1.408 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.334      ;
; -1.374 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.302      ;
; -1.363 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.289      ;
; -1.345 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.272      ;
; -1.339 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.084     ; 2.254      ;
; -1.337 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.070     ; 2.266      ;
; -1.323 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.070     ; 2.252      ;
; -1.319 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.245      ;
; -1.314 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.070     ; 2.243      ;
; -1.308 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.235      ;
; -1.308 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.235      ;
; -1.308 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.235      ;
; -1.308 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.235      ;
; -1.308 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.235      ;
; -1.308 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.235      ;
; -1.308 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.235      ;
; -1.304 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.070     ; 2.233      ;
; -1.303 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.230      ;
; -1.303 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.230      ;
; -1.303 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.230      ;
; -1.303 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.230      ;
; -1.303 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.230      ;
; -1.303 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.230      ;
; -1.303 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.230      ;
; -1.290 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.070     ; 2.219      ;
; -1.255 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.084     ; 2.170      ;
; -1.233 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.160      ;
; -1.230 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.070     ; 2.159      ;
; -1.226 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.152      ;
; -1.222 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 1.000        ; -0.274     ; 1.947      ;
; -1.215 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.142      ;
; -1.200 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.127      ;
; -1.200 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.127      ;
; -1.200 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.127      ;
; -1.200 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.127      ;
; -1.200 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.127      ;
; -1.200 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.127      ;
; -1.200 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.127      ;
; -1.193 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.120      ;
; -1.183 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.109      ;
; -1.180 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.108      ;
; -1.167 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.094      ;
; -1.167 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.094      ;
; -1.167 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.094      ;
; -1.167 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.094      ;
; -1.167 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.094      ;
; -1.167 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.094      ;
; -1.167 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.094      ;
; -1.146 ; UART_TX:inst6|r_TX_Data[4]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.073      ;
; -1.143 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.084     ; 2.058      ;
; -1.135 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.062      ;
; -1.128 ; UART_TX:inst6|r_TX_Data[1]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.055      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.280 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 3.156      ;
; -2.083 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.959      ;
; -2.043 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.917      ;
; -2.043 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.917      ;
; -2.043 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.917      ;
; -2.043 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.917      ;
; -2.043 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.917      ;
; -2.019 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.893      ;
; -2.019 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.893      ;
; -2.019 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.893      ;
; -2.019 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.893      ;
; -2.019 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.893      ;
; -1.894 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.768      ;
; -1.894 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.768      ;
; -1.894 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.768      ;
; -1.894 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.768      ;
; -1.894 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.768      ;
; -1.880 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.758      ;
; -1.880 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.758      ;
; -1.880 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.758      ;
; -1.880 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.758      ;
; -1.880 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.758      ;
; -1.849 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.725      ;
; -1.810 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.127     ; 2.682      ;
; -1.801 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.677      ;
; -1.785 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.659      ;
; -1.785 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.659      ;
; -1.785 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.659      ;
; -1.785 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.659      ;
; -1.785 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.659      ;
; -1.699 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.573      ;
; -1.699 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.573      ;
; -1.699 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.573      ;
; -1.699 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.573      ;
; -1.699 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.573      ;
; -1.649 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.127     ; 2.521      ;
; -1.581 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.459      ;
; -1.581 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.459      ;
; -1.581 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.459      ;
; -1.581 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.459      ;
; -1.581 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.459      ;
; -1.532 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.127     ; 2.404      ;
; -1.510 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.130     ; 2.379      ;
; -1.501 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 2.374      ;
; -1.434 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.127     ; 2.306      ;
; -1.430 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.359      ;
; -1.430 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.359      ;
; -1.430 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.359      ;
; -1.430 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.359      ;
; -1.430 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.359      ;
; -1.427 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.127     ; 2.299      ;
; -1.420 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.349      ;
; -1.420 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.349      ;
; -1.420 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.349      ;
; -1.420 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.349      ;
; -1.420 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.349      ;
; -1.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.282      ;
; -1.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.282      ;
; -1.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.282      ;
; -1.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.282      ;
; -1.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.282      ;
; -1.349 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.130     ; 2.218      ;
; -1.288 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.127     ; 2.160      ;
; -1.274 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.152      ;
; -1.274 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.152      ;
; -1.274 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.152      ;
; -1.274 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.152      ;
; -1.274 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.152      ;
; -1.264 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.127     ; 2.136      ;
; -1.232 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.130     ; 2.101      ;
; -1.181 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.108      ;
; -1.160 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.075     ; 2.084      ;
; -1.150 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.127     ; 2.022      ;
; -1.139 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.127     ; 2.011      ;
; -1.134 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.130     ; 2.003      ;
; -1.127 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.130     ; 1.996      ;
; -1.126 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.127     ; 1.998      ;
; -1.115 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.042      ;
; -1.097 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.973      ;
; -1.092 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.965      ;
; -1.092 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.965      ;
; -1.092 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.965      ;
; -1.030 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.127     ; 1.902      ;
; -1.001 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.127     ; 1.873      ;
; -0.937 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.813      ;
; -0.916 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.127     ; 1.788      ;
; -0.892 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.127     ; 1.764      ;
; -0.830 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.708      ;
; -0.827 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.705      ;
; -0.809 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.685      ;
; -0.797 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.670      ;
; -0.792 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.075     ; 1.716      ;
; -0.783 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.711      ;
; -0.783 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.711      ;
; -0.783 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.711      ;
; -0.756 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.127     ; 1.628      ;
; -0.738 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.665      ;
; -0.702 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.630      ;
; -0.678 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.554      ;
; -0.675 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.603      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -2.223 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 3.152      ;
; -2.223 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 3.152      ;
; -2.026 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.955      ;
; -2.026 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.955      ;
; -1.842 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 2.767      ;
; -1.842 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 2.767      ;
; -1.833 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.762      ;
; -1.833 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.762      ;
; -1.747 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.676      ;
; -1.711 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.640      ;
; -1.704 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.633      ;
; -1.701 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.630      ;
; -1.685 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 2.610      ;
; -1.685 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 2.610      ;
; -1.579 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 2.504      ;
; -1.579 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 2.504      ;
; -1.493 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 2.418      ;
; -1.493 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 2.418      ;
; -1.484 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 2.409      ;
; -1.484 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 2.409      ;
; -1.430 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.359      ;
; -1.429 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.358      ;
; -1.428 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.357      ;
; -1.426 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.355      ;
; -1.423 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.352      ;
; -1.388 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 2.313      ;
; -1.373 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 2.298      ;
; -1.372 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 2.297      ;
; -1.326 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 2.200      ;
; -1.326 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 2.200      ;
; -1.291 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.220      ;
; -1.255 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.184      ;
; -1.248 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.177      ;
; -1.245 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.174      ;
; -1.195 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 2.069      ;
; -1.195 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 2.069      ;
; -1.063 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.935      ;
; -1.063 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.935      ;
; -1.063 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.935      ;
; -1.063 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.937      ;
; -1.063 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.937      ;
; -1.025 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.897      ;
; -1.016 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.888      ;
; -1.009 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.936      ;
; -0.974 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.903      ;
; -0.973 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.902      ;
; -0.972 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.901      ;
; -0.970 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.899      ;
; -0.967 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.896      ;
; -0.955 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.831      ;
; -0.954 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.830      ;
; -0.945 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.817      ;
; -0.945 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.817      ;
; -0.945 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.817      ;
; -0.941 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.813      ;
; -0.932 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.857      ;
; -0.932 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.804      ;
; -0.917 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.842      ;
; -0.916 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.841      ;
; -0.913 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.789      ;
; -0.907 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.783      ;
; -0.905 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.781      ;
; -0.895 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.771      ;
; -0.893 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.765      ;
; -0.890 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.762      ;
; -0.890 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.766      ;
; -0.793 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.669      ;
; -0.788 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.664      ;
; -0.788 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.660      ;
; -0.786 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.662      ;
; -0.785 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.657      ;
; -0.779 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.655      ;
; -0.778 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.654      ;
; -0.752 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.628      ;
; -0.752 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.628      ;
; -0.748 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.624      ;
; -0.736 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.612      ;
; -0.662 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.589      ;
; -0.662 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.076     ; 1.585      ;
; -0.650 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.526      ;
; -0.642 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.518      ;
; -0.585 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.512      ;
; -0.525 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.397      ;
; -0.484 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.411      ;
; -0.459 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.386      ;
; -0.453 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.325      ;
; -0.450 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.377      ;
; -0.365 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.068     ; 1.296      ;
; -0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.076     ; 1.277      ;
; -0.244 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.171      ;
; -0.167 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.068     ; 1.098      ;
; -0.109 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.036      ;
; -0.092 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.019      ;
; -0.057 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.984      ;
; 0.037  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.890      ;
; 0.041  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.886      ;
; 0.070  ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.857      ;
; 0.175  ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.752      ;
; 0.187  ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.740      ;
; 0.244  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.683      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Pix_clk'                                                                                                                                                                         ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -2.010 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.179      ; 3.208      ;
; -1.894 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.179      ; 3.092      ;
; -1.879 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.648      ; 3.016      ;
; -1.879 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.648      ; 3.016      ;
; -1.879 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.648      ; 3.016      ;
; -1.879 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.648      ; 3.016      ;
; -1.879 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.648      ; 3.016      ;
; -1.879 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.648      ; 3.016      ;
; -1.879 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.648      ; 3.016      ;
; -1.879 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.648      ; 3.016      ;
; -1.865 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.179      ; 3.063      ;
; -1.822 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.683      ;
; -1.778 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.179      ; 2.976      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.908      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.908      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.908      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.908      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.908      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.908      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.908      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.908      ;
; -1.749 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.179      ; 2.947      ;
; -1.738 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.878      ;
; -1.738 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.878      ;
; -1.738 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.878      ;
; -1.738 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.878      ;
; -1.738 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.878      ;
; -1.738 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.878      ;
; -1.738 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.878      ;
; -1.738 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.878      ;
; -1.732 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.046     ; 2.705      ;
; -1.722 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.817      ;
; -1.722 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.817      ;
; -1.722 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.817      ;
; -1.722 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.817      ;
; -1.722 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.817      ;
; -1.722 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.817      ;
; -1.722 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.817      ;
; -1.722 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.817      ;
; -1.722 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.817      ;
; -1.722 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.817      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.826      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.826      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.826      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.826      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.826      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.826      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.826      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.651      ; 2.826      ;
; -1.681 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.375      ; 2.545      ;
; -1.674 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.768      ;
; -1.674 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.768      ;
; -1.674 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.768      ;
; -1.674 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.768      ;
; -1.674 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.768      ;
; -1.674 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.768      ;
; -1.674 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.768      ;
; -1.674 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.768      ;
; -1.674 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.768      ;
; -1.674 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.768      ;
; -1.672 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.813      ;
; -1.672 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.813      ;
; -1.672 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.813      ;
; -1.672 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.813      ;
; -1.672 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.813      ;
; -1.672 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.813      ;
; -1.672 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.813      ;
; -1.672 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.813      ;
; -1.662 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.179      ; 2.860      ;
; -1.634 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.728      ;
; -1.634 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.728      ;
; -1.634 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.728      ;
; -1.634 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.728      ;
; -1.634 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.728      ;
; -1.634 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.728      ;
; -1.634 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.728      ;
; -1.634 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.728      ;
; -1.634 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.728      ;
; -1.634 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.605      ; 2.728      ;
; -1.633 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.179      ; 2.831      ;
; -1.629 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.375      ; 2.493      ;
; -1.616 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.046     ; 2.589      ;
; -1.615 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.376      ; 2.480      ;
; -1.603 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.694      ;
; -1.603 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.694      ;
; -1.603 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.694      ;
; -1.603 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.694      ;
; -1.603 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.694      ;
; -1.603 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.694      ;
; -1.603 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.694      ;
; -1.603 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.694      ;
; -1.603 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.694      ;
; -1.603 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.694      ;
; -1.595 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.046     ; 2.568      ;
; -1.546 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.179      ; 2.744      ;
; -1.541 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.046     ; 2.514      ;
; -1.517 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.179      ; 2.715      ;
; -1.512 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.046     ; 2.485      ;
; -1.500 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.046     ; 2.473      ;
; -1.479 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.046     ; 2.452      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_50'                                                                                                                                                    ;
+--------+-----------------------------------------------------+----------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                    ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.346 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.363      ;
; -1.346 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.363      ;
; -1.346 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.363      ;
; -1.346 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.363      ;
; -1.345 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.362      ;
; -1.345 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.362      ;
; -1.322 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.340      ;
; -1.322 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.340      ;
; -1.322 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.340      ;
; -1.319 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.335      ;
; -1.318 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.334      ;
; -1.318 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.334      ;
; -1.318 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.334      ;
; -1.317 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.333      ;
; -1.277 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int      ; divisor:inst2|clk_int                ; Clk_50      ; 0.500        ; 2.692      ; 4.671      ;
; -1.223 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.244      ;
; -1.215 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.236      ;
; -1.170 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.187      ;
; -1.170 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.187      ;
; -1.170 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.187      ;
; -1.170 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.187      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.186      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.186      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[0]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[1]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[3]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[2]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[4]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[5]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[6]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[7]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[15]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[14]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[13]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[12]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[11]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[10]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[9]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.166 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[8]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.188      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[0]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[1]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[3]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[2]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[4]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[5]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[6]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[7]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[15]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[14]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[13]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[12]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[11]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[10]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[9]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.165 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[8]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.187      ;
; -1.158 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[9]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.175      ;
; -1.158 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.175      ;
; -1.158 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.175      ;
; -1.158 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.175      ;
; -1.158 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.175      ;
; -1.158 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.175      ;
; -1.146 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.163      ;
; -1.146 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.163      ;
; -1.146 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.164      ;
; -1.146 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.164      ;
; -1.146 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.164      ;
; -1.145 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[9]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.162      ;
; -1.145 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.162      ;
; -1.145 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.162      ;
; -1.145 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.162      ;
; -1.143 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.159      ;
; -1.142 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.158      ;
; -1.142 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.158      ;
; -1.142 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.158      ;
; -1.141 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.157      ;
; -1.098 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[7]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.120      ;
; -1.083 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.104      ;
; -1.080 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.101      ;
; -1.075 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.096      ;
; -1.072 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.093      ;
; -1.071 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.092      ;
; -1.071 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.092      ;
; -1.071 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.092      ;
; -1.071 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.092      ;
; -1.070 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.091      ;
; -1.070 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.091      ;
; -1.062 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.079      ;
; -1.062 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.079      ;
; -1.062 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.079      ;
; -1.062 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.079      ;
; -1.061 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.078      ;
; -1.061 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.078      ;
; -1.058 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 2.078      ;
; -1.058 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 2.078      ;
; -1.057 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 2.077      ;
; -1.056 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 2.076      ;
; -1.056 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 2.076      ;
; -1.050 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 2.070      ;
; -1.050 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 2.070      ;
; -1.049 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 2.069      ;
+--------+-----------------------------------------------------+----------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                              ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.340 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.597      ;
; 0.351 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.608      ;
; 0.351 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.608      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.388 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.645      ;
; 0.407 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.650      ;
; 0.581 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.838      ;
; 0.602 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.849      ;
; 0.609 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.852      ;
; 0.609 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.852      ;
; 0.610 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.854      ;
; 0.611 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.854      ;
; 0.613 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.856      ;
; 0.622 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.865      ;
; 0.627 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.870      ;
; 0.628 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.escritura          ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.265      ; 1.084      ;
; 0.632 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.889      ;
; 0.653 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.896      ;
; 0.749 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.265      ; 1.205      ;
; 0.766 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.009      ;
; 0.767 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.010      ;
; 0.767 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 1.024      ;
; 0.889 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.074      ; 1.134      ;
; 0.889 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.135      ;
; 0.896 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.139      ;
; 0.896 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.139      ;
; 0.897 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.140      ;
; 0.897 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.140      ;
; 0.898 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.141      ;
; 0.899 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.142      ;
; 0.899 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.142      ;
; 0.901 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.144      ;
; 0.901 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.074      ; 1.146      ;
; 0.902 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.145      ;
; 0.907 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.150      ;
; 0.908 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.151      ;
; 0.909 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.152      ;
; 0.910 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.153      ;
; 0.910 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.153      ;
; 0.924 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.268      ; 1.383      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.197      ;
; 0.978 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 1.235      ;
; 0.979 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.222      ;
; 0.988 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.074      ; 1.233      ;
; 0.989 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.232      ;
; 0.990 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.233      ;
; 0.991 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.234      ;
; 0.995 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.238      ;
; 0.996 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.239      ;
; 0.998 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.074      ; 1.243      ;
; 0.999 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.074      ; 1.244      ;
; 1.000 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.074      ; 1.245      ;
; 1.001 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.244      ;
; 1.001 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.244      ;
; 1.002 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.245      ;
; 1.006 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.249      ;
; 1.006 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.249      ;
; 1.007 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.250      ;
; 1.007 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.250      ;
; 1.008 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.251      ;
; 1.008 ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.251      ;
; 1.009 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.252      ;
; 1.009 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.252      ;
; 1.011 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.074      ; 1.256      ;
; 1.012 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.255      ;
; 1.017 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.074      ; 1.262      ;
; 1.017 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.260      ;
; 1.017 ; UART_TX:inst6|o_TX_Active                              ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.273      ; 1.481      ;
; 1.020 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.263      ;
; 1.020 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.263      ;
; 1.054 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.297      ;
; 1.055 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.298      ;
; 1.065 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.308      ;
; 1.066 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.309      ;
; 1.097 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.074      ; 1.342      ;
; 1.098 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.341      ;
; 1.098 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.074      ; 1.343      ;
; 1.100 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.343      ;
; 1.101 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.344      ;
; 1.105 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.348      ;
; 1.106 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.349      ;
; 1.108 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.074      ; 1.353      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_50'                                                                                                                                                              ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.349 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.088      ; 0.608      ;
; 0.354 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.514 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.757      ;
; 0.590 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.833      ;
; 0.593 ; CIC_SRAM_controller_UART:inst|clk_25                ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 2.819      ; 3.826      ;
; 0.603 ; Sram_CIC_3:inst1|add_count[12]                      ; sram:inst3|SRAM_ADDR[12]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.396      ; 1.200      ;
; 0.614 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.857      ;
; 0.616 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.859      ;
; 0.620 ; Sram_CIC_3:inst1|add_count[19]                      ; sram:inst3|SRAM_ADDR[19]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.396      ; 1.217      ;
; 0.620 ; Sram_CIC_3:inst1|add_count[8]                       ; sram:inst3|SRAM_ADDR[8]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.394      ; 1.215      ;
; 0.620 ; Sram_CIC_3:inst1|add_count[5]                       ; sram:inst3|SRAM_ADDR[5]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.394      ; 1.215      ;
; 0.624 ; Sram_CIC_3:inst1|add_count[18]                      ; sram:inst3|SRAM_ADDR[18]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.396      ; 1.221      ;
; 0.627 ; Sram_CIC_3:inst1|add_count[4]                       ; sram:inst3|SRAM_ADDR[4]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.394      ; 1.222      ;
; 0.629 ; Sram_CIC_3:inst1|add_count[17]                      ; sram:inst3|SRAM_ADDR[17]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.396      ; 1.226      ;
; 0.631 ; Sram_CIC_3:inst1|add_count[9]                       ; sram:inst3|SRAM_ADDR[9]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.394      ; 1.226      ;
; 0.631 ; Sram_CIC_3:inst1|add_count[6]                       ; sram:inst3|SRAM_ADDR[6]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.394      ; 1.226      ;
; 0.632 ; Sram_CIC_3:inst1|add_count[16]                      ; sram:inst3|SRAM_ADDR[16]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.396      ; 1.229      ;
; 0.634 ; Sram_CIC_3:inst1|add_count[2]                       ; sram:inst3|SRAM_ADDR[2]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.394      ; 1.229      ;
; 0.648 ; Sram_CIC_3:inst1|add_count[14]                      ; sram:inst3|SRAM_ADDR[14]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.396      ; 1.245      ;
; 0.651 ; Sram_CIC_3:inst1|add_count[10]                      ; sram:inst3|SRAM_ADDR[10]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.396      ; 1.248      ;
; 0.668 ; Sram_CIC_3:inst1|clk_int                            ; Sram_CIC_3:inst1|clk_int             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 2.792      ; 3.874      ;
; 0.672 ; Sram_CIC_3:inst1|add_count[7]                       ; sram:inst3|SRAM_ADDR[7]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.397      ; 1.270      ;
; 0.675 ; Sram_CIC_3:inst1|add_count[1]                       ; sram:inst3|SRAM_ADDR[1]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.398      ; 1.274      ;
; 0.693 ; CIC_SRAM_controller_UART:inst|count_mem[10]         ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.147      ;
; 0.709 ; Sram_CIC_3:inst1|add_count[11]                      ; sram:inst3|SRAM_ADDR[11]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.395      ; 1.305      ;
; 0.730 ; CIC_SRAM_controller_UART:inst|count_mem[6]          ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.251      ; 1.182      ;
; 0.732 ; CIC_SRAM_controller_UART:inst|count_mem[16]         ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.186      ;
; 0.737 ; CIC_SRAM_controller_UART:inst|count_mem[5]          ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.251      ; 1.189      ;
; 0.742 ; CIC_SRAM_controller_UART:inst|count_mem[17]         ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.196      ;
; 0.744 ; Sram_CIC_3:inst1|add_count[15]                      ; sram:inst3|SRAM_ADDR[15]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.396      ; 1.341      ;
; 0.745 ; CIC_SRAM_controller_UART:inst|count_mem[12]         ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.199      ;
; 0.752 ; CIC_SRAM_controller_UART:inst|count_mem[13]         ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.252      ; 1.205      ;
; 0.754 ; CIC_SRAM_controller_UART:inst|count_mem[4]          ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.251      ; 1.206      ;
; 0.760 ; CIC_SRAM_controller_UART:inst|count_mem[18]         ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.214      ;
; 0.774 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; -0.308     ; 0.637      ;
; 0.775 ; CIC_SRAM_controller_UART:inst|count_mem[8]          ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.251      ; 1.227      ;
; 0.775 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; -0.308     ; 0.638      ;
; 0.786 ; CIC_SRAM_controller_UART:inst|count_mem[2]          ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.251      ; 1.238      ;
; 0.787 ; Sram_CIC_3:inst1|add_count[13]                      ; sram:inst3|SRAM_ADDR[13]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.395      ; 1.383      ;
; 0.787 ; Sram_CIC_3:inst1|add_count[0]                       ; sram:inst3|SRAM_ADDR[0]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.396      ; 1.384      ;
; 0.789 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; -0.308     ; 0.652      ;
; 0.789 ; Sram_CIC_3:inst1|data_reg[0]                        ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.399      ; 1.389      ;
; 0.789 ; Sram_CIC_3:inst1|add_count[3]                       ; sram:inst3|SRAM_ADDR[3]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.397      ; 1.387      ;
; 0.794 ; CIC_SRAM_controller_UART:inst|count_mem[15]         ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.248      ;
; 0.825 ; Sram_CIC_3:inst1|data_reg[5]                        ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.398      ; 1.424      ;
; 0.845 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.398      ; 1.444      ;
; 0.855 ; Sram_CIC_3:inst1|data_reg[1]                        ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.398      ; 1.454      ;
; 0.855 ; Sram_CIC_3:inst1|data_reg[3]                        ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.399      ; 1.455      ;
; 0.857 ; Sram_CIC_3:inst1|data_reg[7]                        ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.399      ; 1.457      ;
; 0.857 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.398      ; 1.456      ;
; 0.864 ; Sram_CIC_3:inst1|data_reg[6]                        ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.398      ; 1.463      ;
; 0.888 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[1]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.346      ;
; 0.890 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[13]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.348      ;
; 0.891 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[6]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.349      ;
; 0.894 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[4]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.352      ;
; 0.894 ; Sram_CIC_3:inst1|data_reg[2]                        ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.398      ; 1.493      ;
; 0.895 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[5]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.353      ;
; 0.920 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.398      ; 1.519      ;
; 0.928 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.398      ; 1.527      ;
; 0.938 ; CIC_SRAM_controller_UART:inst|count_mem[7]          ; sram:inst3|SRAM_ADDR[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.393      ;
; 0.945 ; Sram_CIC_3:inst1|data_reg[4]                        ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.398      ; 1.544      ;
; 0.951 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[1]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.409      ;
; 0.953 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[13]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.411      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[6]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.412      ;
; 0.956 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[4]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.414      ;
; 0.958 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[5]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.416      ;
; 0.966 ; CIC_SRAM_controller_UART:inst|count_mem[9]          ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.251      ; 1.418      ;
; 0.971 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.429      ;
; 0.995 ; CIC_SRAM_controller_UART:inst|count_mem[0]          ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.450      ;
; 0.998 ; CIC_SRAM_controller_UART:inst|count_mem[14]         ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.452      ;
; 1.014 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.397      ; 1.612      ;
; 1.015 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[1]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.473      ;
; 1.017 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[13]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.475      ;
; 1.018 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[6]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.476      ;
; 1.020 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[4]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.478      ;
; 1.021 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.397      ; 1.619      ;
; 1.022 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[5]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.480      ;
; 1.033 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[3]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.490      ;
; 1.034 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[11]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.491      ;
; 1.035 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[10]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.492      ;
; 1.035 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[14]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.492      ;
; 1.036 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[12]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.493      ;
; 1.037 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[7]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.494      ;
; 1.039 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[15]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.496      ;
; 1.040 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[9]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.497      ;
; 1.041 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[2]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.498      ;
; 1.041 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[8]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.498      ;
; 1.042 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[0]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.499      ;
; 1.060 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.249      ; 1.510      ;
; 1.061 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.249      ; 1.511      ;
; 1.061 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.249      ; 1.511      ;
; 1.061 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.249      ; 1.511      ;
; 1.061 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.249      ; 1.511      ;
; 1.061 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.249      ; 1.511      ;
; 1.085 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.539      ;
; 1.086 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.540      ;
; 1.086 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.540      ;
; 1.086 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.540      ;
; 1.086 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.540      ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'                                                                                                                  ;
+-------+--------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.353 ; Sram_CIC_3:inst1|add_count[0]  ; Sram_CIC_3:inst1|add_count[0]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sram_CIC_3:inst1|state.fin     ; Sram_CIC_3:inst1|state.fin     ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sram_CIC_3:inst1|state.idle    ; Sram_CIC_3:inst1|state.idle    ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.599 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.849      ;
; 0.620 ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.863      ;
; 0.766 ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.009      ;
; 0.885 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.130      ;
; 0.886 ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.136      ;
; 0.894 ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.137      ;
; 0.896 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.141      ;
; 0.899 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.142      ;
; 0.899 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.142      ;
; 0.899 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.143      ;
; 0.903 ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.147      ;
; 0.905 ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.148      ;
; 0.932 ; Sram_CIC_3:inst1|add_count[0]  ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.174      ;
; 0.985 ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.228      ;
; 0.986 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.231      ;
; 0.987 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.232      ;
; 0.995 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.240      ;
; 0.996 ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.239      ;
; 0.996 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.241      ;
; 0.997 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.242      ;
; 0.998 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.241      ;
; 0.998 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.241      ;
; 0.998 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.241      ;
; 0.999 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.243      ;
; 1.002 ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.245      ;
; 1.003 ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.246      ;
; 1.006 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.251      ;
; 1.007 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.252      ;
; 1.009 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.252      ;
; 1.009 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.252      ;
; 1.010 ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.253      ;
; 1.013 ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.256      ;
; 1.014 ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.257      ;
; 1.014 ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.257      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.341      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.341      ;
; 1.097 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.340      ;
; 1.098 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.341      ;
; 1.099 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.342      ;
; 1.099 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.342      ;
; 1.099 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.342      ;
; 1.105 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.350      ;
; 1.106 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.351      ;
; 1.106 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.351      ;
; 1.107 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.352      ;
; 1.107 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.352      ;
; 1.108 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.351      ;
; 1.108 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.351      ;
; 1.109 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.352      ;
; 1.110 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.353      ;
; 1.110 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.353      ;
; 1.110 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.353      ;
+-------+--------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.608      ;
; 0.396 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.639      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.645      ;
; 0.405 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.647      ;
; 0.414 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.657      ;
; 0.468 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 0.784      ;
; 0.473 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 0.789      ;
; 0.482 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 0.798      ;
; 0.528 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.770      ;
; 0.563 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.805      ;
; 0.563 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.805      ;
; 0.565 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.807      ;
; 0.570 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.813      ;
; 0.579 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 0.895      ;
; 0.584 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.826      ;
; 0.594 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 0.910      ;
; 0.638 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 0.956      ;
; 0.640 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.882      ;
; 0.643 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.885      ;
; 0.645 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 0.961      ;
; 0.649 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.891      ;
; 0.649 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.891      ;
; 0.664 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.906      ;
; 0.673 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 0.989      ;
; 0.674 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 0.990      ;
; 0.698 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.940      ;
; 0.714 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.956      ;
; 0.714 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.956      ;
; 0.734 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.976      ;
; 0.769 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.075      ; 1.015      ;
; 0.887 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.205      ;
; 0.913 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 1.233      ;
; 0.917 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.235      ;
; 0.923 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.241      ;
; 0.953 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 1.273      ;
; 0.978 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 1.298      ;
; 0.978 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 1.298      ;
; 0.987 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.075      ; 1.233      ;
; 1.002 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.245      ;
; 1.036 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 1.356      ;
; 1.075 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.318      ;
; 1.088 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.330      ;
; 1.091 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.407      ;
; 1.094 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.410      ;
; 1.119 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.435      ;
; 1.122 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.438      ;
; 1.124 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.438      ;
; 1.154 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 1.474      ;
; 1.156 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.398      ;
; 1.158 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.476      ;
; 1.196 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.438      ;
; 1.207 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.521      ;
; 1.222 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.464      ;
; 1.223 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 1.543      ;
; 1.234 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.548      ;
; 1.255 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 1.575      ;
; 1.272 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.590      ;
; 1.272 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.586      ;
; 1.280 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.594      ;
; 1.304 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.546      ;
; 1.304 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.546      ;
; 1.304 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.546      ;
; 1.311 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 1.631      ;
; 1.315 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.633      ;
; 1.331 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.574      ;
; 1.334 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 1.654      ;
; 1.338 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.652      ;
; 1.382 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.700      ;
; 1.384 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.698      ;
; 1.391 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.068      ; 1.630      ;
; 1.439 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.757      ;
; 1.450 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.764      ;
; 1.455 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.773      ;
; 1.458 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 1.778      ;
; 1.516 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.826      ;
; 1.527 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.837      ;
; 1.535 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.849      ;
; 1.547 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.861      ;
; 1.585 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 1.905      ;
; 1.601 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.915      ;
; 1.610 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.924      ;
; 1.610 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.924      ;
; 1.610 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.924      ;
; 1.613 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.927      ;
; 1.622 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.865      ;
; 1.639 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.949      ;
; 1.674 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.068      ; 1.913      ;
; 1.732 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.975      ;
; 1.741 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.119      ; 2.051      ;
; 1.744 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 2.058      ;
; 1.755 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 2.069      ;
; 1.818 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 2.138      ;
; 1.818 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 2.138      ;
; 1.818 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 2.138      ;
; 1.818 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.129      ; 2.138      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.608      ;
; 0.415 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.658      ;
; 0.436 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.679      ;
; 0.534 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.777      ;
; 0.550 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.793      ;
; 0.566 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.809      ;
; 0.587 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.830      ;
; 0.612 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.855      ;
; 0.643 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.886      ;
; 0.775 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.076      ; 1.022      ;
; 0.807 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.050      ;
; 0.828 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.073      ;
; 0.834 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.079      ;
; 0.937 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.251      ;
; 0.958 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.076      ; 1.205      ;
; 0.972 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.215      ;
; 0.975 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.289      ;
; 0.976 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.068      ; 1.215      ;
; 0.997 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.315      ;
; 1.019 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.337      ;
; 1.025 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.268      ;
; 1.035 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.278      ;
; 1.119 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.437      ;
; 1.120 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.434      ;
; 1.123 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.437      ;
; 1.124 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.442      ;
; 1.130 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.448      ;
; 1.132 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.450      ;
; 1.138 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.456      ;
; 1.146 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.464      ;
; 1.147 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.465      ;
; 1.175 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.068      ; 1.414      ;
; 1.177 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.420      ;
; 1.177 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.420      ;
; 1.207 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.525      ;
; 1.216 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.534      ;
; 1.252 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.566      ;
; 1.273 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.587      ;
; 1.292 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.610      ;
; 1.293 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.611      ;
; 1.293 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.611      ;
; 1.296 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.614      ;
; 1.300 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.614      ;
; 1.303 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.617      ;
; 1.304 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.622      ;
; 1.306 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.624      ;
; 1.311 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.629      ;
; 1.410 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.651      ;
; 1.426 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.667      ;
; 1.427 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.668      ;
; 1.447 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.761      ;
; 1.447 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.761      ;
; 1.447 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.761      ;
; 1.466 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.711      ;
; 1.467 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.712      ;
; 1.471 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.785      ;
; 1.475 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.718      ;
; 1.485 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.799      ;
; 1.490 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.735      ;
; 1.494 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.735      ;
; 1.494 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.739      ;
; 1.495 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.736      ;
; 1.496 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.741      ;
; 1.496 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.737      ;
; 1.497 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.738      ;
; 1.571 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.812      ;
; 1.572 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.813      ;
; 1.573 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.125      ; 1.889      ;
; 1.573 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.125      ; 1.889      ;
; 1.633 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.947      ;
; 1.633 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.947      ;
; 1.633 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.947      ;
; 1.645 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.890      ;
; 1.672 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.917      ;
; 1.675 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.920      ;
; 1.683 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.928      ;
; 1.684 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.925      ;
; 1.685 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.926      ;
; 1.729 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.974      ;
; 1.747 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.125      ; 2.063      ;
; 1.747 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.125      ; 2.063      ;
; 1.769 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 2.014      ;
; 1.802 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.125      ; 2.118      ;
; 1.802 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.125      ; 2.118      ;
; 1.805 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 2.046      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.354 ; UART_TX:inst6|o_TX_Serial                                            ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|o_TX_Active                                            ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.608      ;
; 0.536 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.780      ;
; 0.580 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.824      ;
; 0.586 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.830      ;
; 0.588 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.831      ;
; 0.590 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.834      ;
; 0.599 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.842      ;
; 0.601 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.843      ;
; 0.605 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.849      ;
; 0.608 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.851      ;
; 0.648 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.891      ;
; 0.762 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.005      ;
; 0.776 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.019      ;
; 0.785 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.027      ;
; 0.808 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.051      ;
; 0.822 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.102      ; 1.095      ;
; 0.826 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.074      ; 1.071      ;
; 0.831 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.074      ;
; 0.831 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.074      ;
; 0.842 ; sram:inst3|DATA_OUT[2]                                               ; UART_TX:inst6|r_TX_Data[2]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.187     ; 0.856      ;
; 0.843 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.085      ;
; 0.844 ; sram:inst3|DATA_OUT[5]                                               ; UART_TX:inst6|r_TX_Data[5]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.187     ; 0.858      ;
; 0.868 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.112      ;
; 0.873 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.116      ;
; 0.874 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.117      ;
; 0.876 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.119      ;
; 0.878 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.121      ;
; 0.880 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.124      ;
; 0.884 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.127      ;
; 0.887 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.130      ;
; 0.887 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.130      ;
; 0.898 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.141      ;
; 0.912 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.156      ;
; 0.912 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.156      ;
; 0.922 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.165      ;
; 0.923 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.166      ;
; 0.923 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.166      ;
; 0.924 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.167      ;
; 0.924 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.167      ;
; 0.936 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 2.540      ; 3.880      ;
; 0.973 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.216      ;
; 0.974 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.218      ;
; 0.977 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.220      ;
; 0.983 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.226      ;
; 0.984 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.227      ;
; 0.986 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.229      ;
; 0.988 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 2.540      ; 3.933      ;
; 0.993 ; sram:inst3|DATA_OUT[7]                                               ; UART_TX:inst6|r_TX_Data[7]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.187     ; 1.007      ;
; 0.994 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.237      ;
; 0.997 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.240      ;
; 0.998 ; sram:inst3|DATA_OUT[0]                                               ; UART_TX:inst6|r_TX_Data[0]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.187     ; 1.012      ;
; 1.002 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.245      ;
; 1.003 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.247      ;
; 1.003 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.247      ;
; 1.007 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.251      ;
; 1.011 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.255      ;
; 1.026 ; sram:inst3|DATA_OUT[6]                                               ; UART_TX:inst6|r_TX_Data[6]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.187     ; 1.040      ;
; 1.027 ; sram:inst3|DATA_OUT[4]                                               ; UART_TX:inst6|r_TX_Data[4]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.187     ; 1.041      ;
; 1.028 ; sram:inst3|DATA_OUT[3]                                               ; UART_TX:inst6|r_TX_Data[3]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.187     ; 1.042      ;
; 1.028 ; sram:inst3|DATA_OUT[1]                                               ; UART_TX:inst6|r_TX_Data[1]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.187     ; 1.042      ;
; 1.045 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.288      ;
; 1.061 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.074      ; 1.306      ;
; 1.061 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.304      ;
; 1.063 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.305      ;
; 1.069 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.312      ;
; 1.070 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.074      ; 1.315      ;
; 1.081 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.324      ;
; 1.083 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.326      ;
; 1.087 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.331      ;
; 1.090 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.333      ;
; 1.093 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.070      ; 1.334      ;
; 1.093 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.336      ;
; 1.094 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.070      ; 1.335      ;
; 1.094 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.337      ;
; 1.094 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.337      ;
; 1.101 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.345      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Pix_clk'                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.643      ;
; 0.632 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.842      ;
; 0.636 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.846      ;
; 0.637 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.847      ;
; 0.638 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.848      ;
; 0.639 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.849      ;
; 0.639 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.849      ;
; 0.642 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.852      ;
; 0.642 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.852      ;
; 0.644 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.854      ;
; 0.652 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.862      ;
; 0.653 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.863      ;
; 0.654 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.864      ;
; 0.795 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.005      ;
; 0.800 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.010      ;
; 0.814 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.024      ;
; 0.822 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.032      ;
; 0.823 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.134      ;
; 0.839 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.049      ;
; 0.840 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.151      ;
; 0.912 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.128      ;
; 0.917 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.133      ;
; 0.917 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.134      ;
; 0.917 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.134      ;
; 0.918 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.135      ;
; 0.920 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.136      ;
; 0.920 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.137      ;
; 0.922 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.233      ;
; 0.923 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.139      ;
; 0.924 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.140      ;
; 0.926 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.142      ;
; 0.928 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.145      ;
; 0.931 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.147      ;
; 0.931 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.148      ;
; 0.932 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.243      ;
; 0.933 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.244      ;
; 0.934 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.151      ;
; 0.935 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.151      ;
; 0.937 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.153      ;
; 0.939 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.250      ;
; 0.945 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.162      ;
; 0.950 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.261      ;
; 0.962 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.336      ; 1.469      ;
; 1.011 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.227      ;
; 1.016 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.232      ;
; 1.016 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.233      ;
; 1.017 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.234      ;
; 1.022 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.238      ;
; 1.022 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.238      ;
; 1.027 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.244      ;
; 1.028 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.245      ;
; 1.030 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.246      ;
; 1.030 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.247      ;
; 1.031 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.342      ;
; 1.032 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.343      ;
; 1.033 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.249      ;
; 1.034 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.250      ;
; 1.036 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.252      ;
; 1.037 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.348      ;
; 1.038 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.255      ;
; 1.041 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.257      ;
; 1.041 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.258      ;
; 1.042 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.353      ;
; 1.043 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.354      ;
; 1.044 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.261      ;
; 1.045 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.261      ;
; 1.047 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.263      ;
; 1.049 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.360      ;
; 1.056 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.367      ;
; 1.060 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.371      ;
; 1.075 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.291      ;
; 1.076 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.293      ;
; 1.079 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.296      ;
; 1.080 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.296      ;
; 1.087 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.304      ;
; 1.093 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.309      ;
; 1.106 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.323      ;
; 1.107 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.323      ;
; 1.108 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.419      ;
; 1.118 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.335      ;
; 1.121 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.337      ;
; 1.127 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.344      ;
; 1.132 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.348      ;
; 1.136 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.447      ;
; 1.137 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.354      ;
; 1.138 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.355      ;
; 1.140 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.356      ;
; 1.140 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.357      ;
; 1.141 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.452      ;
; 1.142 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.453      ;
; 1.143 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.359      ;
; 1.144 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.360      ;
; 1.146 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.362      ;
; 1.147 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.458      ;
; 1.148 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.365      ;
; 1.152 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.463      ;
; 1.153 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.140      ; 1.464      ;
; 1.155 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.371      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; -1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.264     ; 2.264      ;
; -1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.264     ; 2.264      ;
; -1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.264     ; 2.264      ;
; -1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.264     ; 2.264      ;
; -1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.264     ; 2.264      ;
; -1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.264     ; 2.264      ;
; -1.529 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.264     ; 2.264      ;
; -1.507 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.264     ; 2.242      ;
; -1.507 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.264     ; 2.242      ;
; -1.507 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.264     ; 2.242      ;
; -1.361 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.263     ; 2.097      ;
; -1.348 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.263     ; 2.084      ;
; -1.348 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.263     ; 2.084      ;
; -1.348 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.263     ; 2.084      ;
; -1.348 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.263     ; 2.084      ;
; -1.348 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.263     ; 2.084      ;
; -1.348 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.263     ; 2.084      ;
; -1.348 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.263     ; 2.084      ;
; -1.348 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.263     ; 2.084      ;
; -1.348 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.263     ; 2.084      ;
; -1.348 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.263     ; 2.084      ;
; -1.286 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.263     ; 2.022      ;
; -1.256 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.265     ; 1.990      ;
; -1.256 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.265     ; 1.990      ;
; -1.256 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.265     ; 1.990      ;
; -1.256 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.265     ; 1.990      ;
; -1.256 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.265     ; 1.990      ;
; -1.256 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.265     ; 1.990      ;
; -1.256 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.265     ; 1.990      ;
; -1.256 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.265     ; 1.990      ;
; -1.256 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.265     ; 1.990      ;
; -0.981 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.266     ; 1.714      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Pix_clk'                                                                                                                                                                      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.453 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.376      ; 2.318      ;
; -1.002 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.097      ;
; -1.002 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.097      ;
; -1.002 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.097      ;
; -1.002 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.097      ;
; -1.002 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.097      ;
; -1.002 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.097      ;
; -1.002 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.097      ;
; -1.002 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.097      ;
; -1.002 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.097      ;
; -1.002 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.606      ; 2.097      ;
; -0.937 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.078      ;
; -0.937 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.078      ;
; -0.937 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.078      ;
; -0.937 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.078      ;
; -0.937 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.078      ;
; -0.937 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.078      ;
; -0.937 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.078      ;
; -0.937 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.078      ;
; -0.937 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.078      ;
; -0.937 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.652      ; 2.078      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.759      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.759      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.759      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.759      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.759      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.759      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.759      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.759      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.127     ; 1.759      ;
; -0.838 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.714      ;
; -0.838 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.714      ;
; -0.838 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.714      ;
; -0.838 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.714      ;
; -0.838 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.714      ;
; -0.838 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.714      ;
; -0.838 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.714      ;
; -0.838 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.714      ;
; -0.838 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.123     ; 1.714      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.577 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.453      ;
; -0.577 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.453      ;
; -0.577 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.453      ;
; -0.577 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.453      ;
; -0.577 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.453      ;
; -0.568 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.441      ;
; -0.568 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.441      ;
; -0.568 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.441      ;
; -0.568 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.441      ;
; -0.568 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.441      ;
; -0.568 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.441      ;
; -0.568 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.441      ;
; -0.568 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.441      ;
; -0.568 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.441      ;
; -0.568 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.441      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk_50'                                                                                                                                            ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.504 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.525      ;
; -0.504 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.525      ;
; -0.504 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.525      ;
; -0.504 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.525      ;
; -0.504 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.525      ;
; -0.504 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.525      ;
; -0.504 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.525      ;
; -0.283 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.304      ;
; -0.283 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.304      ;
; -0.283 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.304      ;
; -0.283 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.304      ;
; -0.283 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.304      ;
; -0.283 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.304      ;
; -0.283 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.304      ;
; -0.283 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.304      ;
; -0.283 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.304      ;
; -0.283 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.304      ;
; -0.283 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.304      ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk_50'                                                                                                                                            ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.732 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.189      ;
; 0.732 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.189      ;
; 0.732 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.189      ;
; 0.732 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.189      ;
; 0.732 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.189      ;
; 0.732 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.189      ;
; 0.732 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.189      ;
; 0.732 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.189      ;
; 0.732 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.189      ;
; 0.732 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.189      ;
; 0.732 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.189      ;
; 0.967 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.425      ;
; 0.967 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.425      ;
; 0.967 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.425      ;
; 0.967 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.425      ;
; 0.967 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.425      ;
; 0.967 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.425      ;
; 0.967 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.425      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.028 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.342      ;
; 1.028 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.342      ;
; 1.028 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.342      ;
; 1.028 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.342      ;
; 1.028 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.342      ;
; 1.028 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.342      ;
; 1.028 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.342      ;
; 1.028 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.342      ;
; 1.028 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.342      ;
; 1.028 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.123      ; 1.342      ;
; 1.038 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.356      ;
; 1.038 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.356      ;
; 1.038 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.356      ;
; 1.038 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.356      ;
; 1.038 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.356      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.318 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.636      ;
; 1.318 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.636      ;
; 1.318 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.636      ;
; 1.318 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.636      ;
; 1.318 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.636      ;
; 1.318 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.636      ;
; 1.318 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.636      ;
; 1.318 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.636      ;
; 1.318 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.127      ; 1.636      ;
; 1.351 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.665      ;
; 1.351 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.665      ;
; 1.351 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.665      ;
; 1.351 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.665      ;
; 1.351 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.665      ;
; 1.351 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.665      ;
; 1.351 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.665      ;
; 1.351 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.665      ;
; 1.351 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.123      ; 1.665      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Pix_clk'                                                                                                                                                                      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 1.356 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.908      ; 1.965      ;
; 1.356 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.908      ; 1.965      ;
; 1.356 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.908      ; 1.965      ;
; 1.356 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.908      ; 1.965      ;
; 1.356 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.908      ; 1.965      ;
; 1.356 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.908      ; 1.965      ;
; 1.356 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.908      ; 1.965      ;
; 1.356 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.908      ; 1.965      ;
; 1.356 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.908      ; 1.965      ;
; 1.356 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.908      ; 1.965      ;
; 1.428 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.989      ;
; 1.428 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.989      ;
; 1.428 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.989      ;
; 1.428 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.989      ;
; 1.428 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.989      ;
; 1.428 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.989      ;
; 1.428 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.989      ;
; 1.428 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.989      ;
; 1.428 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.989      ;
; 1.428 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.989      ;
; 1.894 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.621      ; 2.216      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; 1.461 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.024     ; 1.628      ;
; 1.739 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.023     ; 1.907      ;
; 1.739 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.023     ; 1.907      ;
; 1.739 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.023     ; 1.907      ;
; 1.739 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.023     ; 1.907      ;
; 1.739 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.023     ; 1.907      ;
; 1.739 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.023     ; 1.907      ;
; 1.739 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.023     ; 1.907      ;
; 1.739 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.023     ; 1.907      ;
; 1.739 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.023     ; 1.907      ;
; 1.756 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.021     ; 1.926      ;
; 1.806 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.021     ; 1.976      ;
; 1.806 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.021     ; 1.976      ;
; 1.806 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.021     ; 1.976      ;
; 1.806 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.021     ; 1.976      ;
; 1.806 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.021     ; 1.976      ;
; 1.806 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.021     ; 1.976      ;
; 1.806 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.021     ; 1.976      ;
; 1.806 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.021     ; 1.976      ;
; 1.806 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.021     ; 1.976      ;
; 1.806 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.021     ; 1.976      ;
; 1.818 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.020     ; 1.989      ;
; 1.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.021     ; 2.129      ;
; 1.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.021     ; 2.129      ;
; 1.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.021     ; 2.129      ;
; 1.983 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.022     ; 2.152      ;
; 1.983 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.022     ; 2.152      ;
; 1.983 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.022     ; 2.152      ;
; 1.983 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.022     ; 2.152      ;
; 1.983 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.022     ; 2.152      ;
; 1.983 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.022     ; 2.152      ;
; 1.983 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.022     ; 2.152      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -3.003 ; -149.081      ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.246 ; -27.426       ;
; divisor:inst2|clk_int                                          ; -1.005 ; -9.863        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.729 ; -5.091        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.660 ; -6.367        ;
; Pix_clk                                                        ; -0.597 ; -10.896       ;
; Clk_50                                                         ; -0.550 ; -9.485        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; 0.174 ; 0.000         ;
; Clk_50                                                         ; 0.180 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.180 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.182 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.182 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.182 ; 0.000         ;
; Pix_clk                                                        ; 0.217 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -0.403 ; -9.974        ;
; Pix_clk                                                        ; -0.269 ; -0.269        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.044 ; -0.531        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.114  ; 0.000         ;
; Clk_50                                                         ; 0.169  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 0.339 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.513 ; 0.000         ;
; Pix_clk                                                        ; 0.516 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.665 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.729 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -77.342       ;
; Pix_clk                                                        ; -3.000 ; -41.291       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.000 ; -53.000       ;
; divisor:inst2|clk_int                                          ; -1.000 ; -37.000       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.000 ; -33.000       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.000 ; -24.000       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.000 ; -20.000       ;
+----------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'                                                                                                                          ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                          ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; -3.003 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.551      ;
; -2.995 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.543      ;
; -2.953 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.480      ;
; -2.952 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.479      ;
; -2.914 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[0]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.462      ;
; -2.914 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[1]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.462      ;
; -2.914 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[3]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.462      ;
; -2.914 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[4]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.462      ;
; -2.914 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[5]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.462      ;
; -2.914 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[6]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.462      ;
; -2.914 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|data_reg[7]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.462      ;
; -2.913 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.461      ;
; -2.906 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[0]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.454      ;
; -2.906 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[1]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.454      ;
; -2.906 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[3]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.454      ;
; -2.906 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[4]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.454      ;
; -2.906 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[5]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.454      ;
; -2.906 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[6]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.454      ;
; -2.906 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|data_reg[7]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.454      ;
; -2.905 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.453      ;
; -2.896 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.444      ;
; -2.889 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.434      ;
; -2.889 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.434      ;
; -2.889 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.434      ;
; -2.889 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.434      ;
; -2.889 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.434      ;
; -2.889 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.434      ;
; -2.889 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.434      ;
; -2.889 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.434      ;
; -2.881 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.426      ;
; -2.881 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.426      ;
; -2.881 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.426      ;
; -2.881 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.426      ;
; -2.881 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.426      ;
; -2.881 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.426      ;
; -2.881 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.426      ;
; -2.881 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.426      ;
; -2.873 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.421      ;
; -2.868 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.395      ;
; -2.864 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|data_reg[0]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.391      ;
; -2.864 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|data_reg[1]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.391      ;
; -2.864 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|data_reg[3]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.391      ;
; -2.864 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|data_reg[4]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.391      ;
; -2.864 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|data_reg[5]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.391      ;
; -2.864 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|data_reg[6]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.391      ;
; -2.864 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|data_reg[7]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.391      ;
; -2.863 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|data_reg[0]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.390      ;
; -2.863 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|data_reg[1]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.390      ;
; -2.863 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|data_reg[3]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.390      ;
; -2.863 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|data_reg[4]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.390      ;
; -2.863 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|data_reg[5]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.390      ;
; -2.863 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|data_reg[6]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.390      ;
; -2.863 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|data_reg[7]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.390      ;
; -2.863 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.390      ;
; -2.862 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.389      ;
; -2.852 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.379      ;
; -2.851 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.378      ;
; -2.844 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.371      ;
; -2.844 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.392      ;
; -2.840 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.929     ; 2.388      ;
; -2.839 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.363      ;
; -2.839 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.363      ;
; -2.839 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.363      ;
; -2.839 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.363      ;
; -2.839 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.363      ;
; -2.839 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.363      ;
; -2.839 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.363      ;
; -2.839 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.363      ;
; -2.838 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.362      ;
; -2.838 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.362      ;
; -2.838 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.362      ;
; -2.838 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.362      ;
; -2.838 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.362      ;
; -2.838 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.362      ;
; -2.838 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.362      ;
; -2.838 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.953     ; 2.362      ;
; -2.830 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.950     ; 2.357      ;
; -2.826 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.371      ;
; -2.826 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.371      ;
; -2.826 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.371      ;
; -2.826 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.371      ;
; -2.826 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.371      ;
; -2.826 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.371      ;
; -2.826 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.371      ;
; -2.826 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[9]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.371      ;
; -2.826 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[8]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.371      ;
; -2.826 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[10]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.371      ;
; -2.826 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[11]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.371      ;
; -2.822 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.775     ; 2.524      ;
; -2.818 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.363      ;
; -2.818 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.363      ;
; -2.818 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.363      ;
; -2.818 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.363      ;
; -2.818 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.363      ;
; -2.818 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.363      ;
; -2.818 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.363      ;
; -2.818 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[9]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.363      ;
; -2.818 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[8]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.363      ;
; -2.818 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[10]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.363      ;
; -2.818 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[11]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.932     ; 2.363      ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                       ;
+--------+---------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                    ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.246 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.188      ;
; -1.246 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.188      ;
; -1.246 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.188      ;
; -1.246 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.188      ;
; -1.246 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.188      ;
; -1.246 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.188      ;
; -1.246 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.188      ;
; -1.246 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.188      ;
; -1.246 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.188      ;
; -1.246 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.188      ;
; -1.245 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.187      ;
; -1.245 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.187      ;
; -1.245 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.187      ;
; -1.245 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.187      ;
; -1.245 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.187      ;
; -1.245 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.187      ;
; -1.245 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.187      ;
; -1.245 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.187      ;
; -1.245 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.187      ;
; -1.245 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.187      ;
; -1.210 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.152      ;
; -1.210 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.152      ;
; -1.210 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.152      ;
; -1.210 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.152      ;
; -1.210 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.152      ;
; -1.210 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.152      ;
; -1.210 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.152      ;
; -1.210 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.152      ;
; -1.210 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.152      ;
; -1.210 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.152      ;
; -1.182 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.124      ;
; -1.182 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.124      ;
; -1.182 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.124      ;
; -1.182 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.124      ;
; -1.182 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.124      ;
; -1.182 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.124      ;
; -1.182 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.124      ;
; -1.182 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.124      ;
; -1.182 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.124      ;
; -1.182 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.124      ;
; -1.156 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.098      ;
; -1.156 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.098      ;
; -1.156 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.098      ;
; -1.156 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.098      ;
; -1.156 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.098      ;
; -1.156 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.098      ;
; -1.156 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.098      ;
; -1.156 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.098      ;
; -1.156 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.098      ;
; -1.156 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.098      ;
; -1.146 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.088      ;
; -1.146 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.088      ;
; -1.146 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.088      ;
; -1.146 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.088      ;
; -1.146 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.088      ;
; -1.146 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.088      ;
; -1.146 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.088      ;
; -1.146 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.088      ;
; -1.146 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.088      ;
; -1.146 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.088      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.089      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.089      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.089      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.089      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.089      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.089      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.089      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.089      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.089      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.089      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.082      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.082      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.082      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.082      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.082      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.082      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.082      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.082      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.082      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.082      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.085      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.085      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.085      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.085      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.085      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.085      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.085      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.085      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.085      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.085      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.084      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.084      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.084      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[3] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.084      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[4] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.084      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[5] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.084      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[6] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.084      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[7] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.084      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[8] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.084      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[9] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.084      ;
+--------+---------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.005 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.950      ;
; -0.991 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.936      ;
; -0.950 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.895      ;
; -0.945 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.890      ;
; -0.916 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.861      ;
; -0.898 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.843      ;
; -0.867 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.812      ;
; -0.839 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.784      ;
; -0.631 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.576      ;
; -0.525 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.470      ;
; -0.402 ; UART_TX:inst6|r_TX_Data[7]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.346      ;
; -0.400 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 1.430      ; 2.422      ;
; -0.388 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 1.430      ; 2.410      ;
; -0.377 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.323      ;
; -0.376 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.322      ;
; -0.372 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.316      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[0]                                         ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 1.000        ; -0.138     ; 1.178      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[1]                                         ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 1.000        ; -0.138     ; 1.178      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[3]                                         ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 1.000        ; -0.138     ; 1.178      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[2]                                         ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 1.000        ; -0.138     ; 1.178      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[4]                                         ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 1.000        ; -0.138     ; 1.178      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[5]                                         ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 1.000        ; -0.138     ; 1.178      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[6]                                         ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 1.000        ; -0.138     ; 1.178      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_TX_Data[7]                                         ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 1.000        ; -0.138     ; 1.178      ;
; -0.326 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.272      ;
; -0.325 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.271      ;
; -0.313 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.258      ;
; -0.310 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.255      ;
; -0.309 ; UART_TX:inst6|r_TX_Data[5]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.253      ;
; -0.308 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.253      ;
; -0.295 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.241      ;
; -0.294 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.239      ;
; -0.294 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.239      ;
; -0.294 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.238      ;
; -0.294 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.238      ;
; -0.294 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.238      ;
; -0.294 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.238      ;
; -0.294 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.238      ;
; -0.294 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.238      ;
; -0.294 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.238      ;
; -0.291 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.237      ;
; -0.287 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.232      ;
; -0.284 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.228      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.266 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.211      ;
; -0.260 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.206      ;
; -0.243 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.187      ;
; -0.243 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.187      ;
; -0.243 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.187      ;
; -0.243 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.187      ;
; -0.243 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.187      ;
; -0.243 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.187      ;
; -0.243 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.187      ;
; -0.236 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 1.000        ; -0.140     ; 1.083      ;
; -0.233 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.177      ;
; -0.232 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.177      ;
; -0.218 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.164      ;
; -0.215 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.051     ; 1.151      ;
; -0.214 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.160      ;
; -0.213 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.159      ;
; -0.213 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.159      ;
; -0.213 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.157      ;
; -0.213 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.157      ;
; -0.213 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.157      ;
; -0.213 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.157      ;
; -0.213 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.157      ;
; -0.213 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.157      ;
; -0.213 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.157      ;
; -0.203 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.147      ;
; -0.202 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.148      ;
; -0.200 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.146      ;
; -0.189 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.133      ;
; -0.171 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.115      ;
; -0.171 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.115      ;
; -0.171 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.115      ;
; -0.171 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.115      ;
; -0.171 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.115      ;
; -0.171 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.115      ;
; -0.171 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.115      ;
; -0.170 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.115      ;
; -0.165 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.109      ;
; -0.164 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.051     ; 1.100      ;
; -0.162 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.108      ;
; -0.161 ; UART_TX:inst6|r_TX_Data[4]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.105      ;
; -0.159 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.104      ;
; -0.157 ; UART_TX:inst6|r_TX_Done                                              ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.057     ; 1.087      ;
; -0.149 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.095      ;
; -0.146 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.091      ;
; -0.144 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.089      ;
; -0.144 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.088      ;
; -0.142 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.087      ;
; -0.142 ; UART_TX:inst6|r_TX_Data[1]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.086      ;
; -0.136 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.080      ;
; -0.136 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.080      ;
; -0.136 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.080      ;
; -0.136 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.080      ;
; -0.136 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.080      ;
; -0.136 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.080      ;
; -0.136 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.080      ;
; -0.134 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.051     ; 1.070      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.729 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.646      ;
; -0.600 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.517      ;
; -0.595 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.510      ;
; -0.595 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.510      ;
; -0.595 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.510      ;
; -0.595 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.510      ;
; -0.595 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.510      ;
; -0.586 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.503      ;
; -0.573 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.488      ;
; -0.573 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.488      ;
; -0.573 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.488      ;
; -0.573 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.488      ;
; -0.573 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.488      ;
; -0.524 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.443      ;
; -0.524 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.443      ;
; -0.524 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.443      ;
; -0.524 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.443      ;
; -0.524 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.443      ;
; -0.511 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.424      ;
; -0.494 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.409      ;
; -0.494 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.409      ;
; -0.494 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.409      ;
; -0.494 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.409      ;
; -0.494 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.409      ;
; -0.491 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.408      ;
; -0.443 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.358      ;
; -0.443 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.358      ;
; -0.443 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.358      ;
; -0.443 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.358      ;
; -0.443 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.358      ;
; -0.419 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.332      ;
; -0.413 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.328      ;
; -0.413 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.328      ;
; -0.413 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.328      ;
; -0.413 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.328      ;
; -0.413 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.328      ;
; -0.367 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.280      ;
; -0.360 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.279      ;
; -0.360 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.279      ;
; -0.360 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.279      ;
; -0.360 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.279      ;
; -0.360 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.279      ;
; -0.342 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 1.251      ;
; -0.324 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.237      ;
; -0.322 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.235      ;
; -0.317 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.230      ;
; -0.267 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.215      ;
; -0.267 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.215      ;
; -0.267 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.215      ;
; -0.267 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.215      ;
; -0.267 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.215      ;
; -0.265 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.184      ;
; -0.265 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.184      ;
; -0.265 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.184      ;
; -0.265 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.184      ;
; -0.265 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.184      ;
; -0.250 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 1.159      ;
; -0.244 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.192      ;
; -0.244 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.192      ;
; -0.244 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.192      ;
; -0.244 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.192      ;
; -0.244 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.192      ;
; -0.222 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.141      ;
; -0.222 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.141      ;
; -0.222 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.141      ;
; -0.222 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.141      ;
; -0.222 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 1.141      ;
; -0.211 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.124      ;
; -0.200 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.113      ;
; -0.198 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 1.107      ;
; -0.165 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.111      ;
; -0.159 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.105      ;
; -0.155 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 1.064      ;
; -0.148 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 1.057      ;
; -0.148 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.045     ; 1.090      ;
; -0.135 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.048      ;
; -0.135 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.048      ;
; -0.135 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.048      ;
; -0.130 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.043      ;
; -0.116 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.029      ;
; -0.108 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.025      ;
; -0.105 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.018      ;
; -0.073 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.986      ;
; -0.035 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.948      ;
; -0.035 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.952      ;
; 0.000  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.913      ;
; 0.006  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 0.913      ;
; 0.010  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.045     ; 0.932      ;
; 0.014  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.899      ;
; 0.017  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.068     ; 0.902      ;
; 0.022  ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.891      ;
; 0.033  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.884      ;
; 0.053  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.893      ;
; 0.053  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.893      ;
; 0.053  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.893      ;
; 0.067  ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.879      ;
; 0.076  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.837      ;
; 0.084  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.829      ;
; 0.086  ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.860      ;
; 0.102  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.815      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.660 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.608      ;
; -0.660 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.608      ;
; -0.555 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.503      ;
; -0.555 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.503      ;
; -0.507 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.455      ;
; -0.499 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.447      ;
; -0.498 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 1.442      ;
; -0.498 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 1.442      ;
; -0.490 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.438      ;
; -0.487 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.435      ;
; -0.478 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.426      ;
; -0.478 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.426      ;
; -0.406 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 1.350      ;
; -0.406 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 1.350      ;
; -0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 1.298      ;
; -0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 1.298      ;
; -0.336 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.284      ;
; -0.335 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.283      ;
; -0.332 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.280      ;
; -0.331 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.279      ;
; -0.330 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.278      ;
; -0.325 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 1.269      ;
; -0.325 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 1.269      ;
; -0.317 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 1.261      ;
; -0.315 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 1.259      ;
; -0.315 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 1.259      ;
; -0.295 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 1.239      ;
; -0.294 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 1.238      ;
; -0.248 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.196      ;
; -0.240 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.188      ;
; -0.240 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.155      ;
; -0.240 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.155      ;
; -0.231 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.179      ;
; -0.228 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.176      ;
; -0.177 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.092      ;
; -0.177 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.092      ;
; -0.140 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.053      ;
; -0.137 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.050      ;
; -0.119 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.032      ;
; -0.119 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.032      ;
; -0.119 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.032      ;
; -0.112 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.058      ;
; -0.088 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.005      ;
; -0.087 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.004      ;
; -0.077 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.025      ;
; -0.076 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.024      ;
; -0.073 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.021      ;
; -0.072 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.020      ;
; -0.071 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 1.019      ;
; -0.069 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.984      ;
; -0.069 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.984      ;
; -0.060 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.977      ;
; -0.060 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.977      ;
; -0.058 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 1.002      ;
; -0.055 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.972      ;
; -0.053 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.970      ;
; -0.051 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.968      ;
; -0.048 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.961      ;
; -0.045 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.958      ;
; -0.036 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 0.980      ;
; -0.035 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 0.979      ;
; -0.008 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.921      ;
; -0.005 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.918      ;
; -0.005 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.918      ;
; -0.005 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.918      ;
; -0.005 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.918      ;
; 0.034  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.883      ;
; 0.037  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.880      ;
; 0.044  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.873      ;
; 0.045  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.872      ;
; 0.071  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.842      ;
; 0.072  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.845      ;
; 0.072  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.845      ;
; 0.074  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.839      ;
; 0.076  ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.870      ;
; 0.077  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.840      ;
; 0.079  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.838      ;
; 0.081  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.836      ;
; 0.100  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.045     ; 0.842      ;
; 0.150  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.767      ;
; 0.162  ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.784      ;
; 0.163  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.754      ;
; 0.167  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.746      ;
; 0.183  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.730      ;
; 0.188  ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.758      ;
; 0.192  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.754      ;
; 0.204  ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.742      ;
; 0.226  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.037     ; 0.724      ;
; 0.273  ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.045     ; 0.669      ;
; 0.309  ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.637      ;
; 0.351  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.037     ; 0.599      ;
; 0.394  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.552      ;
; 0.402  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.544      ;
; 0.417  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.529      ;
; 0.480  ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.466      ;
; 0.480  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.466      ;
; 0.505  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.441      ;
; 0.548  ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.398      ;
; 0.554  ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.392      ;
; 0.587  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.359      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Pix_clk'                                                                                                                                                                         ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.597 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.107      ; 1.711      ;
; -0.593 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.107      ; 1.707      ;
; -0.529 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.107      ; 1.643      ;
; -0.525 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.107      ; 1.639      ;
; -0.481 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.450      ;
; -0.461 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.107      ; 1.575      ;
; -0.457 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.107      ; 1.571      ;
; -0.451 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.420      ;
; -0.421 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.390      ;
; -0.417 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.386      ;
; -0.413 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.382      ;
; -0.409 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.566      ; 1.452      ;
; -0.393 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.107      ; 1.507      ;
; -0.392 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.734      ; 1.603      ;
; -0.392 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.734      ; 1.603      ;
; -0.392 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.734      ; 1.603      ;
; -0.392 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.734      ; 1.603      ;
; -0.392 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.734      ; 1.603      ;
; -0.392 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.734      ; 1.603      ;
; -0.392 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.734      ; 1.603      ;
; -0.392 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.734      ; 1.603      ;
; -0.389 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.107      ; 1.503      ;
; -0.383 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.352      ;
; -0.360 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.576      ;
; -0.360 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.576      ;
; -0.360 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.576      ;
; -0.360 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.576      ;
; -0.360 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.576      ;
; -0.360 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.576      ;
; -0.360 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.576      ;
; -0.360 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.576      ;
; -0.358 ; Capture_Input_Controller:inst4|pix_count_int[4]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.327      ;
; -0.354 ; Capture_Input_Controller:inst4|pix_count_int[4]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.323      ;
; -0.353 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.322      ;
; -0.349 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.318      ;
; -0.345 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.314      ;
; -0.336 ; Capture_Input_Controller:inst4|pix_count_int[3]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.305      ;
; -0.325 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.107      ; 1.439      ;
; -0.321 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.107      ; 1.435      ;
; -0.315 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.284      ;
; -0.307 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.568      ; 1.352      ;
; -0.300 ; Capture_Input_Controller:inst4|pix_count_int[3]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.269      ;
; -0.290 ; Capture_Input_Controller:inst4|pix_count_int[4]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.259      ;
; -0.286 ; Capture_Input_Controller:inst4|pix_count_int[4]     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.255      ;
; -0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.736      ; 1.498      ;
; -0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.736      ; 1.498      ;
; -0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.736      ; 1.498      ;
; -0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.736      ; 1.498      ;
; -0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.736      ; 1.498      ;
; -0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.736      ; 1.498      ;
; -0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.736      ; 1.498      ;
; -0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.736      ; 1.498      ;
; -0.285 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.254      ;
; -0.282 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.571      ; 1.330      ;
; -0.281 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.250      ;
; -0.277 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.246      ;
; -0.277 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.087      ; 1.371      ;
; -0.276 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.472      ;
; -0.276 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.472      ;
; -0.276 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.472      ;
; -0.276 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.472      ;
; -0.276 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.472      ;
; -0.276 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.472      ;
; -0.276 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.472      ;
; -0.276 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.472      ;
; -0.276 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.472      ;
; -0.276 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.472      ;
; -0.275 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.568      ; 1.320      ;
; -0.274 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.467      ;
; -0.274 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.467      ;
; -0.274 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.467      ;
; -0.274 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.467      ;
; -0.274 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.467      ;
; -0.274 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.467      ;
; -0.274 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.467      ;
; -0.274 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.467      ;
; -0.274 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.467      ;
; -0.274 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.467      ;
; -0.274 ; Capture_Input_Controller:inst4|pix_count_int[6]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.243      ;
; -0.273 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk                              ; Pix_clk     ; 1.000        ; 0.087      ; 1.367      ;
; -0.270 ; Capture_Input_Controller:inst4|pix_count_int[6]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.239      ;
; -0.270 ; Capture_Input_Controller:inst4|pix_count_int[7]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.239      ;
; -0.268 ; Capture_Input_Controller:inst4|pix_count_int[3]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.237      ;
; -0.265 ; Capture_Input_Controller:inst4|pix_count_int[5]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.038     ; 1.234      ;
; -0.263 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.456      ;
; -0.263 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.456      ;
; -0.263 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.456      ;
; -0.263 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.456      ;
; -0.263 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.456      ;
; -0.263 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.456      ;
; -0.263 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.456      ;
; -0.263 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.456      ;
; -0.263 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.456      ;
; -0.263 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.716      ; 1.456      ;
; -0.260 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.714      ; 1.451      ;
; -0.260 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.714      ; 1.451      ;
; -0.260 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.714      ; 1.451      ;
; -0.260 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.714      ; 1.451      ;
; -0.260 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.714      ; 1.451      ;
; -0.260 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.714      ; 1.451      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_50'                                                                                                                                                    ;
+--------+-----------------------------------------------------+----------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                    ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.550 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int      ; divisor:inst2|clk_int                ; Clk_50      ; 0.500        ; 1.585      ; 2.717      ;
; -0.306 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.318      ;
; -0.306 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.318      ;
; -0.306 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.318      ;
; -0.306 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.318      ;
; -0.306 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.318      ;
; -0.306 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.318      ;
; -0.284 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.296      ;
; -0.284 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.296      ;
; -0.284 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.296      ;
; -0.283 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.295      ;
; -0.282 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.294      ;
; -0.282 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.294      ;
; -0.282 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.294      ;
; -0.281 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.293      ;
; -0.219 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.233      ;
; -0.214 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[9]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.224      ;
; -0.214 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.224      ;
; -0.214 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.224      ;
; -0.214 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.224      ;
; -0.214 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.224      ;
; -0.214 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.224      ;
; -0.213 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.225      ;
; -0.213 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.225      ;
; -0.213 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.225      ;
; -0.213 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.225      ;
; -0.213 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.225      ;
; -0.213 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.225      ;
; -0.211 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.225      ;
; -0.206 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[9]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.216      ;
; -0.206 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.216      ;
; -0.206 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.216      ;
; -0.206 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.216      ;
; -0.206 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.216      ;
; -0.206 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.216      ;
; -0.191 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.203      ;
; -0.191 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.203      ;
; -0.191 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.203      ;
; -0.190 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.202      ;
; -0.189 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.201      ;
; -0.189 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.201      ;
; -0.189 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.201      ;
; -0.188 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.200      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[0]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[1]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[3]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[2]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[4]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[5]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[6]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[7]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[15]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[14]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[13]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[12]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[11]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[10]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[9]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[8]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[0]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[1]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[3]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[2]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[4]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[5]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[6]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[7]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[15]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[14]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[13]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[12]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[11]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[10]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[9]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[8]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.188      ;
; -0.163 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[7]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.039      ; 1.179      ;
; -0.152 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.164      ;
; -0.152 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.164      ;
; -0.152 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.164      ;
; -0.152 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.164      ;
; -0.152 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.164      ;
; -0.152 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.164      ;
; -0.143 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.157      ;
; -0.142 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.156      ;
; -0.142 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.156      ;
; -0.141 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.155      ;
; -0.140 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.154      ;
; -0.140 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.154      ;
; -0.138 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.152      ;
; -0.135 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.149      ;
; -0.134 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.148      ;
; -0.134 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.148      ;
; -0.133 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.040      ; 1.150      ;
; -0.133 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.040      ; 1.150      ;
; -0.133 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.040      ; 1.150      ;
; -0.133 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.040      ; 1.150      ;
; -0.133 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.040      ; 1.150      ;
; -0.133 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.040      ; 1.150      ;
; -0.133 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.147      ;
; -0.132 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.146      ;
+--------+-----------------------------------------------------+----------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                              ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.174 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.185 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.318      ;
; 0.203 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.329      ;
; 0.291 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.424      ;
; 0.299 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.426      ;
; 0.302 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.431      ;
; 0.313 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.439      ;
; 0.314 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.440      ;
; 0.320 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.453      ;
; 0.329 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.454      ;
; 0.343 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.escritura          ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.133      ; 0.580      ;
; 0.367 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.500      ;
; 0.371 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.497      ;
; 0.372 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.498      ;
; 0.400 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.133      ; 0.637      ;
; 0.448 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 0.577      ;
; 0.448 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.574      ;
; 0.450 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.135      ; 0.689      ;
; 0.451 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.579      ;
; 0.458 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 0.587      ;
; 0.461 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.589      ;
; 0.465 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.591      ;
; 0.466 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.592      ;
; 0.466 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.592      ;
; 0.466 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.592      ;
; 0.466 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.592      ;
; 0.466 ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.592      ;
; 0.474 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.599      ;
; 0.481 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.614      ;
; 0.490 ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.616      ;
; 0.503 ; UART_TX:inst6|o_TX_Active                              ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.138      ; 0.745      ;
; 0.511 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 0.640      ;
; 0.514 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 0.643      ;
; 0.514 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 0.643      ;
; 0.514 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.642      ;
; 0.516 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.642      ;
; 0.517 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.643      ;
; 0.518 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.644      ;
; 0.519 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.645      ;
; 0.519 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.645      ;
; 0.521 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 0.650      ;
; 0.524 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 0.653      ;
; 0.527 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.654      ;
; 0.529 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.655      ;
; 0.529 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.655      ;
; 0.529 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.655      ;
; 0.529 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 0.658      ;
; 0.529 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.655      ;
; 0.529 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.655      ;
; 0.530 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.656      ;
; 0.531 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.657      ;
; 0.532 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.658      ;
; 0.532 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.658      ;
; 0.532 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.658      ;
; 0.533 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.659      ;
; 0.554 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.138     ; 0.500      ;
; 0.577 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.703      ;
; 0.577 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 0.706      ;
; 0.577 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 0.706      ;
; 0.580 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.706      ;
; 0.580 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.706      ;
; 0.580 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 0.709      ;
; 0.580 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 0.709      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_50'                                                                                                                                                              ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.180 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.050      ; 0.314      ;
; 0.182 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.210 ; CIC_SRAM_controller_UART:inst|clk_25                ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 1.664      ; 2.093      ;
; 0.253 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.378      ;
; 0.256 ; Sram_CIC_3:inst1|add_count[12]                      ; sram:inst3|SRAM_ADDR[12]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 0.602      ;
; 0.260 ; Sram_CIC_3:inst1|clk_int                            ; Sram_CIC_3:inst1|clk_int             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 1.646      ; 2.125      ;
; 0.262 ; Sram_CIC_3:inst1|add_count[10]                      ; sram:inst3|SRAM_ADDR[10]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 0.608      ;
; 0.262 ; Sram_CIC_3:inst1|add_count[5]                       ; sram:inst3|SRAM_ADDR[5]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 0.607      ;
; 0.265 ; Sram_CIC_3:inst1|add_count[17]                      ; sram:inst3|SRAM_ADDR[17]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 0.611      ;
; 0.266 ; Sram_CIC_3:inst1|add_count[19]                      ; sram:inst3|SRAM_ADDR[19]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 0.612      ;
; 0.266 ; Sram_CIC_3:inst1|add_count[16]                      ; sram:inst3|SRAM_ADDR[16]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 0.612      ;
; 0.267 ; Sram_CIC_3:inst1|add_count[4]                       ; sram:inst3|SRAM_ADDR[4]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 0.612      ;
; 0.268 ; Sram_CIC_3:inst1|add_count[8]                       ; sram:inst3|SRAM_ADDR[8]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 0.613      ;
; 0.269 ; Sram_CIC_3:inst1|add_count[6]                       ; sram:inst3|SRAM_ADDR[6]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 0.614      ;
; 0.270 ; Sram_CIC_3:inst1|add_count[18]                      ; sram:inst3|SRAM_ADDR[18]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 0.616      ;
; 0.273 ; Sram_CIC_3:inst1|add_count[9]                       ; sram:inst3|SRAM_ADDR[9]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 0.618      ;
; 0.275 ; Sram_CIC_3:inst1|add_count[2]                       ; sram:inst3|SRAM_ADDR[2]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 0.620      ;
; 0.280 ; CIC_SRAM_controller_UART:inst|count_mem[10]         ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.565      ;
; 0.280 ; Sram_CIC_3:inst1|add_count[14]                      ; sram:inst3|SRAM_ADDR[14]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 0.626      ;
; 0.286 ; Sram_CIC_3:inst1|add_count[7]                       ; sram:inst3|SRAM_ADDR[7]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.234      ; 0.634      ;
; 0.288 ; Sram_CIC_3:inst1|add_count[11]                      ; sram:inst3|SRAM_ADDR[11]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 0.633      ;
; 0.295 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; Sram_CIC_3:inst1|add_count[1]                       ; sram:inst3|SRAM_ADDR[1]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.235      ; 0.645      ;
; 0.302 ; CIC_SRAM_controller_UART:inst|count_mem[6]          ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.586      ;
; 0.303 ; CIC_SRAM_controller_UART:inst|count_mem[16]         ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.588      ;
; 0.306 ; CIC_SRAM_controller_UART:inst|count_mem[12]         ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.591      ;
; 0.307 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.432      ;
; 0.309 ; CIC_SRAM_controller_UART:inst|count_mem[5]          ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.593      ;
; 0.309 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.434      ;
; 0.310 ; CIC_SRAM_controller_UART:inst|count_mem[17]         ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.595      ;
; 0.313 ; CIC_SRAM_controller_UART:inst|count_mem[18]         ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.598      ;
; 0.316 ; CIC_SRAM_controller_UART:inst|count_mem[4]          ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.600      ;
; 0.317 ; CIC_SRAM_controller_UART:inst|count_mem[13]         ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.601      ;
; 0.326 ; CIC_SRAM_controller_UART:inst|count_mem[8]          ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.610      ;
; 0.326 ; Sram_CIC_3:inst1|add_count[15]                      ; sram:inst3|SRAM_ADDR[15]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 0.672      ;
; 0.333 ; CIC_SRAM_controller_UART:inst|count_mem[15]         ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.618      ;
; 0.333 ; CIC_SRAM_controller_UART:inst|count_mem[2]          ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.617      ;
; 0.342 ; Sram_CIC_3:inst1|add_count[0]                       ; sram:inst3|SRAM_ADDR[0]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 0.687      ;
; 0.345 ; Sram_CIC_3:inst1|add_count[13]                      ; sram:inst3|SRAM_ADDR[13]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 0.690      ;
; 0.347 ; Sram_CIC_3:inst1|add_count[3]                       ; sram:inst3|SRAM_ADDR[3]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.234      ; 0.695      ;
; 0.355 ; Sram_CIC_3:inst1|data_reg[0]                        ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.233      ; 0.702      ;
; 0.362 ; Sram_CIC_3:inst1|data_reg[7]                        ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.233      ; 0.709      ;
; 0.363 ; Sram_CIC_3:inst1|data_reg[1]                        ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 0.709      ;
; 0.364 ; Sram_CIC_3:inst1|data_reg[6]                        ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 0.710      ;
; 0.370 ; Sram_CIC_3:inst1|data_reg[5]                        ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 0.716      ;
; 0.372 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[1]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.658      ;
; 0.373 ; Sram_CIC_3:inst1|data_reg[3]                        ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.233      ; 0.720      ;
; 0.374 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[13]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.660      ;
; 0.375 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[6]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.661      ;
; 0.375 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.233      ; 0.722      ;
; 0.378 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[4]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.664      ;
; 0.378 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.233      ; 0.725      ;
; 0.379 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[5]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.665      ;
; 0.389 ; Sram_CIC_3:inst1|data_reg[2]                        ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.233      ; 0.736      ;
; 0.390 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; -0.153     ; 0.321      ;
; 0.391 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; -0.153     ; 0.322      ;
; 0.392 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; -0.153     ; 0.323      ;
; 0.403 ; Sram_CIC_3:inst1|data_reg[4]                        ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 0.749      ;
; 0.405 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.233      ; 0.752      ;
; 0.410 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.233      ; 0.757      ;
; 0.410 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int                ; Clk_50      ; 0.000        ; 1.646      ; 2.275      ;
; 0.414 ; CIC_SRAM_controller_UART:inst|count_mem[7]          ; sram:inst3|SRAM_ADDR[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.173      ; 0.701      ;
; 0.423 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[1]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.709      ;
; 0.425 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[13]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.711      ;
; 0.426 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[6]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.712      ;
; 0.428 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.714      ;
; 0.429 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[4]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.715      ;
; 0.430 ; CIC_SRAM_controller_UART:inst|count_mem[9]          ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.714      ;
; 0.430 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[5]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.716      ;
; 0.436 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[1]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.722      ;
; 0.438 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[13]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.724      ;
; 0.439 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[6]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.725      ;
; 0.442 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[4]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.728      ;
; 0.443 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[5]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.729      ;
; 0.447 ; CIC_SRAM_controller_UART:inst|count_mem[14]         ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.732      ;
; 0.448 ; CIC_SRAM_controller_UART:inst|count_mem[0]          ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.173      ; 0.735      ;
; 0.450 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[3]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.735      ;
; 0.451 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[11]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.736      ;
; 0.451 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 0.797      ;
; 0.452 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[10]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.737      ;
; 0.453 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[14]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.738      ;
; 0.454 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[7]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.739      ;
; 0.454 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[12]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.739      ;
; 0.456 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[15]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.741      ;
; 0.457 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[9]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.742      ;
; 0.458 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[8]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.743      ;
; 0.458 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 0.804      ;
; 0.459 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[0]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.744      ;
; 0.459 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[2]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.744      ;
; 0.475 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.759      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.760      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.760      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.760      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.760      ;
; 0.477 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.761      ;
; 0.481 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.760      ;
; 0.482 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.761      ;
; 0.482 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.761      ;
; 0.482 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.761      ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.180 ; UART_TX:inst6|o_TX_Serial                                            ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_TX:inst6|o_TX_Active                                            ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.253 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.379      ;
; 0.278 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.404      ;
; 0.281 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.407      ;
; 0.284 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.410      ;
; 0.292 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.420      ;
; 0.298 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.425      ;
; 0.300 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.427      ;
; 0.304 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.430      ;
; 0.306 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.432      ;
; 0.315 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 1.500      ; 2.024      ;
; 0.323 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 1.500      ; 2.032      ;
; 0.324 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.451      ;
; 0.367 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.494      ;
; 0.374 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.501      ;
; 0.382 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.508      ;
; 0.400 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.045      ; 0.529      ;
; 0.402 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.529      ;
; 0.404 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.063      ; 0.551      ;
; 0.410 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.536      ;
; 0.412 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.538      ;
; 0.412 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.538      ;
; 0.413 ; sram:inst3|DATA_OUT[2]                                               ; UART_TX:inst6|r_TX_Data[2]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.106     ; 0.421      ;
; 0.416 ; sram:inst3|DATA_OUT[5]                                               ; UART_TX:inst6|r_TX_Data[5]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.106     ; 0.424      ;
; 0.425 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.550      ;
; 0.437 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.563      ;
; 0.439 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.565      ;
; 0.439 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.565      ;
; 0.441 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.568      ;
; 0.442 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.569      ;
; 0.447 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.574      ;
; 0.450 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.577      ;
; 0.450 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.577      ;
; 0.451 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.579      ;
; 0.453 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.580      ;
; 0.456 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.583      ;
; 0.459 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.586      ;
; 0.464 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.590      ;
; 0.477 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.603      ;
; 0.478 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.604      ;
; 0.480 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.606      ;
; 0.487 ; sram:inst3|DATA_OUT[7]                                               ; UART_TX:inst6|r_TX_Data[7]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.106     ; 0.495      ;
; 0.490 ; sram:inst3|DATA_OUT[0]                                               ; UART_TX:inst6|r_TX_Data[0]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.106     ; 0.498      ;
; 0.494 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.621      ;
; 0.496 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.623      ;
; 0.496 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.623      ;
; 0.496 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.623      ;
; 0.496 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.623      ;
; 0.496 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.623      ;
; 0.496 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.623      ;
; 0.496 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.623      ;
; 0.497 ; sram:inst3|DATA_OUT[6]                                               ; UART_TX:inst6|r_TX_Data[6]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.106     ; 0.505      ;
; 0.498 ; sram:inst3|DATA_OUT[4]                                               ; UART_TX:inst6|r_TX_Data[4]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.106     ; 0.506      ;
; 0.498 ; sram:inst3|DATA_OUT[1]                                               ; UART_TX:inst6|r_TX_Data[1]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.106     ; 0.506      ;
; 0.499 ; sram:inst3|DATA_OUT[3]                                               ; UART_TX:inst6|r_TX_Data[3]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.106     ; 0.507      ;
; 0.502 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.628      ;
; 0.502 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.629      ;
; 0.504 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.631      ;
; 0.505 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.632      ;
; 0.506 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.633      ;
; 0.507 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.634      ;
; 0.508 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.635      ;
; 0.513 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.640      ;
; 0.516 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.643      ;
; 0.516 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.643      ;
; 0.519 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.646      ;
; 0.530 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.656      ;
; 0.530 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.045      ; 0.659      ;
; 0.530 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.045      ; 0.659      ;
; 0.531 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.044      ; 0.659      ;
; 0.541 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.666      ;
; 0.542 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.668      ;
; 0.545 ; UART_TX:inst6|r_TX_Data[3]                                           ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.672      ;
; 0.551 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.677      ;
; 0.551 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.678      ;
; 0.551 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.678      ;
; 0.554 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.679      ;
; 0.555 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.682      ;
; 0.558 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.004      ; 0.666      ;
; 0.562 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.689      ;
; 0.565 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.690      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.314      ;
; 0.192 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.317      ;
; 0.194 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.319      ;
; 0.214 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.339      ;
; 0.215 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.391      ;
; 0.221 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.397      ;
; 0.225 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.401      ;
; 0.269 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.394      ;
; 0.272 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.397      ;
; 0.272 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.397      ;
; 0.274 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.399      ;
; 0.276 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.401      ;
; 0.278 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.454      ;
; 0.282 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.460      ;
; 0.283 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.459      ;
; 0.287 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.412      ;
; 0.292 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.468      ;
; 0.316 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.492      ;
; 0.316 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.492      ;
; 0.320 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.445      ;
; 0.325 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.450      ;
; 0.330 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.455      ;
; 0.330 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.455      ;
; 0.331 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.456      ;
; 0.332 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.457      ;
; 0.334 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.459      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.479      ;
; 0.376 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.045      ; 0.505      ;
; 0.380 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.505      ;
; 0.423 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.601      ;
; 0.446 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 0.626      ;
; 0.455 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 0.635      ;
; 0.460 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.638      ;
; 0.465 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 0.645      ;
; 0.466 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 0.646      ;
; 0.467 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.645      ;
; 0.485 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.045      ; 0.614      ;
; 0.499 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 0.679      ;
; 0.499 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.624      ;
; 0.516 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.692      ;
; 0.525 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.701      ;
; 0.526 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.700      ;
; 0.531 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.707      ;
; 0.533 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.711      ;
; 0.540 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.716      ;
; 0.541 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.666      ;
; 0.544 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.669      ;
; 0.563 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.688      ;
; 0.567 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 0.747      ;
; 0.576 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 0.756      ;
; 0.585 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.759      ;
; 0.598 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.776      ;
; 0.600 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.725      ;
; 0.602 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 0.782      ;
; 0.605 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.779      ;
; 0.611 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 0.791      ;
; 0.619 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.744      ;
; 0.646 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.771      ;
; 0.646 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.771      ;
; 0.646 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.771      ;
; 0.651 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.825      ;
; 0.658 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.832      ;
; 0.661 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.786      ;
; 0.677 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.037      ; 0.798      ;
; 0.692 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.870      ;
; 0.694 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.872      ;
; 0.700 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.874      ;
; 0.707 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.881      ;
; 0.712 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 0.892      ;
; 0.740 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.918      ;
; 0.749 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.066      ; 0.919      ;
; 0.749 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.923      ;
; 0.751 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.066      ; 0.921      ;
; 0.766 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.944      ;
; 0.774 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 0.954      ;
; 0.784 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.958      ;
; 0.786 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.960      ;
; 0.786 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.960      ;
; 0.786 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.960      ;
; 0.790 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.915      ;
; 0.804 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.978      ;
; 0.807 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 0.987      ;
; 0.816 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.066      ; 0.986      ;
; 0.826 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 1.000      ;
; 0.843 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.968      ;
; 0.846 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 1.020      ;
; 0.849 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.037      ; 0.970      ;
; 0.862 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 1.036      ;
; 0.864 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 1.038      ;
; 0.868 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.066      ; 1.038      ;
; 0.889 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 1.069      ;
; 0.889 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 1.069      ;
; 0.889 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 1.069      ;
; 0.889 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 1.069      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.314      ;
; 0.202 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.327      ;
; 0.213 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.338      ;
; 0.264 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.390      ;
; 0.293 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.418      ;
; 0.307 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.432      ;
; 0.322 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.447      ;
; 0.379 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.045      ; 0.508      ;
; 0.395 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.520      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.043      ; 0.531      ;
; 0.408 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.043      ; 0.535      ;
; 0.439 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.613      ;
; 0.464 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.037      ; 0.585      ;
; 0.468 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.642      ;
; 0.471 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.045      ; 0.600      ;
; 0.488 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.613      ;
; 0.498 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.623      ;
; 0.504 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.629      ;
; 0.536 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.714      ;
; 0.541 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.719      ;
; 0.563 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.688      ;
; 0.579 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.757      ;
; 0.584 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.762      ;
; 0.591 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.769      ;
; 0.592 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.770      ;
; 0.592 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.770      ;
; 0.594 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.772      ;
; 0.594 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.772      ;
; 0.596 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.774      ;
; 0.600 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.778      ;
; 0.601 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.775      ;
; 0.603 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.037      ; 0.724      ;
; 0.604 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.778      ;
; 0.624 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.802      ;
; 0.625 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.803      ;
; 0.625 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.803      ;
; 0.627 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.805      ;
; 0.627 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.805      ;
; 0.629 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.807      ;
; 0.633 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.811      ;
; 0.634 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.808      ;
; 0.637 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.811      ;
; 0.689 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.863      ;
; 0.694 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.868      ;
; 0.711 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.039      ; 0.834      ;
; 0.712 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.039      ; 0.835      ;
; 0.713 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.039      ; 0.836      ;
; 0.722 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.896      ;
; 0.727 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.901      ;
; 0.740 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.043      ; 0.867      ;
; 0.740 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.043      ; 0.867      ;
; 0.746 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.043      ; 0.873      ;
; 0.750 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.043      ; 0.877      ;
; 0.751 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.043      ; 0.878      ;
; 0.753 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.927      ;
; 0.753 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.927      ;
; 0.753 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.927      ;
; 0.761 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.886      ;
; 0.785 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.039      ; 0.908      ;
; 0.786 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.039      ; 0.909      ;
; 0.786 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.039      ; 0.909      ;
; 0.787 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.039      ; 0.910      ;
; 0.804 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.978      ;
; 0.804 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.978      ;
; 0.804 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.978      ;
; 0.810 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.986      ;
; 0.810 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.986      ;
; 0.843 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.039      ; 0.966      ;
; 0.844 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.039      ; 0.967      ;
; 0.853 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.043      ; 0.980      ;
; 0.856 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.043      ; 0.983      ;
; 0.863 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.043      ; 0.990      ;
; 0.864 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.040      ;
; 0.864 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.040      ;
; 0.873 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.043      ; 1.000      ;
; 0.880 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.043      ; 1.007      ;
; 0.893 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.039      ; 1.016      ;
; 0.894 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.039      ; 1.017      ;
; 0.899 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.075      ;
; 0.899 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.075      ;
; 0.918 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.039      ; 1.041      ;
; 0.919 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.039      ; 1.042      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'                                                                                                                  ;
+-------+--------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.182 ; Sram_CIC_3:inst1|add_count[0]  ; Sram_CIC_3:inst1|add_count[0]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_CIC_3:inst1|state.idle    ; Sram_CIC_3:inst1|state.idle    ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_CIC_3:inst1|state.fin     ; Sram_CIC_3:inst1|state.fin     ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.299 ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.427      ;
; 0.306 ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.432      ;
; 0.373 ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.499      ;
; 0.448 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.576      ;
; 0.454 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.583      ;
; 0.457 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.586      ;
; 0.458 ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.588      ;
; 0.464 ; Sram_CIC_3:inst1|add_count[0]  ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.039      ; 0.587      ;
; 0.508 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.637      ;
; 0.511 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.640      ;
; 0.511 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.642      ;
; 0.520 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.649      ;
; 0.520 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.649      ;
; 0.523 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.652      ;
; 0.523 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.652      ;
; 0.524 ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.651      ;
; 0.527 ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; Sram_CIC_3:inst1|add_count[3]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.654      ;
; 0.528 ; Sram_CIC_3:inst1|add_count[1]  ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.654      ;
; 0.574 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.703      ;
; 0.575 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.704      ;
; 0.577 ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.706      ;
; 0.577 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.703      ;
; 0.578 ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|add_count[11] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[8]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[16] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[6]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.704      ;
; 0.579 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[18] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.705      ;
; 0.580 ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|add_count[15] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.706      ;
; 0.581 ; Sram_CIC_3:inst1|add_count[4]  ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|add_count[17] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; Sram_CIC_3:inst1|add_count[2]  ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.707      ;
; 0.582 ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|add_count[19] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.708      ;
; 0.586 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[12] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.715      ;
; 0.586 ; Sram_CIC_3:inst1|add_count[9]  ; Sram_CIC_3:inst1|add_count[14] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.715      ;
; 0.587 ; Sram_CIC_3:inst1|add_count[5]  ; Sram_CIC_3:inst1|add_count[10] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.716      ;
; 0.589 ; Sram_CIC_3:inst1|add_count[7]  ; Sram_CIC_3:inst1|add_count[13] ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.045      ; 0.718      ;
+-------+--------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Pix_clk'                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.217 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.325      ;
; 0.317 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.425      ;
; 0.318 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.319 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.427      ;
; 0.320 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.428      ;
; 0.320 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.428      ;
; 0.322 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.430      ;
; 0.322 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.430      ;
; 0.322 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.430      ;
; 0.322 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.430      ;
; 0.329 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.437      ;
; 0.329 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.437      ;
; 0.330 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.438      ;
; 0.389 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.497      ;
; 0.389 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.497      ;
; 0.399 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.507      ;
; 0.401 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.509      ;
; 0.404 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.512      ;
; 0.414 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.577      ;
; 0.428 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.591      ;
; 0.454 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.215      ; 0.753      ;
; 0.462 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.574      ;
; 0.462 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.575      ;
; 0.465 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.577      ;
; 0.466 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.579      ;
; 0.467 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.579      ;
; 0.471 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.584      ;
; 0.472 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.585      ;
; 0.473 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.585      ;
; 0.473 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.586      ;
; 0.474 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.586      ;
; 0.474 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.587      ;
; 0.476 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.588      ;
; 0.476 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.588      ;
; 0.476 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.588      ;
; 0.477 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.640      ;
; 0.479 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.591      ;
; 0.480 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.643      ;
; 0.480 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.643      ;
; 0.483 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.596      ;
; 0.486 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.599      ;
; 0.491 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.654      ;
; 0.494 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.657      ;
; 0.525 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.637      ;
; 0.525 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.638      ;
; 0.528 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.640      ;
; 0.528 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.640      ;
; 0.529 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.642      ;
; 0.530 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.642      ;
; 0.532 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.645      ;
; 0.533 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.645      ;
; 0.536 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.649      ;
; 0.537 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.649      ;
; 0.537 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.650      ;
; 0.539 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.651      ;
; 0.539 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.652      ;
; 0.540 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.652      ;
; 0.540 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.653      ;
; 0.542 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.654      ;
; 0.542 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.654      ;
; 0.542 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.655      ;
; 0.543 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.706      ;
; 0.543 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.655      ;
; 0.543 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.706      ;
; 0.543 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.706      ;
; 0.545 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.657      ;
; 0.545 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.658      ;
; 0.546 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.658      ;
; 0.546 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.709      ;
; 0.546 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.709      ;
; 0.548 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.661      ;
; 0.549 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.662      ;
; 0.550 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.662      ;
; 0.552 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.665      ;
; 0.553 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.665      ;
; 0.555 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.668      ;
; 0.557 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.720      ;
; 0.557 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.720      ;
; 0.560 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.723      ;
; 0.561 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.724      ;
; 0.591 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.703      ;
; 0.595 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.708      ;
; 0.596 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.708      ;
; 0.598 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.711      ;
; 0.599 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.711      ;
; 0.602 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.715      ;
; 0.603 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.715      ;
; 0.603 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.716      ;
; 0.605 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.717      ;
; 0.606 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.718      ;
; 0.606 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.769      ;
; 0.606 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.719      ;
; 0.606 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.215      ; 0.905      ;
; 0.608 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.720      ;
; 0.608 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.029      ; 0.721      ;
; 0.609 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.772      ;
; 0.609 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.028      ; 0.721      ;
; 0.609 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.772      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; -0.403 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 1.261      ;
; -0.403 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 1.261      ;
; -0.403 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 1.261      ;
; -0.403 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 1.261      ;
; -0.403 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 1.261      ;
; -0.403 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 1.261      ;
; -0.403 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 1.261      ;
; -0.393 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.130     ; 1.250      ;
; -0.393 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.130     ; 1.250      ;
; -0.393 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.130     ; 1.250      ;
; -0.320 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 1.178      ;
; -0.308 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.130     ; 1.165      ;
; -0.308 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.130     ; 1.165      ;
; -0.308 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.130     ; 1.165      ;
; -0.308 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.130     ; 1.165      ;
; -0.308 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.130     ; 1.165      ;
; -0.308 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.130     ; 1.165      ;
; -0.308 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.130     ; 1.165      ;
; -0.308 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.130     ; 1.165      ;
; -0.308 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.130     ; 1.165      ;
; -0.308 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.130     ; 1.165      ;
; -0.271 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 1.129      ;
; -0.247 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.133     ; 1.101      ;
; -0.247 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.133     ; 1.101      ;
; -0.247 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.133     ; 1.101      ;
; -0.247 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.133     ; 1.101      ;
; -0.247 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.133     ; 1.101      ;
; -0.247 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.133     ; 1.101      ;
; -0.247 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.133     ; 1.101      ;
; -0.247 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.133     ; 1.101      ;
; -0.247 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.133     ; 1.101      ;
; -0.080 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.133     ; 0.934      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Pix_clk'                                                                                                                                                                      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.269 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.571      ; 1.317      ;
; 0.018  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.178      ;
; 0.018  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.178      ;
; 0.018  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.178      ;
; 0.018  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.178      ;
; 0.018  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.178      ;
; 0.018  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.178      ;
; 0.018  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.178      ;
; 0.018  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.178      ;
; 0.018  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.178      ;
; 0.018  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.719      ; 1.178      ;
; 0.046  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.170      ;
; 0.046  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.170      ;
; 0.046  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.170      ;
; 0.046  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.170      ;
; 0.046  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.170      ;
; 0.046  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.170      ;
; 0.046  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.170      ;
; 0.046  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.170      ;
; 0.046  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.170      ;
; 0.046  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.739      ; 1.170      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.957      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.957      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.957      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.957      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.957      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.957      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.957      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.957      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.957      ;
; -0.015 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.932      ;
; -0.015 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.932      ;
; -0.015 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.932      ;
; -0.015 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.932      ;
; -0.015 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.932      ;
; -0.015 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.932      ;
; -0.015 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.932      ;
; -0.015 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.932      ;
; -0.015 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 0.932      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.114 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.803      ;
; 0.114 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.803      ;
; 0.114 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.803      ;
; 0.114 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.803      ;
; 0.114 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.803      ;
; 0.118 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.795      ;
; 0.118 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.795      ;
; 0.118 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.795      ;
; 0.118 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.795      ;
; 0.118 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.795      ;
; 0.118 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.795      ;
; 0.118 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.795      ;
; 0.118 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.795      ;
; 0.118 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.795      ;
; 0.118 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 0.795      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk_50'                                                                                                                                           ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.169 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 0.846      ;
; 0.169 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 0.846      ;
; 0.169 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 0.846      ;
; 0.169 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 0.846      ;
; 0.169 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 0.846      ;
; 0.169 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 0.846      ;
; 0.169 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 0.846      ;
; 0.297 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 0.717      ;
; 0.297 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 0.717      ;
; 0.297 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 0.717      ;
; 0.297 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 0.717      ;
; 0.297 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 0.717      ;
; 0.297 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 0.717      ;
; 0.297 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 0.717      ;
; 0.297 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 0.717      ;
; 0.297 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 0.717      ;
; 0.297 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 0.717      ;
; 0.297 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 0.717      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk_50'                                                                                                                                            ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.339 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.624      ;
; 0.339 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.624      ;
; 0.339 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.624      ;
; 0.339 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.624      ;
; 0.339 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.624      ;
; 0.339 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.624      ;
; 0.339 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.624      ;
; 0.339 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.624      ;
; 0.339 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.624      ;
; 0.339 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.624      ;
; 0.339 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.624      ;
; 0.438 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.724      ;
; 0.438 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.724      ;
; 0.438 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.724      ;
; 0.438 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.724      ;
; 0.438 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.724      ;
; 0.438 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.724      ;
; 0.438 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.724      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.513 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.687      ;
; 0.513 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.687      ;
; 0.513 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.687      ;
; 0.513 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.687      ;
; 0.513 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.687      ;
; 0.513 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.687      ;
; 0.513 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.687      ;
; 0.513 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.687      ;
; 0.513 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.687      ;
; 0.513 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.687      ;
; 0.514 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.692      ;
; 0.514 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.692      ;
; 0.514 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.692      ;
; 0.514 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.692      ;
; 0.514 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.692      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Pix_clk'                                                                                                                                                                      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.516 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.893      ; 1.023      ;
; 0.516 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.893      ; 1.023      ;
; 0.516 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.893      ; 1.023      ;
; 0.516 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.893      ; 1.023      ;
; 0.516 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.893      ; 1.023      ;
; 0.516 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.893      ; 1.023      ;
; 0.516 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.893      ; 1.023      ;
; 0.516 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.893      ; 1.023      ;
; 0.516 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.893      ; 1.023      ;
; 0.516 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.893      ; 1.023      ;
; 0.542 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.872      ; 1.028      ;
; 0.542 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.872      ; 1.028      ;
; 0.542 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.872      ; 1.028      ;
; 0.542 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.872      ; 1.028      ;
; 0.542 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.872      ; 1.028      ;
; 0.542 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.872      ; 1.028      ;
; 0.542 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.872      ; 1.028      ;
; 0.542 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.872      ; 1.028      ;
; 0.542 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.872      ; 1.028      ;
; 0.542 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.872      ; 1.028      ;
; 0.830 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.718      ; 1.162      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.665 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.843      ;
; 0.665 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.843      ;
; 0.665 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.843      ;
; 0.665 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.843      ;
; 0.665 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.843      ;
; 0.665 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.843      ;
; 0.665 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.843      ;
; 0.665 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.843      ;
; 0.665 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.843      ;
; 0.681 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.855      ;
; 0.681 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.855      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; 0.729 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.008      ; 0.841      ;
; 0.856 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.009      ; 0.969      ;
; 0.856 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.009      ; 0.969      ;
; 0.856 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.009      ; 0.969      ;
; 0.856 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.009      ; 0.969      ;
; 0.856 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.009      ; 0.969      ;
; 0.856 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.009      ; 0.969      ;
; 0.856 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.009      ; 0.969      ;
; 0.856 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.009      ; 0.969      ;
; 0.856 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.009      ; 0.969      ;
; 0.882 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.013      ; 0.999      ;
; 0.902 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.018      ;
; 0.902 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.018      ;
; 0.902 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.018      ;
; 0.902 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.018      ;
; 0.902 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.018      ;
; 0.902 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.018      ;
; 0.902 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.018      ;
; 0.902 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.018      ;
; 0.902 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.018      ;
; 0.902 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.018      ;
; 0.911 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.013      ; 1.028      ;
; 0.987 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.011      ; 1.102      ;
; 0.987 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.011      ; 1.102      ;
; 0.987 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.011      ; 1.102      ;
; 1.003 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.013      ; 1.120      ;
; 1.003 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.013      ; 1.120      ;
; 1.003 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.013      ; 1.120      ;
; 1.003 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.013      ; 1.120      ;
; 1.003 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.013      ; 1.120      ;
; 1.003 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.013      ; 1.120      ;
; 1.003 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.013      ; 1.120      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.588 ns




+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                ; -5.778   ; 0.174 ; -1.775   ; 0.339   ; -3.000              ;
;  CIC_SRAM_controller_UART:inst|clk_25                           ; -3.556   ; 0.174 ; N/A      ; N/A     ; -1.285              ;
;  Clk_50                                                         ; -1.592   ; 0.180 ; -0.701   ; 0.339   ; -3.000              ;
;  Pix_clk                                                        ; -2.325   ; 0.217 ; -1.690   ; 0.516   ; -3.000              ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int   ; -2.608   ; 0.182 ; -0.751   ; 0.513   ; -1.285              ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -2.503   ; 0.182 ; -1.097   ; 0.665   ; -1.285              ;
;  Sram_CIC_3:inst1|clk_int                                       ; -5.778   ; 0.182 ; -1.775   ; 0.729   ; -1.285              ;
;  divisor:inst2|clk_int                                          ; -3.123   ; 0.180 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                                 ; -632.336 ; 0.0   ; -116.873 ; 0.0     ; -347.81             ;
;  CIC_SRAM_controller_UART:inst|clk_25                           ; -88.800  ; 0.000 ; N/A      ; N/A     ; -42.405             ;
;  Clk_50                                                         ; -82.211  ; 0.000 ; -9.978   ; 0.000   ; -92.950             ;
;  Pix_clk                                                        ; -58.028  ; 0.000 ; -25.000  ; 0.000   ; -41.291             ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int   ; -26.697  ; 0.000 ; -11.125  ; 0.000   ; -30.840             ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -32.179  ; 0.000 ; -19.251  ; 0.000   ; -25.700             ;
;  Sram_CIC_3:inst1|clk_int                                       ; -288.589 ; 0.000 ; -51.519  ; 0.000   ; -68.105             ;
;  divisor:inst2|clk_int                                          ; -55.832  ; 0.000 ; N/A      ; N/A     ; -47.545             ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Clk_camara     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sca            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Reset_camara   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_errase     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lectura    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trigger_camara ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led_SDA        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sda            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Sda                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Line_valid              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Frame_valid             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25                           ; 1269     ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25                           ; 24       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2        ; 0        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; 3        ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 273      ; 1        ; 0        ; 0        ;
; Clk_50                                                         ; Clk_50                                                         ; 11       ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; Clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Clk_50                                                         ; 37       ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int                                          ; 10       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; divisor:inst2|clk_int                                          ; 8        ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 337      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 124      ; 0        ;
; Pix_clk                                                        ; Pix_clk                                                        ; 0        ; 0        ; 0        ; 231      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 29       ; 0        ; 0        ; 0        ;
; Pix_clk                                                        ; Sram_CIC_3:inst1|clk_int                                       ; 0        ; 1793     ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Sram_CIC_3:inst1|clk_int                                       ; 916      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25                           ; 1269     ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25                           ; 24       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2        ; 0        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; 3        ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 273      ; 1        ; 0        ; 0        ;
; Clk_50                                                         ; Clk_50                                                         ; 11       ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; Clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Clk_50                                                         ; 37       ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int                                          ; 10       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; divisor:inst2|clk_int                                          ; 8        ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 337      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 124      ; 0        ;
; Pix_clk                                                        ; Pix_clk                                                        ; 0        ; 0        ; 0        ; 231      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 29       ; 0        ; 0        ; 0        ;
; Pix_clk                                                        ; Sram_CIC_3:inst1|clk_int                                       ; 0        ; 1793     ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Sram_CIC_3:inst1|clk_int                                       ; 916      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                          ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 32       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 32       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 228   ; 228  ;
; Unconstrained Output Ports      ; 76    ; 76   ;
; Unconstrained Output Port Paths ; 121   ; 121  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                 ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; Target                                                         ; Clock                                                          ; Type ; Status      ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25                           ; Base ; Constrained ;
; Clk_50                                                         ; Clk_50                                                         ; Base ; Constrained ;
; Pix_clk                                                        ; Pix_clk                                                        ; Base ; Constrained ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Base ; Constrained ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Base ; Constrained ;
; Sram_CIC_3:inst1|clk_int                                       ; Sram_CIC_3:inst1|clk_int                                       ; Base ; Constrained ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; Base ; Constrained ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Clk_camara     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Led_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sca            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_errase     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_lectura    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger_camara ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Clk_camara     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Led_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sca            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_errase     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_lectura    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger_camara ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sat Aug 10 18:54:01 2024
Info: Command: quartus_sta Sram_CIC -c Sram_CIC
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Sram_CIC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CIC_SRAM_controller_UART:inst|clk_25 CIC_SRAM_controller_UART:inst|clk_25
    Info (332105): create_clock -period 1.000 -name Clk_50 Clk_50
    Info (332105): create_clock -period 1.000 -name Sram_CIC_3:inst1|clk_int Sram_CIC_3:inst1|clk_int
    Info (332105): create_clock -period 1.000 -name Pix_clk Pix_clk
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst5|controlador:inst|clk_int_2 Programador_controlador_block:inst5|controlador:inst|clk_int_2
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst5|controlador:inst|clk_int Programador_controlador_block:inst5|controlador:inst|clk_int
    Info (332105): create_clock -period 1.000 -name divisor:inst2|clk_int divisor:inst2|clk_int
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.778
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.778            -288.589 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -3.556             -88.800 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -3.123             -55.832 divisor:inst2|clk_int 
    Info (332119):    -2.608             -26.697 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -2.503             -32.179 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -2.325             -58.028 Pix_clk 
    Info (332119):    -1.592             -82.211 Clk_50 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.387               0.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):     0.390               0.000 Clk_50 
    Info (332119):     0.402               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.402               0.000 divisor:inst2|clk_int 
    Info (332119):     0.403               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.403               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.480               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -1.775
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.775             -51.519 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.690             -25.000 Pix_clk 
    Info (332119):    -1.097             -19.251 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.751             -11.125 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -0.701              -9.978 Clk_50 
Info (332146): Worst-case removal slack is 0.837
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.837               0.000 Clk_50 
    Info (332119):     1.121               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     1.446               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     1.451               0.000 Pix_clk 
    Info (332119):     1.590               0.000 Sram_CIC_3:inst1|clk_int 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -92.950 Clk_50 
    Info (332119):    -3.000             -40.265 Pix_clk 
    Info (332119):    -1.285             -68.105 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.285             -47.545 divisor:inst2|clk_int 
    Info (332119):    -1.285             -42.405 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.271            -263.046 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -3.139             -77.715 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -2.763             -47.626 divisor:inst2|clk_int 
    Info (332119):    -2.280             -22.562 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -2.223             -27.893 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -2.010             -51.129 Pix_clk 
    Info (332119):    -1.346             -66.581 Clk_50 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):     0.349               0.000 Clk_50 
    Info (332119):     0.353               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.354               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.354               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.354               0.000 divisor:inst2|clk_int 
    Info (332119):     0.433               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -1.529
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.529             -43.636 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.453             -20.843 Pix_clk 
    Info (332119):    -0.887             -15.525 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.577              -8.565 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -0.504              -6.641 Clk_50 
Info (332146): Worst-case removal slack is 0.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.732               0.000 Clk_50 
    Info (332119):     1.028               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     1.318               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     1.356               0.000 Pix_clk 
    Info (332119):     1.461               0.000 Sram_CIC_3:inst1|clk_int 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -92.950 Clk_50 
    Info (332119):    -3.000             -40.265 Pix_clk 
    Info (332119):    -1.285             -68.105 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.285             -47.545 divisor:inst2|clk_int 
    Info (332119):    -1.285             -42.405 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.003
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.003            -149.081 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.246             -27.426 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.005              -9.863 divisor:inst2|clk_int 
    Info (332119):    -0.729              -5.091 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -0.660              -6.367 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.597             -10.896 Pix_clk 
    Info (332119):    -0.550              -9.485 Clk_50 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):     0.180               0.000 Clk_50 
    Info (332119):     0.180               0.000 divisor:inst2|clk_int 
    Info (332119):     0.182               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.182               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.182               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.217               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.403              -9.974 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -0.269              -0.269 Pix_clk 
    Info (332119):    -0.044              -0.531 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.114               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.169               0.000 Clk_50 
Info (332146): Worst-case removal slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 Clk_50 
    Info (332119):     0.513               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.516               0.000 Pix_clk 
    Info (332119):     0.665               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.729               0.000 Sram_CIC_3:inst1|clk_int 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -77.342 Clk_50 
    Info (332119):    -3.000             -41.291 Pix_clk 
    Info (332119):    -1.000             -53.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.000             -37.000 divisor:inst2|clk_int 
    Info (332119):    -1.000             -33.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.000             -24.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.000             -20.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.588 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4835 megabytes
    Info: Processing ended: Sat Aug 10 18:54:06 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


