`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 12:38:07 CST (May 26 2023 04:38:07 UTC)

module SobelFilter_Add_6S_19_1(in1, out1);
  input [5:0] in1;
  output [5:0] out1;
  wire [5:0] in1;
  wire [5:0] out1;
  wire add_21_2_n_0, add_21_2_n_2, add_21_2_n_3, add_21_2_n_4,
       add_21_2_n_5, add_21_2_n_6, add_21_2_n_7, add_21_2_n_9;
  wire n_22;
  assign out1[0] = in1[0];
  INVX1 g2(.A (in1[1]), .Y (out1[1]));
  MXI2XL add_21_2_g82(.A (add_21_2_n_3), .B (in1[5]), .S0
       (add_21_2_n_0), .Y (out1[5]));
  MXI2XL add_21_2_g83(.A (in1[3]), .B (add_21_2_n_2), .S0
       (add_21_2_n_6), .Y (out1[3]));
  MXI2XL add_21_2_g84(.A (add_21_2_n_4), .B (in1[4]), .S0 (n_22), .Y
       (out1[4]));
  NOR2X2 add_21_2_g87(.A (add_21_2_n_5), .B (add_21_2_n_7), .Y
       (add_21_2_n_9));
  MXI2XL add_21_2_g88(.A (add_21_2_n_5), .B (in1[1]), .S0 (in1[2]), .Y
       (out1[2]));
  NAND2X8 add_21_2_g89(.A (in1[3]), .B (in1[2]), .Y (add_21_2_n_7));
  NAND2X1 add_21_2_g90(.A (in1[2]), .B (in1[1]), .Y (add_21_2_n_6));
  INVX1 add_21_2_g91(.A (in1[1]), .Y (add_21_2_n_5));
  INVX1 add_21_2_g92(.A (in1[4]), .Y (add_21_2_n_4));
  INVXL add_21_2_g93(.A (in1[5]), .Y (add_21_2_n_3));
  INVX1 add_21_2_g94(.A (in1[3]), .Y (add_21_2_n_2));
  NOR2BX1 add_21_2_g2(.AN (add_21_2_n_9), .B (add_21_2_n_4), .Y
       (add_21_2_n_0));
  BUFX2 fopt(.A (add_21_2_n_9), .Y (n_22));
endmodule

