
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
Options:	
Date:		Sun Jan 21 01:58:37 2024
Host:		cn93.it.auth.gr (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (12cores*12cpus*AMD EPYC 7352 24-Core Processor 512KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[01:58:37.187841] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
<CMD> set init_mmmc_file Desktop/Default2.view
<CMD> set init_original_verilog_files genus_invs_des/genus.v
<CMD> set init_pwr_net VDD
<CMD> set init_verilog genus_invs_des/genus.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> save_global Default4.globals
<CMD> set init_design_settop 1
<CMD> set init_mmmc_file Desktop/Default4.view
<CMD> set init_top_cell picorv32
<CMD> init_design
#% Begin Load MMMC data ... (date=01/21 02:00:48, mem=826.2M)
#% End Load MMMC data ... (date=01/21 02:00:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=826.8M, current mem=826.8M)
default_emulate_rc_corner

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Desktop/Default4.view
Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=14.5M, fe_cpu=0.63min, fe_real=2.20min, fe_mem=1129.4M) ***
#% Begin Load netlist data ... (date=01/21 02:00:49, mem=846.2M)
*** Begin netlist parsing (mem=1129.4M) ***
Created 489 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'genus_invs_des/genus.v'

*** Memory Usage v#1 (Current mem = 1130.367M, initial mem = 476.039M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1130.4M) ***
#% End Load netlist data ... (date=01/21 02:00:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=857.8M, current mem=857.8M)
Set top cell to picorv32.
Hooked 489 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell picorv32 ...
*** Netlist is unique.
** info: there are 584 modules.
** info: there are 9633 stdCell insts.

*** Memory Usage v#1 (Current mem = 1190.293M, initial mem = 476.039M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:05.7 real: 0:00:06.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:44.8, real=0:02:19, peak res=1189.5M, current mem=1189.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).

picorv32
INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1208.0M, current mem=1208.0M)
Current (total cpu=0:00:44.9, real=0:02:20, peak res=1208.0M, current mem=1208.0M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
*** Message Summary: 15 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.991953592814 0.70000 15 15 15 15
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None


viaInitial starts at Sun Jan 21 02:01:45 2024
viaInitial ends at Sun Jan 21 02:01:45 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1655.6M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1658.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |       12       |        0       |
| Metal11|        6       |       NA       |
+--------+----------------+----------------+
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VDD -type tiehi -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VSS -type tielo -instanceBasename *
<CMD> createPGPin VDD -net VDD -geom Metal10 9 0 12 12
<CMD> createPGPin VSS -net VSS -geom Metal10 3 0 6 6
<CMD> zoomBox -19.54900 -7.93100 163.11200 155.58950
<CMD> zoomBox -11.42900 -6.31000 100.74800 94.11250
<CMD> zoomBox -8.79550 -5.80950 86.55550 79.55000
<CMD> zoomBox -6.55700 -5.38400 74.49150 67.17150
<CMD> zoomBox -1.29750 -3.80650 48.47650 40.75200
<CMD> zoomBox 1.02450 -3.11000 36.98700 29.08400
<CMD> zoomBox -0.04300 -3.43050 42.26600 34.44500
<CMD> zoomBox -1.29850 -3.80700 48.47650 40.75200
<CMD> zoomBox -1.96900 -4.47800 56.59000 47.94500
<CMD> zoomBox -3.65650 -6.19450 77.39400 66.36300
<CMD> zoomBox -4.72950 -7.28600 90.62400 78.07550
<CMD> zoomBox -7.47750 -10.08150 124.49950 108.06600
<CMD> zoomBox -9.22500 -11.85900 146.04200 127.13800
<CMD> zoomBox -20.07700 -22.71100 277.36600 243.56400
<CMD> setSrouteMode -viaConnectToShape { stripe }
<CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal11(11) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Sun Jan 21 02:04:35 2024 ***
SPECIAL ROUTE ran on directory: /home/p/paschalk
SPECIAL ROUTE ran on machine: cn93.it.auth.gr (Linux 3.10.0-1160.105.1.el7.x86_64 x86_64 2.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3098.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 129 used
Read in 129 components
  129 core components: 129 unplaced, 0 placed, 0 fixed
Read in 2 physical pins
  2 physical pins: 0 unplaced, 0 placed, 2 fixed
Read in 409 logical pins
Read in 401 nets
Read in 2 special nets, 2 routed
Read in 260 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 250
  Number of Followpin connections: 125
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3102.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 375 wires.
ViaGen created 2250 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       375      |       NA       |
|  Via1  |       250      |        0       |
|  Via2  |       250      |        0       |
|  Via3  |       250      |        0       |
|  Via4  |       250      |        0       |
|  Via5  |       250      |        0       |
|  Via6  |       250      |        0       |
|  Via7  |       250      |        0       |
|  Via8  |       250      |        0       |
|  Via9  |       250      |        0       |
+--------+----------------+----------------+
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> getPlaceMode
-place_design_floorplan_mode false         # bool, default=false
-place_design_refine_macro false           # bool, default=false
-place_design_refine_place true            # bool, default=true
-place_detail_activity_power_driven false
                                           # bool, default=false
-place_detail_allow_border_pin_abut false
                                           # bool, default=false
-place_detail_allow_single_height_row_symmetry_x {}
                                           # string, default=""
-place_detail_check_cut_spacing false      # bool, default=false
-place_detail_check_inst_space_group false
                                           # bool, default=false
-place_detail_check_route false            # bool, default=false, user setting
-place_detail_color_aware_legal false      # bool, default=false
-place_detail_context_aware_legal all      # enums={none all optional required user ignore_soft}_list, default=all
-place_detail_eco_max_distance 0           # float, default=0, min=0, max=9999
-place_detail_eco_priority_insts placed    # enums={placed fixed eco}, default=placed
-place_detail_fixed_shifter false          # bool, default=false
-place_detail_honor_inst_pad false         # bool, default=false
-place_detail_io_pin_blockage false        # bool, default=false
-place_detail_iraware_max_drive_strength 0
                                           # float, default=0, min=0, max=2147483647
-place_detail_irdrop_aware_effort none     # enums={none low medium high}, default=none
-place_detail_irdrop_aware_timing_effort high
                                           # enums={none standard high}, default=high
-place_detail_irdrop_region_number 100     # uint, default=100
-place_detail_legalization_inst_gap 0      # int, default=0
-place_detail_max_shifter_column_depth 9999
                                           # float, default=9999
-place_detail_max_shifter_depth 9999       # float, default=9999
-place_detail_max_shifter_row_depth 9999
                                           # float, default=9999
-place_detail_no_filler_without_implant false
                                           # bool, default=false
-place_detail_pad_fixed_insts false        # bool, default=false
-place_detail_pad_physical_cells false     # bool, default=false
-place_detail_preroute_as_obs {}           # string, default=""
-place_detail_preserve_routing true        # bool, default=true, user setting
-place_detail_remove_affected_routing false
                                           # bool, default=false, user setting
-place_detail_sdp_alignment_in_refine false
                                           # bool, default=false
-place_detail_swap_eeq_cells false         # bool, default=false, user setting
-place_detail_use_check_drc false          # bool, default=false
-place_detail_use_diffusion_transition_fill false
                                           # bool, default=false
-place_detail_use_GA_filler_groups false
                                           # bool, default=false
-place_detail_use_no_diffusion_one_site_filler false
                                           # bool, default=false
-place_detail_wire_length_opt_effort medium
                                           # enums={none medium high}, default=medium
-place_global_activity_power_driven false
                                           # enums={false true}, default=false
-place_global_activity_power_driven_effort standard
                                           # enums={standard high}, default=standard
-place_global_align_macro false            # bool, default=false
-place_global_allow_3d_stack false         # bool, default=false
-place_global_auto_blockage_in_channel partial
                                           # enums={none soft partial}, default=partial
-place_global_clock_gate_aware true        # bool, default=true, user setting
-place_global_clock_power_driven true      # bool, default=true
-place_global_clock_power_driven_effort low
                                           # enums={low standard high}, default=low
-place_global_cong_effort high             # enums={low medium high extreme auto}, default=auto, user setting
-place_global_cpg_effort low               # enums={low medium high}, default=low
-place_global_cpg_file {}                  # string, default=""
-place_global_enable_distributed_place false
                                           # bool, default=false
-place_global_ignore_scan true             # enums={true 1 false 0 auto}, default=true, user setting
-place_global_ignore_spare false           # bool, default=false, user setting
-place_global_max_density -1               # float, default=-1
-place_global_module_aware_spare false     # bool, default=false, user setting
-place_global_module_padding {}            # string, default=""
-place_global_place_io_pins true           # bool, default=false, user setting
-place_global_reorder_scan true            # bool, default=true, user setting
-place_global_sdp_alignment false          # bool, default=false
-place_global_sdp_place false              # enums={false true}, default=false
-place_global_soft_guide_strength low      # enums={low medium high}, default=low
-place_global_timing_effort medium         # enums={medium high}, default=medium
-place_global_uniform_density false        # enums={false true}, default=false
-place_hard_fence true                     # bool, default=true
-place_opt_post_place_tcl {}               # string, default=""
-place_opt_run_global_place full           # enums={none seed full}, default=full
-place_spare_update_timing_graph true      # bool, default=true
-powerDriven false                         # bool, default=false, user setting, private
-timingDriven true                         # bool, default=true, user setting, private

<CMD> place_opt_design
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -engine                             aae
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:01:19.9/0:07:13.3 (0.2), mem = 1659.6M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Estimated cell power/ground rail width = 0.160 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:20.2/0:07:13.6 (0.2), mem = 1656.4M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 30 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.0) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 6200 (59.2%) nets
3		: 2732 (26.1%) nets
4     -	14	: 1209 (11.6%) nets
15    -	39	: 315 (3.0%) nets
40    -	79	: 5 (0.0%) nets
80    -	159	: 5 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=9604 (0 fixed + 9604 movable) #buf cell=0 #inv cell=335 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10467 #term=38589 #term/net=3.69, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
stdCell: 9604 single + 0 double + 0 multi
Total standard cell length = 18.5244 (mm), area = 0.0317 (mm^2)
Average module density = 0.699.
Density for the design = 0.699.
       = stdcell_area 92622 sites (31677 um^2) / alloc_area 132556 sites (45334 um^2).
Pin Density = 0.2911.
            = total # of pins 38589 / total area 132556.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.508e-08 (5.22e-09 9.86e-09)
              Est.  stn bbox = 1.605e-08 (5.56e-09 1.05e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1775.2M
Iteration  2: Total net bbox = 1.508e-08 (5.22e-09 9.86e-09)
              Est.  stn bbox = 1.605e-08 (5.56e-09 1.05e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1775.2M
*** Finished SKP initialization (cpu=0:00:03.9, real=0:00:04.0)***
Iteration  3: Total net bbox = 4.541e+03 (2.14e+03 2.40e+03)
              Est.  stn bbox = 5.796e+03 (2.72e+03 3.08e+03)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 1868.1M
Iteration  4: Total net bbox = 9.333e+04 (4.15e+04 5.18e+04)
              Est.  stn bbox = 1.253e+05 (5.55e+04 6.98e+04)
              cpu = 0:00:05.4 real = 0:00:05.0 mem = 1890.1M
Iteration  5: Total net bbox = 9.333e+04 (4.15e+04 5.18e+04)
              Est.  stn bbox = 1.253e+05 (5.55e+04 6.98e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1890.1M
Iteration  6: Total net bbox = 1.346e+05 (6.58e+04 6.88e+04)
              Est.  stn bbox = 1.818e+05 (8.33e+04 9.85e+04)
              cpu = 0:00:05.7 real = 0:00:06.0 mem = 1869.1M
Iteration  7: Total net bbox = 1.684e+05 (8.08e+04 8.76e+04)
              Est.  stn bbox = 2.238e+05 (1.00e+05 1.23e+05)
              cpu = 0:00:05.5 real = 0:00:05.0 mem = 1869.1M
Iteration  8: Total net bbox = 1.684e+05 (8.08e+04 8.76e+04)
              Est.  stn bbox = 2.238e+05 (1.00e+05 1.23e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1869.1M
Iteration  9: Total net bbox = 1.681e+05 (8.11e+04 8.71e+04)
              Est.  stn bbox = 2.246e+05 (1.01e+05 1.24e+05)
              cpu = 0:00:06.0 real = 0:00:06.0 mem = 1865.6M
Iteration 10: Total net bbox = 1.681e+05 (8.11e+04 8.71e+04)
              Est.  stn bbox = 2.246e+05 (1.01e+05 1.24e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1865.6M
Iteration 11: Total net bbox = 1.656e+05 (7.96e+04 8.60e+04)
              Est.  stn bbox = 2.194e+05 (9.85e+04 1.21e+05)
              cpu = 0:00:14.7 real = 0:00:15.0 mem = 1867.6M
Iteration 12: Total net bbox = 1.656e+05 (7.96e+04 8.60e+04)
              Est.  stn bbox = 2.194e+05 (9.85e+04 1.21e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1867.6M
Finished Global Placement (cpu=0:00:42.5, real=0:00:43.0, mem=1867.6M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/6
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:05 mem=1867.6M) ***
Total net bbox length = 1.658e+05 (7.971e+04 8.611e+04) (ext = 1.371e+04)
Move report: Detail placement moves 9604 insts, mean move: 0.57 um, max move: 48.17 um 
	Max move on inst (mem_addr_reg[2]): (82.40, 64.60) --> (80.40, 18.43)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1896.3MB
Summary Report:
Instances move: 9604 (out of 9604 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 48.17 um (Instance: mem_addr_reg[2]) (82.396, 64.601) -> (80.4, 18.43)
	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
Total net bbox length = 1.656e+05 (7.949e+04 8.608e+04) (ext = 1.351e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1896.3MB
*** Finished refinePlace (0:02:06 mem=1896.3M) ***
*** Finished Initial Placement (cpu=0:00:44.4, real=0:00:45.0, mem=1883.3M) ***
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4304 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4304
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10467 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10467
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10467 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.941414e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.31 seconds, mem = 1892.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   38285 
[NR-eGR]  Metal2   (2V)         69088   56070 
[NR-eGR]  Metal3   (3H)         80025    5129 
[NR-eGR]  Metal4   (4V)         33434    1836 
[NR-eGR]  Metal5   (5H)         16466     240 
[NR-eGR]  Metal6   (6V)          2893      66 
[NR-eGR]  Metal7   (7H)           921      47 
[NR-eGR]  Metal8   (8V)           701      23 
[NR-eGR]  Metal9   (9H)           348      11 
[NR-eGR]  Metal10  (10V)            1       6 
[NR-eGR]  Metal11  (11H)            2       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       203880  101713 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 165366um
[NR-eGR] Total length: 203880um, number of vias: 101713
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6788um, number of vias: 5656
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.40 seconds, mem = 1894.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.8, real=0:00:01.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:47, real = 0: 0:48, mem = 1870.0M **
AAE DB initialization (MEM=1892.91 CPU=0:00:00.0 REAL=0:00:00.0) 
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:48.3/0:00:49.1 (1.0), totSession cpu/real = 0:02:08.5/0:08:02.7 (0.3), mem = 1892.9M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1478.6M, totSessionCpu=0:02:09 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:08.5/0:08:02.8 (0.3), mem = 1892.9M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1900.94 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1487.6M, totSessionCpu=0:02:10 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1900.94 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4304 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4304
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10467 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10467
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10467 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.963986e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   38285 
[NR-eGR]  Metal2   (2V)         69533   55978 
[NR-eGR]  Metal3   (3H)         81301    5287 
[NR-eGR]  Metal4   (4V)         33896    1791 
[NR-eGR]  Metal5   (5H)         16683     264 
[NR-eGR]  Metal6   (6V)          2955      66 
[NR-eGR]  Metal7   (7H)           944      47 
[NR-eGR]  Metal8   (8V)           686      21 
[NR-eGR]  Metal9   (9H)           347      11 
[NR-eGR]  Metal10  (10V)            1       6 
[NR-eGR]  Metal11  (11H)            2       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       206348  101756 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 165366um
[NR-eGR] Total length: 206348um, number of vias: 101756
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7109um, number of vias: 5679
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.75 sec, Curr Mem: 1907.88 MB )
Extraction called for design 'picorv32' of instances=9604 and nets=10653 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1901.875M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1908.66)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 10511
End delay calculation. (MEM=2051.26 CPU=0:00:02.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2014.64 CPU=0:00:02.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:02:16 mem=2014.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.762  |
|           TNS (ns):| -18.873 |
|    Violating Paths:|   32    |
|          All Paths:|  3416   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    453 (2423)    |   -2.540   |    453 (2423)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.874%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1531.8M, totSessionCpu=0:02:16 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.5/0:00:07.6 (1.0), totSession cpu/real = 0:02:16.0/0:08:10.3 (0.3), mem = 1986.9M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1986.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1986.9M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:16.2/0:08:10.5 (0.3), mem = 1986.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:16.4/0:08:10.7 (0.3), mem = 2183.8M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:16.8/0:08:11.1 (0.3), mem = 2090.8M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:18.2/0:08:12.5 (0.3), mem = 2109.9M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:18.5/0:08:12.8 (0.3), mem = 2109.9M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:02:20.4/0:08:14.7 (0.3), mem = 2110.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:20.4/0:08:14.7 (0.3), mem = 2110.1M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   689|  4128|    -2.60|     0|     0|     0.00|     0|     0|     0|     0|    -0.76|   -18.87|       0|       0|       0| 69.87%|          |         |
|     1|     2|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.61|     0.00|     454|      24|     133| 71.79%| 0:00:06.0|  2217.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.61|     0.00|       1|       0|       0| 71.79%| 0:00:00.0|  2217.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:05.6 real=0:00:06.0 mem=2217.5M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:02:26.7/0:08:21.0 (0.3), mem = 2135.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1658.8M, totSessionCpu=0:02:27 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:27.0/0:08:21.3 (0.3), mem = 2173.6M
*info: 1 clock net excluded
*info: 35 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|   0.000|   0.000|   71.79%|   0:00:00.0| 2195.7M|default_emulate_view|       NA| NA                                          |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2195.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2195.7M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:02:28.7/0:08:23.0 (0.3), mem = 2136.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:28.9/0:08:23.2 (0.3), mem = 2193.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.79
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.79%|        -|   0.000|   0.000|   0:00:00.0| 2195.8M|
|   71.79%|        0|   0.000|   0.000|   0:00:01.0| 2196.8M|
|   71.79%|        0|   0.000|   0.000|   0:00:00.0| 2196.8M|
|   71.77%|        6|   0.000|   0.000|   0:00:00.0| 2216.9M|
|   71.41%|      195|   0.000|   0.000|   0:00:04.0| 2216.9M|
|   71.40%|        4|   0.000|   0.000|   0:00:00.0| 2216.9M|
|   71.40%|        0|   0.000|   0.000|   0:00:00.0| 2216.9M|
|   71.40%|        0|   0.000|   0.000|   0:00:00.0| 2216.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.40
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:06.3) (real = 0:00:06.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:02:35.2/0:08:29.4 (0.3), mem = 2216.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2140.82M, totSessionCpu=0:02:35).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:35.6/0:08:29.8 (0.3), mem = 2140.8M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4304 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4304
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10940 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10940
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10940 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.951828e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.45 seconds, mem = 2151.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.4, real=0:00:01.0)***
Iteration  6: Total net bbox = 1.581e+05 (7.57e+04 8.24e+04)
              Est.  stn bbox = 2.095e+05 (9.35e+04 1.16e+05)
              cpu = 0:00:09.8 real = 0:00:09.0 mem = 2215.8M
Iteration  7: Total net bbox = 1.614e+05 (7.72e+04 8.42e+04)
              Est.  stn bbox = 2.129e+05 (9.51e+04 1.18e+05)
              cpu = 0:00:16.2 real = 0:00:16.0 mem = 2203.8M
Iteration  8: Total net bbox = 1.632e+05 (7.81e+04 8.51e+04)
              Est.  stn bbox = 2.146e+05 (9.60e+04 1.19e+05)
              cpu = 0:00:20.4 real = 0:00:20.0 mem = 2199.8M
Iteration  9: Total net bbox = 1.668e+05 (7.99e+04 8.69e+04)
              Est.  stn bbox = 2.175e+05 (9.75e+04 1.20e+05)
              cpu = 0:00:35.9 real = 0:00:35.0 mem = 2217.8M
Iteration 10: Total net bbox = 1.629e+05 (7.62e+04 8.67e+04)
              Est.  stn bbox = 2.124e+05 (9.28e+04 1.20e+05)
              cpu = 0:00:04.2 real = 0:00:04.0 mem = 2217.8M
Move report: Timing Driven Placement moves 10077 insts, mean move: 7.62 um, max move: 94.98 um 
	Max move on inst (mem_addr_reg[9]): (84.60, 95.38) --> (15.26, 69.74)

Finished Incremental Placement (cpu=0:01:29, real=0:01:29, mem=2217.8M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:06 mem=2217.8M) ***
Total net bbox length = 1.661e+05 (7.826e+04 8.783e+04) (ext = 1.130e+04)
Move report: Detail placement moves 10077 insts, mean move: 0.52 um, max move: 30.47 um 
	Max move on inst (FE_OFC135_genblk1_pcpi_mul_rs1_10): (55.69, 167.17) --> (65.60, 187.72)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2222.7MB
Summary Report:
Instances move: 10077 (out of 10077 movable)
Instances flipped: 0
Mean displacement: 0.52 um
Max displacement: 30.47 um (Instance: FE_OFC135_genblk1_pcpi_mul_rs1_10) (55.686, 167.166) -> (65.6, 187.72)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.667e+05 (7.827e+04 8.840e+04) (ext = 1.126e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2222.7MB
*** Finished refinePlace (0:04:08 mem=2222.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4304 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4304
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10940 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10940
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10940 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.921459e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.41 seconds, mem = 2206.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   39231 
[NR-eGR]  Metal2   (2V)         68513   57102 
[NR-eGR]  Metal3   (3H)         78436    5816 
[NR-eGR]  Metal4   (4V)         35280    1837 
[NR-eGR]  Metal5   (5H)         15823     233 
[NR-eGR]  Metal6   (6V)          3337      60 
[NR-eGR]  Metal7   (7H)           423      38 
[NR-eGR]  Metal8   (8V)           358      21 
[NR-eGR]  Metal9   (9H)           174      11 
[NR-eGR]  Metal10  (10V)            2       6 
[NR-eGR]  Metal11  (11H)            7       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       202352  104355 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 166669um
[NR-eGR] Total length: 202352um, number of vias: 104355
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6813um, number of vias: 5615
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.45 seconds, mem = 2202.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:33, real=0:01:32)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2175.8M)
Extraction called for design 'picorv32' of instances=10077 and nets=11126 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2175.793M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:01, real = 0:02:00, mem = 1656.9M, totSessionCpu=0:04:09 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2169.89)
Total number of fetched objects 10984
End delay calculation. (MEM=2197.83 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2197.83 CPU=0:00:02.8 REAL=0:00:03.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:37.9/0:01:37.7 (1.0), totSession cpu/real = 0:04:13.5/0:10:07.5 (0.4), mem = 2197.8M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:14.3/0:10:08.3 (0.4), mem = 2213.8M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    70|   407|    -0.21|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|       0|       0|       0| 71.40%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|      41|       0|      37| 71.59%| 0:00:01.0|  2268.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|       0|       0|       0| 71.59%| 0:00:00.0|  2268.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2268.0M) ***

*** Starting refinePlace (0:04:17 mem=2260.0M) ***
Total net bbox length = 1.668e+05 (7.835e+04 8.848e+04) (ext = 1.126e+04)
Move report: Detail placement moves 109 insts, mean move: 1.58 um, max move: 9.62 um 
	Max move on inst (FE_OFC223_n_2204): (159.20, 105.64) --> (165.40, 102.22)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2263.0MB
Summary Report:
Instances move: 109 (out of 10118 movable)
Instances flipped: 0
Mean displacement: 1.58 um
Max displacement: 9.62 um (Instance: FE_OFC223_n_2204) (159.2, 105.64) -> (165.4, 102.22)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.670e+05 (7.842e+04 8.855e+04) (ext = 1.126e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2263.0MB
*** Finished refinePlace (0:04:18 mem=2263.0M) ***
*** maximum move = 9.62 um ***
*** Finished re-routing un-routed nets (2260.0M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2260.0M) ***
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:04:18.4/0:10:12.4 (0.4), mem = 2181.0M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=2181.0M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.655  |  1.116  |  0.655  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.586%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:10, real = 0:02:10, mem = 1690.4M, totSessionCpu=0:04:19 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:19.3/0:10:13.3 (0.4), mem = 2238.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.59
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.59%|        -|   0.000|   0.000|   0:00:00.0| 2238.4M|
|   71.28%|      164|   0.000|   0.000|   0:00:12.0| 2322.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.28
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:13.2) (real = 0:00:13.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:13.2/0:00:13.2 (1.0), totSession cpu/real = 0:04:32.5/0:10:26.5 (0.4), mem = 2322.7M
End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:14, mem=2189.60M, totSessionCpu=0:04:33).
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:32.8/0:10:26.8 (0.4), mem = 2246.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.28
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.28%|        -|   0.000|   0.000|   0:00:00.0| 2246.8M|
|   71.28%|        0|   0.000|   0.000|   0:00:00.0| 2246.8M|
|   71.25%|        8|   0.000|   0.000|   0:00:01.0| 2265.9M|
|   71.15%|       63|   0.000|   0.000|   0:00:02.0| 2265.9M|
|   71.15%|        2|   0.000|   0.000|   0:00:00.0| 2265.9M|
|   71.15%|        0|   0.000|   0.000|   0:00:00.0| 2265.9M|
|   71.15%|        0|   0.000|   0.000|   0:00:01.0| 2265.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.15
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 74 skipped = 0, called in commitmove = 65, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
*** Starting refinePlace (0:04:37 mem=2265.9M) ***
Total net bbox length = 1.666e+05 (7.818e+04 8.843e+04) (ext = 1.116e+04)
Move report: Detail placement moves 124 insts, mean move: 1.16 um, max move: 8.84 um 
	Max move on inst (FE_OFC70_pcpi_rs2_14): (82.60, 102.22) --> (80.60, 95.38)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2269.0MB
Summary Report:
Instances move: 124 (out of 10027 movable)
Instances flipped: 0
Mean displacement: 1.16 um
Max displacement: 8.84 um (Instance: FE_OFC70_pcpi_rs2_14) (82.6, 102.22) -> (80.6, 95.38)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.667e+05 (7.820e+04 8.848e+04) (ext = 1.116e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2269.0MB
*** Finished refinePlace (0:04:37 mem=2269.0M) ***
*** maximum move = 8.84 um ***
*** Finished re-routing un-routed nets (2266.0M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=2266.0M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.8/0:00:04.7 (1.0), totSession cpu/real = 0:04:37.5/0:10:31.5 (0.4), mem = 2266.0M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2189.89M, totSessionCpu=0:04:38).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:37.8/0:10:31.8 (0.4), mem = 2189.9M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.65|     0.00|       0|       0|       0| 71.15%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.65|     0.00|       1|       0|       0| 71.15%| 0:00:00.0|  2285.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.65|     0.00|       0|       0|       0| 71.15%| 0:00:00.0|  2285.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2285.3M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.3 (1.0), totSession cpu/real = 0:04:39.1/0:10:33.1 (0.4), mem = 2190.2M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:04:39 mem=2190.2M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2190.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 3 insts, mean move: 1.77 um, max move: 2.51 um 
	Max move on inst (g186922__5115): (119.00, 23.56) --> (119.80, 21.85)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2193.3MB
Summary Report:
Instances move: 3 (out of 10028 movable)
Instances flipped: 0
Mean displacement: 1.77 um
Max displacement: 2.51 um (Instance: g186922__5115) (119, 23.56) -> (119.8, 21.85)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2193.3MB
*** Finished refinePlace (0:04:40 mem=2193.3M) ***
Register exp ratio and priority group on 0 nets on 10935 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=10028 and nets=11077 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2176.898M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2170.91)
Total number of fetched objects 10935
End delay calculation. (MEM=2198.12 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2198.12 CPU=0:00:02.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:04:44 mem=2198.1M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4304 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4304
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10891 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10891
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10891 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.921202e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.44 sec, Real: 0.46 sec, Curr Mem: 2206.12 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:36, real = 0:02:36, mem = 1699.1M, totSessionCpu=0:04:45 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.650  |  1.040  |  0.650  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.152%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:38, real = 0:02:40, mem = 1701.4M, totSessionCpu=0:04:46 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:03:27, real = 0:03:30, mem = 2069.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 5 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:03:26.7/0:03:30.1 (1.0), totSession cpu/real = 0:04:46.6/0:10:43.4 (0.4), mem = 2069.6M
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { default_emulate_view }
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -usefulSkew                         true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #2 [begin] : totSession cpu/real = 0:04:48.3/0:10:58.4 (0.4), mem = 2079.7M
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:48.4/0:10:58.5 (0.4), mem = 2073.7M
*** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:48.4/0:10:58.5 (0.4), mem = 2073.7M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1596.0M, totSessionCpu=0:04:48 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:48.5/0:10:58.6 (0.4), mem = 2073.7M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1603.3M, totSessionCpu=0:04:50 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2097.71 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4304 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4304
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10891 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10891
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10891 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.940833e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   39133 
[NR-eGR]  Metal2   (2V)         68986   56911 
[NR-eGR]  Metal3   (3H)         79098    5929 
[NR-eGR]  Metal4   (4V)         35098    1901 
[NR-eGR]  Metal5   (5H)         16553     228 
[NR-eGR]  Metal6   (6V)          3608      60 
[NR-eGR]  Metal7   (7H)           564      38 
[NR-eGR]  Metal8   (8V)           304      21 
[NR-eGR]  Metal9   (9H)           103       9 
[NR-eGR]  Metal10  (10V)            2       6 
[NR-eGR]  Metal11  (11H)            6       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       204322  104236 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 166697um
[NR-eGR] Total length: 204322um, number of vias: 104236
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7112um, number of vias: 5600
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.84 sec, Real: 0.84 sec, Curr Mem: 2089.98 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'picorv32' of instances=10028 and nets=11077 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2084.984M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2087)
Total number of fetched objects 10935
End delay calculation. (MEM=2106.94 CPU=0:00:02.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2106.94 CPU=0:00:02.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:04:56 mem=2106.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.636  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3416   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.152%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1601.7M, totSessionCpu=0:04:57 **
*** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:08.1/0:00:08.1 (1.0), totSession cpu/real = 0:04:56.5/0:11:06.6 (0.4), mem = 2075.2M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2075.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2075.2M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:56.8/0:11:06.9 (0.4), mem = 2075.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:04:57.1/0:11:07.2 (0.4), mem = 2267.4M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:57.9/0:11:08.0 (0.4), mem = 2174.4M
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:04:59.3/0:11:09.4 (0.4), mem = 2190.7M

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:59.7/0:11:09.8 (0.4), mem = 2209.9M
*info: 1 clock net excluded
*info: 35 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|   0.000|   0.000|   71.15%|   0:00:00.0| 2248.0M|default_emulate_view|       NA| NA                                          |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2248.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2248.0M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:05:01.1/0:11:11.2 (0.4), mem = 2188.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:05:01.2/0:11:11.3 (0.4), mem = 2246.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.15
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.15%|        -|   0.000|   0.000|   0:00:00.0| 2248.2M|
|   71.15%|        0|   0.000|   0.000|   0:00:01.0| 2248.2M|
|   71.15%|        0|   0.000|   0.000|   0:00:00.0| 2248.2M|
|   71.14%|        3|   0.000|   0.000|   0:00:00.0| 2270.3M|
|   71.13%|        3|   0.000|   0.000|   0:00:01.0| 2270.3M|
|   71.13%|        0|   0.000|   0.000|   0:00:00.0| 2270.3M|
|   71.13%|        0|   0.000|   0.000|   0:00:00.0| 2270.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.13
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:05:03.8/0:11:13.9 (0.5), mem = 2270.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2194.18M, totSessionCpu=0:05:04).
*** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:05:04.1/0:11:14.2 (0.5), mem = 2194.2M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4304 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4304
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10888 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10888
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10888 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.921117e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.34 seconds, mem = 2208.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
Iteration  6: Total net bbox = 1.568e+05 (7.50e+04 8.18e+04)
              Est.  stn bbox = 2.079e+05 (9.26e+04 1.15e+05)
              cpu = 0:00:09.6 real = 0:00:10.0 mem = 2248.7M
Iteration  7: Total net bbox = 1.598e+05 (7.64e+04 8.34e+04)
              Est.  stn bbox = 2.107e+05 (9.39e+04 1.17e+05)
              cpu = 0:00:13.3 real = 0:00:13.0 mem = 2240.7M
Iteration  8: Total net bbox = 1.620e+05 (7.71e+04 8.50e+04)
              Est.  stn bbox = 2.129e+05 (9.46e+04 1.18e+05)
              cpu = 0:00:15.6 real = 0:00:16.0 mem = 2236.7M
Iteration  9: Total net bbox = 1.651e+05 (7.85e+04 8.67e+04)
              Est.  stn bbox = 2.154e+05 (9.59e+04 1.19e+05)
              cpu = 0:00:33.2 real = 0:00:33.0 mem = 2252.7M
Iteration 10: Total net bbox = 1.610e+05 (7.47e+04 8.64e+04)
              Est.  stn bbox = 2.099e+05 (9.09e+04 1.19e+05)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 2252.7M
Move report: Timing Driven Placement moves 10025 insts, mean move: 4.03 um, max move: 58.07 um 
	Max move on inst (FE_OFC553_mem_la_wstrb_2): (74.60, 54.34) --> (50.69, 20.18)

Finished Incremental Placement (cpu=0:01:19, real=0:01:18, mem=2252.7M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:06:23 mem=2252.7M) ***
Total net bbox length = 1.642e+05 (7.668e+04 8.752e+04) (ext = 1.125e+04)
Move report: Detail placement moves 10024 insts, mean move: 0.49 um, max move: 24.78 um 
	Max move on inst (pcpi_insn_reg[21]): (80.63, 15.02) --> (105.40, 15.01)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2257.5MB
Summary Report:
Instances move: 10024 (out of 10025 movable)
Instances flipped: 1
Mean displacement: 0.49 um
Max displacement: 24.78 um (Instance: pcpi_insn_reg[21]) (80.6275, 15.0215) -> (105.4, 15.01)
	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
Total net bbox length = 1.647e+05 (7.665e+04 8.808e+04) (ext = 1.117e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2257.5MB
*** Finished refinePlace (0:06:25 mem=2257.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4304 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4304
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10888 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10888
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10888 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.898613e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.40 seconds, mem = 2245.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   39127 
[NR-eGR]  Metal2   (2V)         68315   56418 
[NR-eGR]  Metal3   (3H)         76763    5948 
[NR-eGR]  Metal4   (4V)         34386    1954 
[NR-eGR]  Metal5   (5H)         15891     235 
[NR-eGR]  Metal6   (6V)          3628      60 
[NR-eGR]  Metal7   (7H)           503      40 
[NR-eGR]  Metal8   (8V)           286      21 
[NR-eGR]  Metal9   (9H)            88      11 
[NR-eGR]  Metal10  (10V)            2       6 
[NR-eGR]  Metal11  (11H)           11       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       199872  103820 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 164724um
[NR-eGR] Total length: 199872um, number of vias: 103820
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6793um, number of vias: 5601
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.49 seconds, mem = 2241.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:22, real=0:01:22)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2215.6M)
Extraction called for design 'picorv32' of instances=10025 and nets=11074 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2215.605M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:38, real = 0:01:38, mem = 1692.7M, totSessionCpu=0:06:27 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2217.7)
Total number of fetched objects 10932
End delay calculation. (MEM=2245.64 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2245.64 CPU=0:00:02.8 REAL=0:00:02.0)
*** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:01:26.6/0:01:26.5 (1.0), totSession cpu/real = 0:06:30.8/0:12:40.7 (0.5), mem = 2245.6M
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:31.2/0:12:41.2 (0.5), mem = 2261.6M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    73|   340|    -0.21|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|       0|       0|       0| 71.13%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|      51|       2|      30| 71.35%| 0:00:02.0|  2315.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|       0|       0|       0| 71.35%| 0:00:00.0|  2315.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=2315.8M) ***

*** Starting refinePlace (0:06:34 mem=2307.8M) ***
Total net bbox length = 1.650e+05 (7.679e+04 8.824e+04) (ext = 1.118e+04)
Move report: Detail placement moves 140 insts, mean move: 1.63 um, max move: 11.40 um 
	Max move on inst (FE_OFC638_genblk1_pcpi_mul_mul_2366_47_n_1294): (66.00, 177.46) --> (77.40, 177.46)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2310.9MB
Summary Report:
Instances move: 140 (out of 10078 movable)
Instances flipped: 0
Mean displacement: 1.63 um
Max displacement: 11.40 um (Instance: FE_OFC638_genblk1_pcpi_mul_mul_2366_47_n_1294) (66, 177.46) -> (77.4, 177.46)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.652e+05 (7.689e+04 8.835e+04) (ext = 1.119e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2310.9MB
*** Finished refinePlace (0:06:35 mem=2310.9M) ***
*** maximum move = 11.40 um ***
*** Finished re-routing un-routed nets (2307.9M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2307.9M) ***
*** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:06:35.1/0:12:45.0 (0.5), mem = 2228.8M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.06min real=0.07min mem=2228.8M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.661  |  1.035  |  0.661  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.352%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:47, real = 0:01:47, mem = 1721.5M, totSessionCpu=0:06:36 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:35.9/0:12:45.8 (0.5), mem = 2286.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.35
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.35%|        -|   0.000|   0.000|   0:00:00.0| 2286.2M|
|   71.19%|       80|   0.000|   0.000|   0:00:11.0| 2338.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.19
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:11.4) (real = 0:00:11.0) **
*** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:11.4/0:00:11.4 (1.0), totSession cpu/real = 0:06:47.4/0:12:57.2 (0.5), mem = 2338.4M
End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:11, mem=2237.37M, totSessionCpu=0:06:47).
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:47.6/0:12:57.5 (0.5), mem = 2294.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.19
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.19%|        -|   0.000|   0.000|   0:00:00.0| 2294.6M|
|   71.19%|        0|   0.000|   0.000|   0:00:00.0| 2294.6M|
|   71.16%|       10|   0.000|   0.000|   0:00:01.0| 2313.7M|
|   71.12%|       28|   0.000|   0.000|   0:00:01.0| 2313.7M|
|   71.12%|        0|   0.000|   0.000|   0:00:00.0| 2313.7M|
|   71.12%|        0|   0.000|   0.000|   0:00:01.0| 2313.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.12
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 29 skipped = 0, called in commitmove = 28, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
*** Starting refinePlace (0:06:51 mem=2313.7M) ***
Total net bbox length = 1.651e+05 (7.683e+04 8.824e+04) (ext = 1.113e+04)
Move report: Detail placement moves 81 insts, mean move: 1.31 um, max move: 8.44 um 
	Max move on inst (FE_OFC666_4456): (45.80, 221.92) --> (44.20, 215.08)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2316.7MB
Summary Report:
Instances move: 81 (out of 10023 movable)
Instances flipped: 0
Mean displacement: 1.31 um
Max displacement: 8.44 um (Instance: FE_OFC666_4456) (45.8, 221.92) -> (44.2, 215.08)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.651e+05 (7.687e+04 8.826e+04) (ext = 1.113e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2316.7MB
*** Finished refinePlace (0:06:51 mem=2316.7M) ***
*** maximum move = 8.44 um ***
*** Finished re-routing un-routed nets (2313.7M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=2313.7M) ***
*** AreaOpt #3 [finish] (place_opt_design #2) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:06:51.6/0:13:01.5 (0.5), mem = 2313.7M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2237.66M, totSessionCpu=0:06:52).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:51.8/0:13:01.7 (0.5), mem = 2237.7M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.60|     0.00|       0|       0|       0| 71.12%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.60|     0.00|       0|       0|       0| 71.12%| 0:00:00.0|  2294.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2294.9M) ***

*** DrvOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:06:53.1/0:13:03.0 (0.5), mem = 2237.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:06:53 mem=2237.8M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2237.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2237.8MB
Summary Report:
Instances move: 0 (out of 10023 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2237.8MB
*** Finished refinePlace (0:06:54 mem=2237.8M) ***
Register exp ratio and priority group on 0 nets on 10930 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=10023 and nets=11072 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2223.453M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2217.47)
Total number of fetched objects 10930
End delay calculation. (MEM=2244.67 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2244.67 CPU=0:00:02.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:06:59 mem=2244.7M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4304 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4304
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10886 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10886
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10886 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.900614e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         7( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.34 sec, Real: 0.35 sec, Curr Mem: 2252.68 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:10, real = 0:02:10, mem = 1726.9M, totSessionCpu=0:06:59 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.605  |  1.088  |  0.605  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.119%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:12, real = 0:02:13, mem = 1727.5M, totSessionCpu=0:07:00 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:02:12, real = 0:02:14, mem = 2122.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 1 warning(s), 0 error(s)

*** place_opt_design #2 [finish] : cpu/real = 0:02:11.9/0:02:14.0 (1.0), totSession cpu/real = 0:07:00.3/0:13:12.4 (0.5), mem = 2122.1M
<CMD> report_power > innovus_power_step11.txt
env CDS_WORKAREA is set to /home/p/paschalk

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1622.09MB/3604.24MB/1788.12MB)

Begin Processing Timing Window Data for Power Calculation

clk(125MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1622.73MB/3604.24MB/1788.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1622.80MB/3604.24MB/1788.12MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT)
2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT): 10%
2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT): 20%
2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT): 30%
2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT): 40%
2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT): 50%
2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT): 60%
2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT): 70%
2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT): 80%
2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT): 90%

Finished Levelizing
2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT)

Starting Activity Propagation
2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT): 10%
2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT): 20%

Finished Activity Propagation
2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1623.19MB/3604.24MB/1788.12MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-21 02:12:20 (2024-Jan-21 00:12:20 GMT)
 ... Calculating switching power
2024-Jan-21 02:12:21 (2024-Jan-21 00:12:21 GMT): 10%
2024-Jan-21 02:12:21 (2024-Jan-21 00:12:21 GMT): 20%
2024-Jan-21 02:12:21 (2024-Jan-21 00:12:21 GMT): 30%
2024-Jan-21 02:12:21 (2024-Jan-21 00:12:21 GMT): 40%
2024-Jan-21 02:12:21 (2024-Jan-21 00:12:21 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-21 02:12:21 (2024-Jan-21 00:12:21 GMT): 60%
2024-Jan-21 02:12:21 (2024-Jan-21 00:12:21 GMT): 70%
2024-Jan-21 02:12:22 (2024-Jan-21 00:12:22 GMT): 80%
2024-Jan-21 02:12:22 (2024-Jan-21 00:12:22 GMT): 90%

Finished Calculating power
2024-Jan-21 02:12:22 (2024-Jan-21 00:12:22 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1623.71MB/3604.24MB/1788.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1623.71MB/3604.24MB/1788.12MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1623.78MB/3604.24MB/1788.12MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1623.78MB/3604.24MB/1788.12MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-21 02:12:22 (2024-Jan-21 00:12:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.85830623 	   75.2103%
Total Switching Power:       0.28221558 	   24.7295%
Total Leakage Power:         0.00068695 	    0.0602%
Total Power:                 1.14120877
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.5946     0.05511   0.0002683        0.65       56.96
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.2637      0.2271   0.0004187      0.4912       43.04
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.8583      0.2822    0.000687       1.141         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8583      0.2822    0.000687       1.141         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: genblk1.pcpi_mul_mul_2366_47_g13480 (OAI31X4):         0.001431
*              Highest Leakage Power:        latched_branch_reg (DFFHQX8):         3.48e-07
*                Total Cap:      2.47572e-11 F
*                Total instances in design: 10023
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1626.88MB/3604.24MB/1788.12MB)

<CMD> report_timing > innovus_timing_step11.txt
<CMD> report_area > innovus_area_step11.txt
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 11 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> earlyGlobalRoute
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2126.20 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4929 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 399634
[NR-eGR] #PG Blockages       : 4929
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10886 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10886
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10886 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.900614e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        35( 0.56%)         1( 0.02%)   ( 0.58%) 
[NR-eGR]  Metal2 ( 2)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        38( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         15730  40971 
[NR-eGR]  Metal2   (2V)         71126  26470 
[NR-eGR]  Metal3   (3H)         69055   4316 
[NR-eGR]  Metal4   (4V)         28516   1251 
[NR-eGR]  Metal5   (5H)         10979    184 
[NR-eGR]  Metal6   (6V)          2585     60 
[NR-eGR]  Metal7   (7H)           465     40 
[NR-eGR]  Metal8   (8V)           386     23 
[NR-eGR]  Metal9   (9H)           102     11 
[NR-eGR]  Metal10  (10V)            2      6 
[NR-eGR]  Metal11  (11H)           11      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       198956  73332 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 165135um
[NR-eGR] Total length: 198956um, number of vias: 73332
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6706um, number of vias: 3966
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.27 sec, Real: 1.26 sec, Curr Mem: 2113.31 MB )
<CMD> reportCongestion -hotSpot
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -name NDR_13
<CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -non_default_rule NDR_13 -name t_route -preferred_routing_layer_effort high
<CMD> set_ccopt_property -net_type trunk -route_type t_route
<CMD> set_ccopt_property target_skew 0.2
<CMD> set_ccopt_property target_max_trans 0.2
<CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -name l_route -preferred_routing_layer_effort high
<CMD> set_ccopt_property -net_type leaf -route_type l_route
<CMD> set_ccopt_property target_skew 0.2
<CMD> set_ccopt_property target_max_trans 0.2
<CMD> create_ccopt_clock_tree_spec -file step14_1.spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: step14_1.spec
<CMD> ccopt_design
#% Begin ccopt_design (date=01/21 02:15:49, mem=1599.4M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:07:30.9/0:17:08.6 (0.4), mem = 2107.3M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               41.7
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { default_emulate_view }
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalMaxRouteLayer              11
setRouteMode -earlyGlobalMinRouteLayer              1
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1961 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/default_emulate_constraint_mode was created. It contains 1961 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2111.3M, init mem=2111.3M)
*info: Placed = 10023         
*info: Unplaced = 0           
Placement Density:71.12%(32241/45334)
Placement Density (including fixed std cells):71.12%(32241/45334)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2111.3M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:32.3/0:17:10.0 (0.4), mem = 2147.9M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 1961 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1961 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2141.95 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4929 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 399634
[NR-eGR] #PG Blockages       : 4929
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10886 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10886
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10886 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.900614e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        35( 0.56%)         1( 0.02%)   ( 0.58%) 
[NR-eGR]  Metal2 ( 2)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        38( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         15730  40971 
[NR-eGR]  Metal2   (2V)         71126  26470 
[NR-eGR]  Metal3   (3H)         69055   4316 
[NR-eGR]  Metal4   (4V)         28516   1251 
[NR-eGR]  Metal5   (5H)         10979    184 
[NR-eGR]  Metal6   (6V)          2585     60 
[NR-eGR]  Metal7   (7H)           465     40 
[NR-eGR]  Metal8   (8V)           386     23 
[NR-eGR]  Metal9   (9H)           102     11 
[NR-eGR]  Metal10  (10V)            2      6 
[NR-eGR]  Metal11  (11H)           11      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       198956  73332 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 165135um
[NR-eGR] Total length: 198956um, number of vias: 73332
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6706um, number of vias: 3966
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.14 sec, Real: 1.16 sec, Curr Mem: 2148.57 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.2 real=0:00:01.3)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
  No private non-default CCOpt properties
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  The following route types were modified by the autotrimmer:
    l_route (Metal5-Metal9) was replaced by l_route_ccopt_autotrimmed (Metal5-Metal7);
      Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
      Layer Metal9 is trimmed off because its RC characteristic is not good
    t_route (Metal5-Metal9) was replaced by t_route_ccopt_autotrimmed (Metal5-Metal7);
      Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
      Layer Metal9 is trimmed off because its RC characteristic is not good
  To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): l_route_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): t_route_ccopt_autotrimmed (default: default)
    source_driver: BUFX2/A BUFX2/Y (default: )
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 45334.152um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
  Slew time target (leaf):    0.200ns
  Slew time target (trunk):   0.200ns
  Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.142ns
  Buffer max distance: 145.485um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.485um, saturatedSlew=0.145ns, speed=721.294um per ns, cellArea=16.455um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=94.992um, saturatedSlew=0.141ns, speed=723.197um per ns, cellArea=14.401um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       1961
  Delay constrained sinks:     1961
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:both.late:
  Skew target:                 0.200ns
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 1961 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.4 real=0:00:03.5)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
          Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      hp wire lengths  : top=0.000um, trunk=464.150um, leaf=2485.305um, total=2949.455um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 39 
    Bottom-up phase done. (took cpu=0:00:01.6 real=0:00:01.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:07:38 mem=2146.6M) ***
Total net bbox length = 1.678e+05 (7.826e+04 8.956e+04) (ext = 1.116e+04)
Move report: Detail placement moves 180 insts, mean move: 1.19 um, max move: 9.22 um 
	Max move on inst (FE_OFC399_n_3363): (199.80, 126.16) --> (205.60, 122.74)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2165.7MB
Summary Report:
Instances move: 180 (out of 10062 movable)
Instances flipped: 0
Mean displacement: 1.19 um
Max displacement: 9.22 um (Instance: FE_OFC399_n_3363) (199.8, 126.16) -> (205.6, 122.74)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.679e+05 (7.830e+04 8.961e+04) (ext = 1.116e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2165.7MB
*** Finished refinePlace (0:07:38 mem=2165.7M) ***
    ClockRefiner summary
    All clock instances: Moved 70, flipped 24 and cell swapped 0 (out of a total of 2000).
    The largest move was 4.31 um for cpuregs_reg[23][15].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [2,2)                   1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------
          2          (192.600,110.770)    (190.600,110.770)    CTS_ccl_a_buf_00038 (a lib_cell CLKBUFX4) at (190.600,110.770), in power domain auto-default
          0          (155.463,133.597)    (155.463,133.597)    CTS_ccl_a_buf_00014 (a lib_cell CLKBUFX4) at (155.000,133.000), in power domain auto-default
          0          (135.062,130.178)    (135.062,130.178)    CTS_ccl_a_buf_00009 (a lib_cell CLKBUFX4) at (134.600,129.580), in power domain auto-default
          0          (151.262,207.643)    (151.262,207.643)    CTS_ccl_a_buf_00024 (a lib_cell CLKBUFX4) at (150.800,206.530), in power domain auto-default
          0          (119.662,170.023)    (119.662,170.023)    CTS_ccl_a_buf_00008 (a lib_cell CLKBUFX4) at (119.200,168.910), in power domain auto-default
          0          (147.262,163.183)    (147.262,163.183)    CTS_ccl_a_buf_00001 (a lib_cell CLKBUFX4) at (146.800,162.070), in power domain auto-default
          0          (194.863,191.738)    (194.863,191.738)    CTS_ccl_a_buf_00030 (a lib_cell CLKBUFX4) at (194.400,191.140), in power domain auto-default
          0          (179.062,195.157)    (179.062,195.157)    CTS_ccl_a_buf_00021 (a lib_cell CLKBUFX4) at (178.600,194.560), in power domain auto-default
          0          (165.863,173.442)    (165.863,173.442)    CTS_ccl_a_buf_00020 (a lib_cell CLKBUFX4) at (165.400,172.330), in power domain auto-default
          0          (194.662,128.982)    (194.662,128.982)    CTS_ccl_a_buf_00039 (a lib_cell CLKBUFX4) at (194.200,127.870), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.9 real=0:00:00.9)
    Clock DAG stats after 'Clustering':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.556pF, total=0.618pF
      wire lengths     : top=0.000um, trunk=931.464um, leaf=6840.205um, total=7771.669um
      hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.200ns count=4 avg=0.156ns sd=0.011ns min=0.149ns max=0.173ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.184ns sd=0.009ns min=0.164ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 9 <= 0.180ns, 18 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.426, avg=0.406, sd=0.009], skew [0.034 vs 0.200], 100% {0.391, 0.426} (wid=0.005 ws=0.003) (gid=0.422 gs=0.033)
    Skew group summary after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.426, avg=0.406, sd=0.009], skew [0.034 vs 0.200], 100% {0.391, 0.426} (wid=0.005 ws=0.003) (gid=0.422 gs=0.033)
    Legalizer API calls during this step: 652 succeeded with high effort: 652 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.6 real=0:00:02.6)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        40 (unrouted=40, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11071 (unrouted=186, trialRouted=10885, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 40 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 40 nets for routing of which 40 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 40 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6106 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6106
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10925 nets ( ignored 10885 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 40 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[NR-eGR] Rule id: 1  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.216900e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [5, 9]
[NR-eGR] Layer group 2: route 36 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.382070e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [5, 9]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.640280e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [5, 11]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.122500e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [5, 11]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.375580e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[NR-eGR] Layer group 6: route 3 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 8.857800e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[NR-eGR] Layer group 7: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 9.394740e+03um
[NR-eGR] Layer group 8: route 3 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 1.043613e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14795  40667 
[NR-eGR]  Metal2   (2V)         69786  27380 
[NR-eGR]  Metal3   (3H)         68177   5261 
[NR-eGR]  Metal4   (4V)         28922   2174 
[NR-eGR]  Metal5   (5H)         13144    914 
[NR-eGR]  Metal6   (6V)          4299     60 
[NR-eGR]  Metal7   (7H)           465     40 
[NR-eGR]  Metal8   (8V)           386     23 
[NR-eGR]  Metal9   (9H)           102     11 
[NR-eGR]  Metal10  (10V)            2      6 
[NR-eGR]  Metal11  (11H)           11      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       200089  76536 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 167906um
[NR-eGR] Total length: 200089um, number of vias: 76536
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7839um, number of vias: 7170
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2039 
[NR-eGR]  Metal2   (2V)          1978  2497 
[NR-eGR]  Metal3   (3H)          1563   981 
[NR-eGR]  Metal4   (4V)           418   923 
[NR-eGR]  Metal5   (5H)          2165   730 
[NR-eGR]  Metal6   (6V)          1715     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7839  7170 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3125um
[NR-eGR] Total length: 7839um, number of vias: 7170
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7839um, number of vias: 7170
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 2162.93 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
    Routing using eGR only done.
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11071 (unrouted=186, trialRouted=10885, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:07:39.0/0:17:16.8 (0.4), mem = 2162.9M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4929 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 400687
[NR-eGR] #PG Blockages       : 4929
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 9498
[NR-eGR] Read 10925 nets ( ignored 40 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 10885
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10885 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.840045e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        32( 0.51%)         1( 0.02%)   ( 0.53%) 
[NR-eGR]  Metal2 ( 2)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        33( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.68 seconds, mem = 2184.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14804  40764 
[NR-eGR]  Metal2   (2V)         69944  27332 
[NR-eGR]  Metal3   (3H)         67628   5334 
[NR-eGR]  Metal4   (4V)         29174   2235 
[NR-eGR]  Metal5   (5H)         13731    898 
[NR-eGR]  Metal6   (6V)          3956     58 
[NR-eGR]  Metal7   (7H)           428     38 
[NR-eGR]  Metal8   (8V)           376     23 
[NR-eGR]  Metal9   (9H)           103     11 
[NR-eGR]  Metal10  (10V)            2      6 
[NR-eGR]  Metal11  (11H)           10      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       200157  76699 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 167906um
[NR-eGR] Total length: 200157um, number of vias: 76699
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.43 seconds, mem = 2169.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:07:40.1/0:17:17.9 (0.4), mem = 2169.6M
    Congestion Repair done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.8 real=0:00:01.9)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=10062 and nets=11111 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2169.559M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.562pF, total=0.625pF
    wire lengths     : top=0.000um, trunk=931.464um, leaf=6840.205um, total=7771.669um
    hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.200ns count=4 avg=0.159ns sd=0.011ns min=0.152ns max=0.176ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 11 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 39 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.430, avg=0.410, sd=0.009], skew [0.035 vs 0.200], 100% {0.395, 0.430} (wid=0.005 ws=0.003) (gid=0.426 gs=0.033)
  Skew group summary after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.430, avg=0.410, sd=0.009], skew [0.035 vs 0.200], 100% {0.395, 0.430} (wid=0.005 ws=0.003) (gid=0.426 gs=0.033)
  CongRepair After Initial Clustering done. (took cpu=0:00:02.4 real=0:00:02.4)
  Stage::Clustering done. (took cpu=0:00:05.0 real=0:00:05.0)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=924.415um, leaf=6837.215um, total=7761.629um
      hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.200ns count=4 avg=0.158ns sd=0.009ns min=0.152ns max=0.171ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=924.415um, leaf=6837.215um, total=7761.629um
      hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.200ns count=4 avg=0.158ns sd=0.009ns min=0.152ns max=0.171ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424, avg=0.408, sd=0.007], skew [0.029 vs 0.200], 100% {0.395, 0.424} (wid=0.005 ws=0.003) (gid=0.421 gs=0.028)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424, avg=0.408, sd=0.007], skew [0.029 vs 0.200], 100% {0.395, 0.424} (wid=0.005 ws=0.003) (gid=0.421 gs=0.028)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=924.415um, leaf=6837.215um, total=7761.629um
      hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.200ns count=4 avg=0.158ns sd=0.009ns min=0.152ns max=0.171ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=924.415um, leaf=6837.215um, total=7761.629um
      hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.200ns count=4 avg=0.158ns sd=0.009ns min=0.152ns max=0.171ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=924.415um, leaf=6837.215um, total=7761.629um
      hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.200ns count=4 avg=0.158ns sd=0.009ns min=0.152ns max=0.171ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=924.415um, leaf=6837.215um, total=7761.629um
      hp wire lengths  : top=0.000um, trunk=467.750um, leaf=2490.905um, total=2958.655um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.200ns count=4 avg=0.158ns sd=0.009ns min=0.152ns max=0.171ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.395, max=0.424], skew [0.029 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=923.895um, leaf=6837.215um, total=7761.109um
      hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.200ns count=4 avg=0.157ns sd=0.013ns min=0.146ns max=0.175ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424, avg=0.405, sd=0.009], skew [0.033 vs 0.200], 100% {0.390, 0.424} (wid=0.005 ws=0.003) (gid=0.420 gs=0.032)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424, avg=0.405, sd=0.009], skew [0.033 vs 0.200], 100% {0.390, 0.424} (wid=0.005 ws=0.003) (gid=0.420 gs=0.032)
    Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.2 real=0:00:01.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.4 real=0:00:01.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:06.7 real=0:00:06.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=923.895um, leaf=6837.215um, total=7761.109um
      hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.200ns count=4 avg=0.157ns sd=0.013ns min=0.146ns max=0.175ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.033 vs 0.200]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.033 vs 0.200]
    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
      hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
      hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
    Legalizer API calls during this step: 159 succeeded with high effort: 159 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
      hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424, avg=0.411, sd=0.010], skew [0.034 vs 0.200], 100% {0.390, 0.424} (wid=0.005 ws=0.003) (gid=0.421 gs=0.033)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424, avg=0.411, sd=0.010], skew [0.034 vs 0.200], 100% {0.390, 0.424} (wid=0.005 ws=0.003) (gid=0.421 gs=0.033)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Reducing Power done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 41 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
          wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
          hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
          Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
          wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
          hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
          Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.3 real=0:00:00.3)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
          wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
          hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
          Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
      hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
    wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
    hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
    Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
      hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
          wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
          hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
          Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
      hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
      hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424], skew [0.034 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
      hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424, avg=0.411, sd=0.010], skew [0.034 vs 0.200], 100% {0.390, 0.424} (wid=0.005 ws=0.003) (gid=0.421 gs=0.033)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.390, max=0.424, avg=0.411, sd=0.010], skew [0.034 vs 0.200], 100% {0.390, 0.424} (wid=0.005 ws=0.003) (gid=0.421 gs=0.033)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:01.3 real=0:00:01.3)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
    wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
    hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
    Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
  Primary reporting skew groups before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.427], skew [0.035 vs 0.200]
  Skew group summary before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.427], skew [0.035 vs 0.200]
  Merging balancing drivers for power...
    Tried: 41 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
      hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.427], skew [0.035 vs 0.200]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.427], skew [0.035 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.561pF, total=0.624pF
      wire lengths     : top=0.000um, trunk=922.995um, leaf=6837.215um, total=7760.209um
      hp wire lengths  : top=0.000um, trunk=478.010um, leaf=2490.905um, total=2968.915um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.200ns count=4 avg=0.166ns sd=0.022ns min=0.146ns max=0.193ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.185ns sd=0.009ns min=0.165ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 16 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.427, avg=0.413, sd=0.010], skew [0.035 vs 0.200], 100% {0.392, 0.427} (wid=0.005 ws=0.003) (gid=0.423 gs=0.034)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.392, max=0.427, avg=0.413, sd=0.010], skew [0.035 vs 0.200], 100% {0.392, 0.427} (wid=0.005 ws=0.003) (gid=0.423 gs=0.034)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 267 succeeded with high effort: 267 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.8 real=0:00:00.8)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.5 real=0:00:02.5)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 220 succeeded with high effort: 220 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.3)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.5 real=0:00:01.5)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.024um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.024um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.556pF, total=0.609pF
      wire lengths     : top=0.000um, trunk=779.345um, leaf=6766.649um, total=7545.994um
      hp wire lengths  : top=0.000um, trunk=439.830um, leaf=2517.920um, total=2957.750um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.200ns count=4 avg=0.149ns sd=0.019ns min=0.125ns max=0.165ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.184ns sd=0.010ns min=0.163ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 9 <= 0.180ns, 18 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 38 CLKBUFX3: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.368, max=0.415, avg=0.394, sd=0.013], skew [0.047 vs 0.200], 100% {0.368, 0.415} (wid=0.005 ws=0.003) (gid=0.411 gs=0.046)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.368, max=0.415, avg=0.394, sd=0.013], skew [0.047 vs 0.200], 100% {0.368, 0.415} (wid=0.005 ws=0.003) (gid=0.411 gs=0.046)
    Legalizer API calls during this step: 1579 succeeded with high effort: 1579 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:05.3 real=0:00:05.3)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.428pF fall=0.378pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.428pF fall=0.378pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.556pF, total=0.609pF
      wire lengths     : top=0.000um, trunk=778.305um, leaf=6766.649um, total=7544.954um
      hp wire lengths  : top=0.000um, trunk=439.830um, leaf=2517.920um, total=2957.750um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.200ns count=4 avg=0.156ns sd=0.010ns min=0.143ns max=0.165ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.184ns sd=0.010ns min=0.163ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 9 <= 0.180ns, 17 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.415, avg=0.400, sd=0.007], skew [0.030 vs 0.200], 100% {0.385, 0.415} (wid=0.005 ws=0.003) (gid=0.411 gs=0.029)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.415, avg=0.400, sd=0.007], skew [0.030 vs 0.200], 100% {0.385, 0.415} (wid=0.005 ws=0.003) (gid=0.411 gs=0.029)
    Legalizer API calls during this step: 79 succeeded with high effort: 79 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.556pF, total=0.609pF
      wire lengths     : top=0.000um, trunk=778.305um, leaf=6766.649um, total=7544.954um
      hp wire lengths  : top=0.000um, trunk=439.830um, leaf=2517.920um, total=2957.750um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.200ns count=4 avg=0.156ns sd=0.010ns min=0.143ns max=0.165ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.184ns sd=0.010ns min=0.163ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 9 <= 0.180ns, 17 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.415, avg=0.400, sd=0.007], skew [0.030 vs 0.200], 100% {0.385, 0.415} (wid=0.005 ws=0.003) (gid=0.411 gs=0.029)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.415, avg=0.400, sd=0.007], skew [0.030 vs 0.200], 100% {0.385, 0.415} (wid=0.005 ws=0.003) (gid=0.411 gs=0.029)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=3, computed=36, moveTooSmall=48, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=13, ignoredLeafDriver=0, worse=102, accepted=7
        Max accepted move=12.110um, total accepted move=50.160um, average move=7.165um
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=3, computed=36, moveTooSmall=51, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=110, accepted=2
        Max accepted move=7.840um, total accepted move=11.660um, average move=5.830um
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=3, computed=36, moveTooSmall=48, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=112, accepted=1
        Max accepted move=7.420um, total accepted move=7.420um, average move=7.420um
        Legalizer API calls during this step: 409 succeeded with high effort: 409 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.6 real=0:00:01.6)
      Global shorten wires A1...
        Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=37, computed=2, moveTooSmall=70, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 187 succeeded with high effort: 187 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=0, computed=39, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=39, accepted=2
        Max accepted move=0.600um, total accepted move=1.000um, average move=0.500um
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=37, computed=2, moveTooSmall=0, resolved=0, predictFail=60, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=1
        Max accepted move=1.000um, total accepted move=1.000um, average move=1.000um
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=38, computed=1, moveTooSmall=0, resolved=0, predictFail=61, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
        cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.557pF, total=0.608pF
        wire lengths     : top=0.000um, trunk=746.674um, leaf=6781.035um, total=7527.710um
        hp wire lengths  : top=0.000um, trunk=413.240um, leaf=2542.470um, total=2955.710um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.200ns count=4 avg=0.155ns sd=0.007ns min=0.146ns max=0.164ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
        Leaf  : target=0.200ns count=36 avg=0.184ns sd=0.010ns min=0.163ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 9 <= 0.180ns, 16 <= 0.190ns, 11 <= 0.200ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.386, max=0.407, avg=0.398, sd=0.005], skew [0.021 vs 0.200], 100% {0.386, 0.407} (wid=0.005 ws=0.004) (gid=0.404 gs=0.020)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.386, max=0.407, avg=0.398, sd=0.005], skew [0.021 vs 0.200], 100% {0.386, 0.407} (wid=0.005 ws=0.004) (gid=0.404 gs=0.020)
      Legalizer API calls during this step: 678 succeeded with high effort: 678 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:02.1 real=0:00:02.1)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 41 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 39 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.557pF, total=0.608pF
      wire lengths     : top=0.000um, trunk=746.674um, leaf=6781.035um, total=7527.710um
      hp wire lengths  : top=0.000um, trunk=413.240um, leaf=2542.470um, total=2955.710um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.200ns count=4 avg=0.155ns sd=0.007ns min=0.146ns max=0.164ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.184ns sd=0.010ns min=0.163ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 9 <= 0.180ns, 16 <= 0.190ns, 11 <= 0.200ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.386, max=0.407, avg=0.398, sd=0.005], skew [0.021 vs 0.200], 100% {0.386, 0.407} (wid=0.005 ws=0.004) (gid=0.404 gs=0.020)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.386, max=0.407, avg=0.398, sd=0.005], skew [0.021 vs 0.200], 100% {0.386, 0.407} (wid=0.005 ws=0.004) (gid=0.404 gs=0.020)
    Legalizer API calls during this step: 678 succeeded with high effort: 678 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.3 real=0:00:02.3)
  Total capacitance is (rise=1.036pF fall=0.987pF), of which (rise=0.608pF fall=0.608pF) is wire, and (rise=0.428pF fall=0.378pF) is gate.
  Stage::Polishing done. (took cpu=0:00:08.3 real=0:00:08.3)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 39 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:07:53 mem=2164.7M) ***
Total net bbox length = 1.679e+05 (7.829e+04 8.960e+04) (ext = 1.116e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2164.7MB
Summary Report:
Instances move: 0 (out of 10062 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.679e+05 (7.829e+04 8.960e+04) (ext = 1.116e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2164.7MB
*** Finished refinePlace (0:07:53 mem=2164.7M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2000).
  Restoring pStatusCts on 39 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:10.6 real=0:00:10.6)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        40 (unrouted=40, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11071 (unrouted=186, trialRouted=10885, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 40 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 40 nets for routing of which 40 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 40 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6106 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6106
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10925 nets ( ignored 10885 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 40 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[NR-eGR] Rule id: 1  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.541100e+02um
[NR-eGR] Layer group 2: route 36 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.279470e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [5, 9]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.903620e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [5, 11]
[NR-eGR] Layer group 4: route 4 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.534610e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 4 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.827370e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14804  40764 
[NR-eGR]  Metal2   (2V)         69904  27307 
[NR-eGR]  Metal3   (3H)         67630   5345 
[NR-eGR]  Metal4   (4V)         29204   2245 
[NR-eGR]  Metal5   (5H)         13695    904 
[NR-eGR]  Metal6   (6V)          3841     58 
[NR-eGR]  Metal7   (7H)           428     38 
[NR-eGR]  Metal8   (8V)           376     23 
[NR-eGR]  Metal9   (9H)           103     11 
[NR-eGR]  Metal10  (10V)            2      6 
[NR-eGR]  Metal11  (11H)           10      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       199997  76701 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 167893um
[NR-eGR] Total length: 199997um, number of vias: 76701
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7680um, number of vias: 7172
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2039 
[NR-eGR]  Metal2   (2V)          1939  2472 
[NR-eGR]  Metal3   (3H)          1565   992 
[NR-eGR]  Metal4   (4V)           448   933 
[NR-eGR]  Metal5   (5H)          2129   736 
[NR-eGR]  Metal6   (6V)          1599     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7680  7172 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3111um
[NR-eGR] Total length: 7680um, number of vias: 7172
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7680um, number of vias: 7172
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.29 sec, Curr Mem: 2163.84 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
      Routing using eGR only done.
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11071 (unrouted=186, trialRouted=10885, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=10062 and nets=11111 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2163.840M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.601pF, total=0.660pF
          wire lengths     : top=0.000um, trunk=759.715um, leaf=6919.890um, total=7679.605um
          hp wire lengths  : top=0.000um, trunk=413.240um, leaf=2542.470um, total=2955.710um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=7, worst=[0.016ns, 0.012ns, 0.010ns, 0.007ns, 0.006ns, 0.005ns, 0.003ns]} avg=0.008ns sd=0.004ns sum=0.059ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.200ns count=4 avg=0.173ns sd=0.015ns min=0.162ns max=0.195ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
          Leaf  : target=0.200ns count=36 avg=0.192ns sd=0.012ns min=0.167ns max=0.216ns {0 <= 0.120ns, 0 <= 0.160ns, 5 <= 0.180ns, 9 <= 0.190ns, 15 <= 0.200ns} {5 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442, avg=0.423, sd=0.010], skew [0.037 vs 0.200], 100% {0.405, 0.442} (wid=0.005 ws=0.003) (gid=0.439 gs=0.035)
        Skew group summary eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442, avg=0.423, sd=0.010], skew [0.037 vs 0.200], 100% {0.405, 0.442} (wid=0.005 ws=0.003) (gid=0.439 gs=0.035)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
            cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.601pF, total=0.660pF
            wire lengths     : top=0.000um, trunk=759.715um, leaf=6919.890um, total=7679.605um
            hp wire lengths  : top=0.000um, trunk=413.240um, leaf=2542.470um, total=2955.710um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=7, worst=[0.016ns, 0.012ns, 0.010ns, 0.007ns, 0.006ns, 0.005ns, 0.003ns]} avg=0.008ns sd=0.004ns sum=0.059ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.200ns count=4 avg=0.173ns sd=0.015ns min=0.162ns max=0.195ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
            Leaf  : target=0.200ns count=36 avg=0.192ns sd=0.012ns min=0.167ns max=0.216ns {0 <= 0.120ns, 0 <= 0.160ns, 5 <= 0.180ns, 9 <= 0.190ns, 15 <= 0.200ns} {5 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442], skew [0.037 vs 0.200]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442], skew [0.037 vs 0.200]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
          Original list had 4 cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          Library trimming was not able to trim any cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 39, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
            cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.601pF, total=0.660pF
            wire lengths     : top=0.000um, trunk=759.715um, leaf=6919.890um, total=7679.605um
            hp wire lengths  : top=0.000um, trunk=413.240um, leaf=2542.470um, total=2955.710um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=7, worst=[0.016ns, 0.012ns, 0.010ns, 0.007ns, 0.006ns, 0.005ns, 0.003ns]} avg=0.008ns sd=0.004ns sum=0.059ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.200ns count=4 avg=0.173ns sd=0.015ns min=0.162ns max=0.195ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
            Leaf  : target=0.200ns count=36 avg=0.192ns sd=0.012ns min=0.167ns max=0.216ns {0 <= 0.120ns, 0 <= 0.160ns, 5 <= 0.180ns, 9 <= 0.190ns, 15 <= 0.200ns} {5 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442], skew [0.037 vs 0.200]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442], skew [0.037 vs 0.200]
          Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 40, tested: 40, violation detected: 7, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
          -------------------------------------------------------------------------------------------------------------------
          top                0                    0           0            0                    0                  0
          trunk              0                    0           0            0                    0                  0
          leaf               7 [100.0%]           0           0            0                    0 (0.0%)           7 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          Total              7 [100.0%]           0           0            0                    0 (0.0%)           7 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 7, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
            cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.601pF, total=0.660pF
            wire lengths     : top=0.000um, trunk=759.715um, leaf=6919.890um, total=7679.605um
            hp wire lengths  : top=0.000um, trunk=413.240um, leaf=2542.470um, total=2955.710um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=7, worst=[0.016ns, 0.012ns, 0.010ns, 0.007ns, 0.006ns, 0.005ns, 0.003ns]} avg=0.008ns sd=0.004ns sum=0.059ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.200ns count=4 avg=0.173ns sd=0.015ns min=0.162ns max=0.195ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
            Leaf  : target=0.200ns count=36 avg=0.192ns sd=0.012ns min=0.167ns max=0.216ns {0 <= 0.120ns, 0 <= 0.160ns, 5 <= 0.180ns, 9 <= 0.190ns, 15 <= 0.200ns} {5 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442], skew [0.037 vs 0.200]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.405, max=0.442], skew [0.037 vs 0.200]
          Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=7, unsuccessful=0, alreadyClose=0, noImprovementFound=5, degradedSlew=0, degradedSkew=0, insufficientImprovement=1, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:01.1 real=0:00:01.1)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 3 , succeeded = 3 , unsuccessful = 0 , skipped = 0 , ignored = 0
        Fanout results : attempted = 183 ,succeeded = 183 ,unsuccessful = 0 ,skipped = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=99.864um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.864um^2
          cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.594pF, total=0.651pF
          wire lengths     : top=0.000um, trunk=767.855um, leaf=6938.301um, total=7706.156um
          hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2624.255um, total=3040.915um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=4, worst=[0.007ns, 0.006ns, 0.005ns, 0.003ns]} avg=0.005ns sd=0.002ns sum=0.022ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.200ns count=4 avg=0.171ns sd=0.018ns min=0.153ns max=0.195ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
          Leaf  : target=0.200ns count=39 avg=0.178ns sd=0.031ns min=0.103ns max=0.207ns {6 <= 0.120ns, 0 <= 0.160ns, 5 <= 0.180ns, 9 <= 0.190ns, 15 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 40 CLKBUFX3: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.374, max=0.442, avg=0.416, sd=0.017], skew [0.068 vs 0.200], 100% {0.374, 0.442} (wid=0.005 ws=0.004) (gid=0.439 gs=0.067)
        Skew group summary before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.374, max=0.442, avg=0.416, sd=0.017], skew [0.068 vs 0.200], 100% {0.374, 0.442} (wid=0.005 ws=0.004) (gid=0.439 gs=0.067)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 42 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:07:56 mem=2202.1M) ***
Total net bbox length = 1.680e+05 (7.832e+04 8.966e+04) (ext = 1.116e+04)
Move report: Detail placement moves 102 insts, mean move: 0.80 um, max move: 4.11 um 
	Max move on inst (g191945): (79.80, 61.18) --> (77.40, 59.47)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2202.1MB
Summary Report:
Instances move: 102 (out of 10065 movable)
Instances flipped: 0
Mean displacement: 0.80 um
Max displacement: 4.11 um (Instance: g191945) (79.8, 61.18) -> (77.4, 59.47)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
Total net bbox length = 1.680e+05 (7.832e+04 8.967e+04) (ext = 1.116e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2202.1MB
*** Finished refinePlace (0:07:56 mem=2202.1M) ***
  ClockRefiner summary
  All clock instances: Moved 10, flipped 3 and cell swapped 0 (out of a total of 2003).
  The largest move was 2.71 um for cpuregs_reg[5][18].
  Restoring pStatusCts on 42 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:03.4 real=0:00:03.4)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=43, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11071 (unrouted=186, trialRouted=10885, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 43 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 43 nets for routing of which 43 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 43 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6106 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6106
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10928 nets ( ignored 10885 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 43 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39
[NR-eGR] Rule id: 1  Rule name: NDR_13  Nets: 4
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.677900e+02um
[NR-eGR] Layer group 2: route 39 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.318800e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [5, 9]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.942950e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [5, 11]
[NR-eGR] Layer group 4: route 4 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.573940e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 4 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.866700e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14804  40770 
[NR-eGR]  Metal2   (2V)         69932  27317 
[NR-eGR]  Metal3   (3H)         67610   5348 
[NR-eGR]  Metal4   (4V)         29213   2245 
[NR-eGR]  Metal5   (5H)         13715    901 
[NR-eGR]  Metal6   (6V)          3848     58 
[NR-eGR]  Metal7   (7H)           428     38 
[NR-eGR]  Metal8   (8V)           376     23 
[NR-eGR]  Metal9   (9H)           103     11 
[NR-eGR]  Metal10  (10V)            2      6 
[NR-eGR]  Metal11  (11H)           10      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       200040  76717 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 167995um
[NR-eGR] Total length: 200040um, number of vias: 76717
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7722um, number of vias: 7188
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2045 
[NR-eGR]  Metal2   (2V)          1967  2482 
[NR-eGR]  Metal3   (3H)          1545   995 
[NR-eGR]  Metal4   (4V)           456   933 
[NR-eGR]  Metal5   (5H)          2149   733 
[NR-eGR]  Metal6   (6V)          1606     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7722  7188 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3199um
[NR-eGR] Total length: 7722um, number of vias: 7188
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7722um, number of vias: 7188
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.41 sec, Curr Mem: 2164.18 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.5)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 43 clock nets with NanoRoute.
  39 nets are default rule and 4 are NDR_13.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/21 02:16:15, mem=1672.6M)

globalDetailRoute

#Start globalDetailRoute on Sun Jan 21 02:16:15 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=43)
#num needed restored net=0
#need_extraction net=0 (total=11114)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7722 um.
#Total half perimeter of net bounding box = 3229 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1967 um.
#Total wire length on LAYER Metal3 = 1545 um.
#Total wire length on LAYER Metal4 = 456 um.
#Total wire length on LAYER Metal5 = 2149 um.
#Total wire length on LAYER Metal6 = 1606 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7188
#Up-Via Summary (total 7188):
#           
#-----------------------
# Metal1           2045
# Metal2           2482
# Metal3            995
# Metal4            933
# Metal5            733
#-----------------------
#                  7188 
#
#Start routing data preparation on Sun Jan 21 02:16:15 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 11039 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1686.76 (MB), peak = 1805.77 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1753.21 (MB), peak = 1805.77 (MB)
#
#Connectivity extraction summary:
#43 routed net(s) are imported.
#185 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 228.
#
#Data initialization: cpu:00:00:08, real:00:00:08, mem:1.7 GB, peak:1.8 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     6481 ( 2         pin),   2753 ( 3         pin),    625 ( 4         pin),
#      293 ( 5         pin),    124 ( 6         pin),    133 ( 7         pin),
#       52 ( 8         pin),     34 ( 9         pin),    144 (10-19      pin),
#       69 (20-29      pin),    179 (30-39      pin),      7 (40-49      pin),
#       28 (50-59      pin),      7 (60-69      pin),      0 (>=2000     pin).
#Total: 11114 nets, 10929 non-trivial nets, 43 fully global routed, 43 clocks,
#       1 tie-net, 4 nets have nondefault rule, 43 nets have layer range,
#       43 nets have weight, 43 nets have avoid detour, 43 nets have priority.
#
#  Rule           #net     #shield    Pref.Layer
#-----------------------------------------------
#  NDR_13            4           0      [ 5,  7]
#
#Nets in 1 layer range:
#   (Metal5, Metal7) :       43 ( 0.4%)
#
#43 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.93 (MB)
#Total memory = 1776.17 (MB)
#Peak memory = 1805.77 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.8 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 4619
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 2715 ( 58.8%)
#  Total number of shifted segments     =  124 (  2.7%)
#  Average movement of shifted segments =    5.52 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7805 um.
#Total half perimeter of net bounding box = 3229 um.
#Total wire length on LAYER Metal1 = 10 um.
#Total wire length on LAYER Metal2 = 2082 um.
#Total wire length on LAYER Metal3 = 1675 um.
#Total wire length on LAYER Metal4 = 566 um.
#Total wire length on LAYER Metal5 = 1988 um.
#Total wire length on LAYER Metal6 = 1484 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6550
#Up-Via Summary (total 6550):
#           
#-----------------------
# Metal1           2045
# Metal2           2369
# Metal3            874
# Metal4            751
# Metal5            511
#-----------------------
#                  6550 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 97.34 (MB)
#Total memory = 1771.17 (MB)
#Peak memory = 1805.77 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1774.42 (MB), peak = 1832.58 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 8115 um.
#Total half perimeter of net bounding box = 3229 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1894 um.
#Total wire length on LAYER Metal3 = 1751 um.
#Total wire length on LAYER Metal4 = 761 um.
#Total wire length on LAYER Metal5 = 2118 um.
#Total wire length on LAYER Metal6 = 1591 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6131
#Up-Via Summary (total 6131):
#           
#-----------------------
# Metal1           2046
# Metal2           1911
# Metal3            970
# Metal4            724
# Metal5            480
#-----------------------
#                  6131 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 3.28 (MB)
#Total memory = 1774.45 (MB)
#Peak memory = 1832.58 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 3.29 (MB)
#Total memory = 1774.46 (MB)
#Peak memory = 1832.58 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 59.10 (MB)
#Total memory = 1731.81 (MB)
#Peak memory = 1832.58 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Jan 21 02:16:38 2024
#
% End globalDetailRoute (date=01/21 02:16:38, total cpu=0:00:23.4, real=0:00:23.0, peak res=1832.6M, current mem=1731.9M)
        NanoRoute done. (took cpu=0:00:23.4 real=0:00:23.4)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 43 net(s)
Set FIXED placed status on 42 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2196.21 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4929 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 400768
[NR-eGR] #PG Blockages       : 4929
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 43  Num Prerouted Wires = 8979
[NR-eGR] Read 10928 nets ( ignored 43 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10885
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10885 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.840234e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        32( 0.51%)         1( 0.02%)   ( 0.53%) 
[NR-eGR]  Metal2 ( 2)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        33( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14704  40720 
[NR-eGR]  Metal2   (2V)         69526  26904 
[NR-eGR]  Metal3   (3H)         67575   5346 
[NR-eGR]  Metal4   (4V)         29866   2074 
[NR-eGR]  Metal5   (5H)         14080    656 
[NR-eGR]  Metal6   (6V)          3870     60 
[NR-eGR]  Metal7   (7H)           431     38 
[NR-eGR]  Metal8   (8V)           345     23 
[NR-eGR]  Metal9   (9H)            58     11 
[NR-eGR]  Metal10  (10V)            2      6 
[NR-eGR]  Metal11  (11H)           11      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       200469  75838 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 167995um
[NR-eGR] Total length: 200469um, number of vias: 75838
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.07 sec, Real: 1.08 sec, Curr Mem: 2198.83 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.1 real=0:00:01.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=43, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11071 (unrouted=186, trialRouted=10885, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:25.3 real=0:00:25.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=10065 and nets=11114 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2195.832M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=99.864um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.864um^2
    cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.597pF, total=0.661pF
    wire lengths     : top=0.000um, trunk=785.700um, leaf=7328.830um, total=8114.530um
    hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.720um, total=3043.380um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=5, worst=[0.005ns, 0.005ns, 0.004ns, 0.002ns, 0.002ns]} avg=0.004ns sd=0.002ns sum=0.018ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.200ns count=4 avg=0.187ns sd=0.013ns min=0.175ns max=0.205ns {0 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Leaf  : target=0.200ns count=39 avg=0.179ns sd=0.027ns min=0.112ns max=0.205ns {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 13 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 40 CLKBUFX3: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.453, avg=0.436, sd=0.013], skew [0.053 vs 0.200], 100% {0.400, 0.453} (wid=0.004 ws=0.003) (gid=0.450 gs=0.053)
  Skew group summary after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.453, avg=0.436, sd=0.013], skew [0.053 vs 0.200], 100% {0.400, 0.453} (wid=0.004 ws=0.003) (gid=0.450 gs=0.053)
  CCOpt::Phase::Routing done. (took cpu=0:00:25.8 real=0:00:25.7)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 43, tested: 43, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 1
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      ------------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      ------------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              1 [20.0%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
      leaf               4 [80.0%]            0                    0            0                    0 (0.0%)             4 (100.0%)
      ------------------------------------------------------------------------------------------------------------------------------
      Total              5 [100.0%]           1 (20.0%)            0            0                    1 (20.0%)            4 (80.0%)
      ------------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.342um^2 (0.342%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
        cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.597pF, total=0.661pF
        wire lengths     : top=0.000um, trunk=785.700um, leaf=7328.830um, total=8114.530um
        hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.720um, total=3043.380um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=4, worst=[0.005ns, 0.004ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.013ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.200ns count=4 avg=0.177ns sd=0.010ns min=0.163ns max=0.185ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
        Leaf  : target=0.200ns count=39 avg=0.178ns sd=0.027ns min=0.112ns max=0.205ns {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 10 <= 0.190ns, 12 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443], skew [0.043 vs 0.200]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443], skew [0.043 vs 0.200]
      Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 43, tested: 43, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
        cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.597pF, total=0.661pF
        wire lengths     : top=0.000um, trunk=785.700um, leaf=7328.830um, total=8114.530um
        hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.720um, total=3043.380um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=4, worst=[0.005ns, 0.004ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.013ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.200ns count=4 avg=0.177ns sd=0.010ns min=0.163ns max=0.185ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
        Leaf  : target=0.200ns count=39 avg=0.178ns sd=0.027ns min=0.112ns max=0.205ns {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 10 <= 0.190ns, 12 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443], skew [0.043 vs 0.200]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443], skew [0.043 vs 0.200]
      Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 43, nets tested: 43, nets violation detected: 4, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 4, nets unsuccessful: 4, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.597pF, total=0.661pF
      wire lengths     : top=0.000um, trunk=785.700um, leaf=7328.830um, total=8114.530um
      hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.720um, total=3043.380um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=4, worst=[0.005ns, 0.004ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.013ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.200ns count=4 avg=0.177ns sd=0.010ns min=0.163ns max=0.185ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=39 avg=0.178ns sd=0.027ns min=0.112ns max=0.205ns {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 10 <= 0.190ns, 12 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
    Buffering to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
        cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.597pF, total=0.661pF
        wire lengths     : top=0.000um, trunk=785.700um, leaf=7328.830um, total=8114.530um
        hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.720um, total=3043.380um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=4, worst=[0.005ns, 0.004ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.013ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.200ns count=4 avg=0.177ns sd=0.010ns min=0.163ns max=0.185ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
        Leaf  : target=0.200ns count=39 avg=0.178ns sd=0.027ns min=0.112ns max=0.205ns {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 10 <= 0.190ns, 12 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 42 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:08:23 mem=2196.0M) ***
Total net bbox length = 1.680e+05 (7.832e+04 8.967e+04) (ext = 1.116e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2196.0MB
Summary Report:
Instances move: 0 (out of 10065 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.680e+05 (7.832e+04 8.967e+04) (ext = 1.116e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2196.0MB
*** Finished refinePlace (0:08:24 mem=2196.0M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2003).
    Restoring pStatusCts on 42 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.4)
  PostConditioning done.
Net route status summary:
  Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=43, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11071 (unrouted=186, trialRouted=10885, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
    cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.597pF, total=0.661pF
    wire lengths     : top=0.000um, trunk=785.700um, leaf=7328.830um, total=8114.530um
    hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.720um, total=3043.380um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=4, worst=[0.005ns, 0.004ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.013ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.200ns count=4 avg=0.177ns sd=0.010ns min=0.163ns max=0.185ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=39 avg=0.178ns sd=0.027ns min=0.112ns max=0.205ns {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 10 <= 0.190ns, 12 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
  Skew group summary after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.9 real=0:00:01.9)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    42      100.206       0.016
  Inverters                   0        0.000       0.000
  Integrated Clock Gates      0        0.000       0.000
  Discrete Clock Gates        0        0.000       0.000
  Clock Logic                 0        0.000       0.000
  All                        42      100.206       0.016
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1961
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1961
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      785.700
  Leaf      7328.830
  Total     8114.530
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        416.660
  Leaf        2626.720
  Total       3043.380
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.016    0.065    0.081
  Leaf     0.413    0.597    1.009
  Total    0.429    0.661    1.090
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.413     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -------------------------------------------------------------------------------------------------------
  Remaining Transition    ns         4       0.003       0.002      0.013    [0.005, 0.004, 0.002, 0.001]
  -------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.200       4       0.177       0.010      0.163    0.185    {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}                                        -
  Leaf        0.200      39       0.178       0.027      0.112    0.205    {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 10 <= 0.190ns, 12 <= 0.200ns}    {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     41        98.154
  CLKBUFX3    buffer      1         2.052
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.400     0.443     0.043       0.200         0.003           0.002           0.428        0.011     100% {0.400, 0.443}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.400     0.443     0.043       0.200         0.003           0.002           0.428        0.011     100% {0.400, 0.443}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 232 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -------------------------------------------------------------------------------------------------------------------
  Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
                                          amount     target  achieved  touch  net?   source    
                                                                       net?                    
  -------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  reg_op2_reg[22]/CK
  default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  reg_op2_reg[24]/CK
  default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  reg_op2_reg[25]/CK
  default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  reg_op2_reg[26]/CK
  default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  reg_op2_reg[27]/CK
  default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  cpuregs_reg[29][22]/CK
  default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  cpuregs_reg[29][24]/CK
  default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  cpuregs_reg[29][26]/CK
  default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  cpuregs_reg[29][29]/CK
  default_emulate_delay_corner:both.late    0.005    0.200    0.205    N      N      explicit  CTS_ccl_a_buf_00021/Y
  -------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2247.51)
Total number of fetched objects 10972
End delay calculation. (MEM=2282.71 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2282.71 CPU=0:00:00.9 REAL=0:00:01.0)
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.508457
	 Executing: set_clock_latency -source -early -max -rise -0.508457 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.508457
	 Executing: set_clock_latency -source -late -max -rise -0.508457 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.565347
	 Executing: set_clock_latency -source -early -max -fall -0.565347 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.565347
	 Executing: set_clock_latency -source -late -max -fall -0.565347 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:02.6 real=0:00:02.6)
Clock DAG stats after update timingGraph:
  cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
  cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
  sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.597pF, total=0.661pF
  wire lengths     : top=0.000um, trunk=785.700um, leaf=7328.830um, total=8114.530um
  hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.720um, total=3043.380um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=4, worst=[0.005ns, 0.004ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.013ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.200ns count=4 avg=0.177ns sd=0.010ns min=0.163ns max=0.185ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
  Leaf  : target=0.200ns count=39 avg=0.178ns sd=0.027ns min=0.112ns max=0.205ns {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 10 <= 0.190ns, 12 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
Skew group summary after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.400, max=0.443, avg=0.428, sd=0.011], skew [0.043 vs 0.200], 100% {0.400, 0.443} (wid=0.004 ws=0.003) (gid=0.440 gs=0.042)
Logging CTS constraint violations...
  Clock tree clk has 4 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell CTS_ccl_a_buf_00021 (a lib_cell CLKBUFX4) at (179.200,194.560), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00021/Y with a slew time target of 0.200ns. Achieved a slew time of 0.205ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 55 slew violations below cell CTS_ccl_a_buf_00002 (a lib_cell CLKBUFX4) at (127.600,50.920), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00002/Y with a slew time target of 0.200ns. Achieved a slew time of 0.204ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00027 (a lib_cell CLKBUFX4) at (186.200,47.500), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00027/Y with a slew time target of 0.200ns. Achieved a slew time of 0.202ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 57 slew violations below cell CTS_ccl_a_buf_00017 (a lib_cell CLKBUFX4) at (104.000,97.090), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00017/Y with a slew time target of 0.200ns. Achieved a slew time of 0.201ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.7 real=0:00:02.7)
Runtime done. (took cpu=0:00:56.0 real=0:00:56.1)
Runtime Summary
===============
Clock Runtime:  (39%) Core CTS          21.43 (Init 2.27, Construction 3.90, Implementation 10.50, eGRPC 2.09, PostConditioning 1.42, Other 1.24)
Clock Runtime:  (49%) CTS services      27.10 (RefinePlace 1.89, EarlyGlobalClock 1.10, NanoRoute 23.38, ExtractRC 0.73, TimingAnalysis 0.00)
Clock Runtime:  (11%) Other CTS          6.32 (Init 1.48, CongRepair/EGR-DP 2.25, TimingUpdate 2.59, Other 0.00)
Clock Runtime: (100%) Total             54.84

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:54.6/0:00:54.7 (1.0), totSession cpu/real = 0:08:26.9/0:18:04.7 (0.5), mem = 2263.7M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1741.8M, totSessionCpu=0:08:27 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:26.9/0:18:04.7 (0.5), mem = 2177.7M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1750.2M, totSessionCpu=0:08:29 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2195.7M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2193.69)
Total number of fetched objects 10972
End delay calculation. (MEM=2236.89 CPU=0:00:02.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2236.89 CPU=0:00:02.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:08:32 mem=2236.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.620  |  1.103  |  0.620  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.340%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1762.9M, totSessionCpu=0:08:33 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 0:08:33.0/0:18:10.8 (0.5), mem = 2205.2M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:34.1/0:18:11.8 (0.5), mem = 2209.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         39 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:08:34.8/0:18:12.6 (0.5), mem = 2351.5M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2351.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2351.5M) ***
*** Starting optimizing excluded clock nets MEM= 2351.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2351.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:34.9/0:18:12.6 (0.5), mem = 2351.5M
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:08:35.6/0:18:13.3 (0.5), mem = 2333.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:36.0/0:18:13.8 (0.5), mem = 2333.6M
*info: 43 clock nets excluded
*info: 35 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|   0.000|   0.000|   71.34%|   0:00:00.0| 2390.9M|default_emulate_view|       NA| NA                                          |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2390.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2390.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         39 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:08:38.3/0:18:16.1 (0.5), mem = 2331.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:39.2/0:18:17.0 (0.5), mem = 2385.0M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.34
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.34%|        -|   0.000|   0.000|   0:00:00.0| 2391.1M|
|   71.31%|       16|   0.000|   0.000|   0:00:09.0| 2443.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.31
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         39 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:10.4) (real = 0:00:10.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:10.4/0:00:10.5 (1.0), totSession cpu/real = 0:08:49.6/0:18:27.5 (0.5), mem = 2443.8M
End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=2345.70M, totSessionCpu=0:08:50).
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:50.0/0:18:27.8 (0.5), mem = 2402.9M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 71.31
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.31%|        -|   0.083|   0.000|   0:00:00.0| 2402.9M|
|   71.31%|        0|   0.083|   0.000|   0:00:01.0| 2402.9M|
|   71.31%|        0|   0.083|   0.000|   0:00:00.0| 2402.9M|
|   71.29%|        6|   0.083|   0.000|   0:00:01.0| 2422.0M|
|   71.27%|       16|   0.083|   0.000|   0:00:01.0| 2422.0M|
|   71.27%|        0|   0.083|   0.000|   0:00:00.0| 2422.0M|
|   71.27%|        0|   0.083|   0.000|   0:00:00.0| 2422.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 71.27
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         39 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 20 skipped = 0, called in commitmove = 16, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.6) (real = 0:00:03.0) **
*** Starting refinePlace (0:08:54 mem=2422.0M) ***
Total net bbox length = 1.678e+05 (7.822e+04 8.963e+04) (ext = 1.116e+04)
Move report: Detail placement moves 13 insts, mean move: 0.96 um, max move: 2.40 um 
	Max move on inst (FE_OFC230_n_2277): (195.80, 112.48) --> (193.40, 112.48)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2425.1MB
Summary Report:
Instances move: 13 (out of 10009 movable)
Instances flipped: 0
Mean displacement: 0.96 um
Max displacement: 2.40 um (Instance: FE_OFC230_n_2277) (195.8, 112.48) -> (193.4, 112.48)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.679e+05 (7.822e+04 8.963e+04) (ext = 1.116e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2425.1MB
*** Finished refinePlace (0:08:54 mem=2425.1M) ***
*** maximum move = 2.40 um ***
*** Finished re-routing un-routed nets (2422.1M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2422.1M) ***
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:08:54.5/0:18:32.3 (0.5), mem = 2422.1M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=2345.98M, totSessionCpu=0:08:55).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:08:55 mem=2346.0M) ***
*** Finished SKP initialization (cpu=0:00:01.0, real=0:00:01.0)***
Timing cost in AAE based: 1282.2358099201564983
Move report: Detail placement moves 2083 insts, mean move: 2.79 um, max move: 33.40 um 
	Max move on inst (FE_OFC665_n_2383): (186.40, 64.60) --> (153.00, 64.60)
	Runtime: CPU: 0:00:09.7 REAL: 0:00:10.0 MEM: 2371.0MB
Summary Report:
Instances move: 2083 (out of 10009 movable)
Instances flipped: 0
Mean displacement: 2.79 um
Max displacement: 33.40 um (Instance: FE_OFC665_n_2383) (186.4, 64.6) -> (153, 64.6)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:09.7 REAL: 0:00:10.0 MEM: 2371.0MB
*** Finished refinePlace (0:09:04 mem=2371.0M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2333.47)
Total number of fetched objects 10958
End delay calculation. (MEM=2361.41 CPU=0:00:02.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2361.41 CPU=0:00:02.8 REAL=0:00:03.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4929 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 400452
[NR-eGR] #PG Blockages       : 4929
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 43  Num Prerouted Wires = 8994
[NR-eGR] Read 10914 nets ( ignored 43 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10871
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10871 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831239e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        39( 0.62%)         0( 0.00%)   ( 0.62%) 
[NR-eGR]  Metal2 ( 2)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        40( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14637  40662 
[NR-eGR]  Metal2   (2V)         69981  26656 
[NR-eGR]  Metal3   (3H)         68275   5225 
[NR-eGR]  Metal4   (4V)         28611   1958 
[NR-eGR]  Metal5   (5H)         12919    666 
[NR-eGR]  Metal6   (6V)          4250     62 
[NR-eGR]  Metal7   (7H)           491     40 
[NR-eGR]  Metal8   (8V)           440     23 
[NR-eGR]  Metal9   (9H)            61     11 
[NR-eGR]  Metal10  (10V)            2      6 
[NR-eGR]  Metal11  (11H)           10      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       199676  75309 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 167093um
[NR-eGR] Total length: 199676um, number of vias: 75309
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 1.29 sec, Curr Mem: 2319.02 MB )
Extraction called for design 'picorv32' of instances=10051 and nets=11100 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2313.023M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:10.9/0:18:48.7 (0.5), mem = 2332.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         39 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:09:11.0/0:18:48.7 (0.5), mem = 2332.1M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2330.1)
Total number of fetched objects 10958
End delay calculation. (MEM=2371.77 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2371.77 CPU=0:00:02.9 REAL=0:00:03.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:14.9/0:18:52.7 (0.5), mem = 2371.8M
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    23|    74|    -0.11|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|       0|       0|       0| 71.27%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|      20|       0|       6| 71.35%| 0:00:01.0|  2460.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|       0|       0|       0| 71.35%| 0:00:00.0|  2460.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         39 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2460.3M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:09:17.0/0:18:54.8 (0.5), mem = 2352.2M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:09:17 mem=2352.2M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 8.512%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2352.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 31 insts, mean move: 2.27 um, max move: 8.44 um 
	Max move on inst (FE_OFC622_n_2039): (185.40, 64.60) --> (187.00, 71.44)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2355.2MB
Summary Report:
Instances move: 31 (out of 10029 movable)
Instances flipped: 0
Mean displacement: 2.27 um
Max displacement: 8.44 um (Instance: FE_OFC622_n_2039) (185.4, 64.6) -> (187, 71.44)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2355.2MB
*** Finished refinePlace (0:09:18 mem=2355.2M) ***
Register exp ratio and priority group on 0 nets on 10978 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=10071 and nets=11120 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2338.891M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2340.91)
Total number of fetched objects 10978
End delay calculation. (MEM=2368.85 CPU=0:00:02.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2368.85 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:09:23 mem=2368.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:56, real = 0:00:55, mem = 1872.0M, totSessionCpu=0:09:23 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.660  |  1.107  |  0.660  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.348%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:58, real = 0:01:00, mem = 1873.8M, totSessionCpu=0:09:25 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1007        4  Did not meet the max transition constrai...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 19 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:01:53.8/0:01:56.4 (1.0), totSession cpu/real = 0:09:24.7/0:19:05.0 (0.5), mem = 2333.3M
#% End ccopt_design (date=01/21 02:17:45, total cpu=0:01:54, real=0:01:56, peak res=1923.9M, current mem=1761.2M)
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1761.3M, totSessionCpu=0:09:26 **
*** optDesign #1 [begin] : totSession cpu/real = 0:09:25.5/0:19:11.4 (0.5), mem = 2237.4M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:25.5/0:19:11.4 (0.5), mem = 2237.4M
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalMaxRouteLayer              11
setRouteMode -earlyGlobalMinRouteLayer              1
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1769.1M, totSessionCpu=0:09:28 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2255.4M)
Compute RC Scale Done ...

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.660  |  1.107  |  0.660  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.348%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1872.2M, totSessionCpu=0:09:29 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:09:29.5/0:19:15.3 (0.5), mem = 2350.8M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:30.1/0:19:16.0 (0.5), mem = 2350.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         39 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:09:30.2/0:19:16.1 (0.5), mem = 2350.8M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2350.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2350.8M) ***
*** Starting optimizing excluded clock nets MEM= 2350.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2350.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:30.2/0:19:16.1 (0.5), mem = 2350.8M
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:09:30.9/0:19:16.8 (0.5), mem = 2351.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:31.3/0:19:17.2 (0.5), mem = 2351.0M
*info: 43 clock nets excluded
*info: 35 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|   0.000|   0.000|   71.35%|   0:00:00.0| 2408.2M|default_emulate_view|       NA| NA                                          |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2408.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2408.2M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         39 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:09:33.4/0:19:19.2 (0.5), mem = 2349.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:34.0/0:19:19.9 (0.5), mem = 2402.4M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.35
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.35%|        -|   0.000|   0.000|   0:00:00.0| 2408.4M|
|   71.32%|       16|   0.000|   0.000|   0:00:09.0| 2470.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.32
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         39 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:10.0) (real = 0:00:10.0) **
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:10.0/0:00:10.0 (1.0), totSession cpu/real = 0:09:44.0/0:19:29.9 (0.5), mem = 2470.2M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=2355.11M, totSessionCpu=0:09:44).
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:09:44.3/0:19:30.2 (0.5), mem = 2412.3M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 71.32
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.32%|        -|   0.083|   0.000|   0:00:00.0| 2412.3M|
|   71.32%|        0|   0.083|   0.000|   0:00:01.0| 2412.3M|
|   71.32%|        0|   0.083|   0.000|   0:00:00.0| 2412.3M|
|   71.29%|        8|   0.083|   0.000|   0:00:00.0| 2431.4M|
|   71.28%|        8|   0.083|   0.000|   0:00:01.0| 2439.4M|
|   71.28%|        0|   0.083|   0.000|   0:00:00.0| 2439.4M|
|   71.28%|        0|   0.083|   0.000|   0:00:01.0| 2439.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 71.28
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         39 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 8 skipped = 0, called in commitmove = 8, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.4) (real = 0:00:04.0) **
*** Starting refinePlace (0:09:48 mem=2439.4M) ***
Total net bbox length = 1.671e+05 (7.762e+04 8.948e+04) (ext = 1.111e+04)
Move report: Detail placement moves 13 insts, mean move: 1.96 um, max move: 6.40 um 
	Max move on inst (FE_OFC754_genblk1_pcpi_mul_rs1_15): (63.20, 160.36) --> (56.80, 160.36)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2442.5MB
Summary Report:
Instances move: 13 (out of 10010 movable)
Instances flipped: 0
Mean displacement: 1.96 um
Max displacement: 6.40 um (Instance: FE_OFC754_genblk1_pcpi_mul_rs1_15) (63.2, 160.36) -> (56.8, 160.36)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.671e+05 (7.762e+04 8.948e+04) (ext = 1.111e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2442.5MB
*** Finished refinePlace (0:09:48 mem=2442.5M) ***
*** maximum move = 6.40 um ***
*** Finished re-routing un-routed nets (2439.5M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=2439.5M) ***
*** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:09:48.6/0:19:34.5 (0.5), mem = 2439.5M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2363.40M, totSessionCpu=0:09:49).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:09:49 mem=2363.4M) ***
*** Finished SKP initialization (cpu=0:00:01.0, real=0:00:01.0)***
Timing cost in AAE based: 1284.1766481579134052
Move report: Detail placement moves 938 insts, mean move: 2.93 um, max move: 31.40 um 
	Max move on inst (FE_OFC748_n_2383): (185.40, 64.60) --> (154.00, 64.60)
	Runtime: CPU: 0:00:09.5 REAL: 0:00:09.0 MEM: 2390.8MB
Summary Report:
Instances move: 938 (out of 10010 movable)
Instances flipped: 0
Mean displacement: 2.93 um
Max displacement: 31.40 um (Instance: FE_OFC748_n_2383) (185.4, 64.6) -> (154, 64.6)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:09.5 REAL: 0:00:09.0 MEM: 2390.8MB
*** Finished refinePlace (0:09:58 mem=2390.8M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2344.26)
Total number of fetched objects 10959
End delay calculation. (MEM=2372.2 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2372.2 CPU=0:00:02.9 REAL=0:00:03.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4929 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 400466
[NR-eGR] #PG Blockages       : 4929
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 43  Num Prerouted Wires = 8994
[NR-eGR] Read 10915 nets ( ignored 43 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10872
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10872 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831171e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        42( 0.66%)         0( 0.00%)   ( 0.66%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        46( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14648  40738 
[NR-eGR]  Metal2   (2V)         69972  26686 
[NR-eGR]  Metal3   (3H)         67720   5240 
[NR-eGR]  Metal4   (4V)         28541   2050 
[NR-eGR]  Metal5   (5H)         13350    679 
[NR-eGR]  Metal6   (6V)          4321     66 
[NR-eGR]  Metal7   (7H)           564     38 
[NR-eGR]  Metal8   (8V)           473     23 
[NR-eGR]  Metal9   (9H)            61     11 
[NR-eGR]  Metal10  (10V)            2      6 
[NR-eGR]  Metal11  (11H)           11      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       199661  75537 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 166889um
[NR-eGR] Total length: 199661um, number of vias: 75537
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.29 sec, Real: 1.30 sec, Curr Mem: 2326.56 MB )
Extraction called for design 'picorv32' of instances=10052 and nets=11101 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2321.562M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:10:05.3/0:19:51.2 (0.5), mem = 2340.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         39 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:10:05.4/0:19:51.2 (0.5), mem = 2340.6M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2338.64)
Total number of fetched objects 10959
End delay calculation. (MEM=2380.31 CPU=0:00:02.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2380.31 CPU=0:00:02.8 REAL=0:00:03.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:10:09.3/0:19:55.1 (0.5), mem = 2380.3M
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    14|   107|    -0.10|     0|     0|     0.00|     0|     0|     0|     0|     0.63|     0.00|       0|       0|       0| 71.28%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.63|     0.00|      11|       2|       6| 71.32%| 0:00:00.0|  2468.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.63|     0.00|       0|       0|       0| 71.32%| 0:00:00.0|  2468.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         39 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2468.8M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:10:11.5/0:19:57.3 (0.5), mem = 2360.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:10:12 mem=2360.7M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 8.497%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2360.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 19 insts, mean move: 2.22 um, max move: 8.44 um 
	Max move on inst (FE_OFC737_n_2039): (185.40, 64.60) --> (187.00, 71.44)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2365.2MB
Summary Report:
Instances move: 19 (out of 10023 movable)
Instances flipped: 0
Mean displacement: 2.22 um
Max displacement: 8.44 um (Instance: FE_OFC737_n_2039) (185.4, 64.6) -> (187, 71.44)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2365.2MB
*** Finished refinePlace (0:10:12 mem=2365.2M) ***
Register exp ratio and priority group on 0 nets on 10972 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=10065 and nets=11114 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2348.812M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2350.83)
Total number of fetched objects 10972
End delay calculation. (MEM=2378.77 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2378.77 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:10:17 mem=2378.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1873.8M, totSessionCpu=0:10:17 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.625  |  1.102  |  0.625  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.322%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:57, mem = 1874.7M, totSessionCpu=0:10:19 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:53.6/0:00:56.3 (1.0), totSession cpu/real = 0:10:19.1/0:20:07.7 (0.5), mem = 2345.2M
<CMD> report_power > report_power_step14.txt
env CDS_WORKAREA is set to /home/p/paschalk
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.27MB/3832.42MB/1925.48MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.27MB/3832.42MB/1925.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.27MB/3832.42MB/1925.48MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jan-21 02:18:57 (2024-Jan-21 00:18:57 GMT)
2024-Jan-21 02:18:57 (2024-Jan-21 00:18:57 GMT): 10%
2024-Jan-21 02:18:57 (2024-Jan-21 00:18:57 GMT): 20%
2024-Jan-21 02:18:57 (2024-Jan-21 00:18:57 GMT): 30%
2024-Jan-21 02:18:57 (2024-Jan-21 00:18:57 GMT): 40%
2024-Jan-21 02:18:57 (2024-Jan-21 00:18:57 GMT): 50%
2024-Jan-21 02:18:57 (2024-Jan-21 00:18:57 GMT): 60%
2024-Jan-21 02:18:57 (2024-Jan-21 00:18:57 GMT): 70%
2024-Jan-21 02:18:57 (2024-Jan-21 00:18:57 GMT): 80%
2024-Jan-21 02:18:57 (2024-Jan-21 00:18:57 GMT): 90%

Finished Levelizing
2024-Jan-21 02:18:57 (2024-Jan-21 00:18:57 GMT)

Starting Activity Propagation
2024-Jan-21 02:18:57 (2024-Jan-21 00:18:57 GMT)
2024-Jan-21 02:18:58 (2024-Jan-21 00:18:58 GMT): 10%
2024-Jan-21 02:18:58 (2024-Jan-21 00:18:58 GMT): 20%

Finished Activity Propagation
2024-Jan-21 02:18:58 (2024-Jan-21 00:18:58 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.41MB/3832.42MB/1925.48MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-21 02:18:58 (2024-Jan-21 00:18:58 GMT)
 ... Calculating switching power
2024-Jan-21 02:18:58 (2024-Jan-21 00:18:58 GMT): 10%
2024-Jan-21 02:18:58 (2024-Jan-21 00:18:58 GMT): 20%
2024-Jan-21 02:18:58 (2024-Jan-21 00:18:58 GMT): 30%
2024-Jan-21 02:18:58 (2024-Jan-21 00:18:58 GMT): 40%
2024-Jan-21 02:18:58 (2024-Jan-21 00:18:58 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-21 02:18:58 (2024-Jan-21 00:18:58 GMT): 60%
2024-Jan-21 02:18:59 (2024-Jan-21 00:18:59 GMT): 70%
2024-Jan-21 02:18:59 (2024-Jan-21 00:18:59 GMT): 80%
2024-Jan-21 02:18:59 (2024-Jan-21 00:18:59 GMT): 90%

Finished Calculating power
2024-Jan-21 02:18:59 (2024-Jan-21 00:18:59 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1875.41MB/3832.42MB/1925.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.41MB/3832.42MB/1925.48MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1875.41MB/3832.42MB/1925.48MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1875.41MB/3832.42MB/1925.48MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-21 02:18:59 (2024-Jan-21 00:18:59 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.87319764 	   69.3466%
Total Switching Power:       0.38528919 	   30.5985%
Total Leakage Power:         0.00069118 	    0.0549%
Total Power:                 1.25917800
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.5905     0.05399   0.0002682      0.6448        51.2
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.2635      0.2223   0.0004182      0.4862       38.61
Clock (Combinational)            0.01921       0.109   4.792e-06      0.1282       10.18
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.8732      0.3853   0.0006912       1.259         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8732      0.3853   0.0006912       1.259         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.01921       0.109   4.792e-06      0.1282       10.18
-----------------------------------------------------------------------------------------
Total                            0.01921       0.109   4.792e-06      0.1282       10.18
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.008000 usec 
Clock Toggle Rate:   250.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00021 (CLKBUFX4):         0.003541
*              Highest Leakage Power:        latched_branch_reg (DFFHQX8):         3.48e-07
*                Total Cap:      2.52911e-11 F
*                Total instances in design: 10065
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1877.98MB/3832.42MB/1925.48MB)

<CMD> report_area > report_area_step14.txt
<CMD> report_timing > report_timing_step14.txt
<CMD> report_ccopt_clock_trees > report_ccopt_clock_trees_step14.txt
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Clock DAG stats:
================

---------------------------------------------------------
Cell type                 Count    Area       Capacitance
---------------------------------------------------------
Buffers                    42      100.206       0.016
Inverters                   0        0.000       0.000
Integrated Clock Gates      0        0.000       0.000
Discrete Clock Gates        0        0.000       0.000
Clock Logic                 0        0.000       0.000
All                        42      100.206       0.016
---------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular             1961
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total               1961
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      785.700
Leaf      7328.830
Total     8114.530
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk        416.660
Leaf        2626.445
Total       3043.105
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.016    0.065    0.081
Leaf     0.413    0.596    1.009
Total    0.429    0.661    1.090
--------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
0.413     0.000       0.000      0.000    0.000
-----------------------------------------------


Clock DAG net violations:
=========================

-------------------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
-------------------------------------------------------------------------------------------------------
Remaining Transition    ns         4       0.003       0.002      0.013    [0.006, 0.004, 0.002, 0.001]
-------------------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200       4       0.177       0.011      0.162    0.185    {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}                                       -
Leaf        0.200      39       0.178       0.027      0.112    0.206    {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 13 <= 0.200ns}    {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-----------------------------------------
Name        Type      Inst     Inst Area 
                      Count    (um^2)
-----------------------------------------
CLKBUFX4    buffer     41        98.154
CLKBUFX3    buffer      1         2.052
-----------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
---------------------------------------------------------------------------------------------------------------------
clk           0     42    0      0       15       60    139.47    1926.31     100.206   0.661  0.429  clk
---------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0       1961       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
  0     42    0      0       15       10.5      60    50.2821  139.470    192.631     100.206   0.661  0.429
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0       1961       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    31.940   59.952  139.470  24.845
Source-sink manhattan distance (um)   30.095   58.042  139.295  25.288
Source-sink resistance (Ohm)         103.435  134.463  192.631  19.569
-----------------------------------------------------------------------

Transition distribution for half-corner default_emulate_delay_corner:both.late:
===============================================================================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200       4       0.177       0.011      0.162    0.185    {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}                                       -
Leaf        0.200      39       0.178       0.027      0.112    0.206    {4 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 13 <= 0.200ns}    {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0           232
---------------------------------------------------------------------------------------
Total               0                 0               0             0           232
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 232 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------------
Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
                                        amount     target  achieved  touch  net?   source    
                                                                     net?                    
-------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  reg_op2_reg[22]/CK
default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  reg_op2_reg[24]/CK
default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  reg_op2_reg[25]/CK
default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  reg_op2_reg[26]/CK
default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  reg_op2_reg[27]/CK
default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  cpuregs_reg[29][22]/CK
default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  cpuregs_reg[29][24]/CK
default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  cpuregs_reg[29][26]/CK
default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  cpuregs_reg[29][29]/CK
default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CTS_ccl_a_buf_00021/Y
-------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :  42
# Inverters           :   0
  Total               :  42
Minimum depth         :   2
Maximum depth         :   2
Buffering area (um^2) : 100.206

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0     1961       0       0       0         0         0
-----------------------------------------------------------------
Total    0     1961       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

--------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                            Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                         Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
--------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early     0.171          0.205         0.153          0.184      ignored          -      ignored          -
default_emulate_delay_corner:both.late      0.172          0.206         0.155          0.185      explicit     *0.200     explicit      0.200
--------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.


<CMD> report_ccopt_skew_groups > report_ccopt_skew_groups_step14.txt
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

------------------------------------------------------------------------------------------
Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------------------------
clk/default_emulate_constraint_mode       1             1961                    0
------------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                              Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode        -        0.343     0.387     0.371        0.011       ignored                  -         0.043              -
default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    none         0.400     0.444     0.429        0.011       explicit             0.200         0.043    100% {0.400, 0.444}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------------------
Timing Corner                              Skew Group                             Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode    0.343       1       0.387       2
-    min cpuregs_reg[2][10]/CK
-    max decoder_pseudo_trigger_reg/CK
default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    0.400       3       0.444       4
-    min cpuregs_reg[2][10]/CK
-    max reg_op2_reg[27]/CK
----------------------------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.early, min clock_path:
=================================================================================

PathID    : 1
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[2][10]/CK
Delay     : 0.343

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.042  0.013  (243.800,110.295)  -            3    
CTS_ccl_a_buf_00038/A
-     CLKBUFX3  rise   0.001   0.001   0.042  -      (191.700,111.625)   53.430   -       
CTS_ccl_a_buf_00038/Y
-     CLKBUFX3  rise   0.154   0.155   0.153  0.021  (191.485,111.040)    0.800     14    
CTS_ccl_a_buf_00010/A
-     CLKBUFX4  rise   0.002   0.156   0.153  -      (146.630,79.140)    76.755   -       
CTS_ccl_a_buf_00010/Y
-     CLKBUFX4  rise   0.187   0.343   0.095  0.015  (146.360,78.760)     0.650     30    
cpuregs_reg[2][10]/CK
-     EDFFHQX1  rise   0.000   0.343   0.095  -      (144.900,77.425)     2.795   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.early, max clock_path:
=================================================================================

PathID    : 2
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : decoder_trigger_reg/CK
Delay     : 0.387

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.042  0.013  (243.800,110.295)  -            3    
CTS_ccl_a_buf_00038/A
-     CLKBUFX3  rise   0.001   0.001   0.042  -      (191.700,111.625)   53.430   -       
CTS_ccl_a_buf_00038/Y
-     CLKBUFX3  rise   0.154   0.155   0.153  0.021  (191.485,111.040)    0.800     14    
CTS_ccl_a_buf_00002/A
-     CLKBUFX4  rise   0.002   0.157   0.153  -      (128.630,51.780)   122.115   -       
CTS_ccl_a_buf_00002/Y
-     CLKBUFX4  rise   0.228   0.385   0.169  0.030  (128.360,51.400)     0.650     54    
decoder_trigger_reg/CK
-     DFFHQX1   rise   0.002   0.387   0.169  -      (96.475,38.350)     44.935   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.late, min clock_path:
================================================================================

PathID    : 3
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[2][10]/CK
Delay     : 0.400

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.153  0.013  (243.800,110.295)  -            3    
CTS_ccl_a_buf_00038/A
-     CLKBUFX3  rise   0.001   0.001   0.153  -      (191.700,111.625)   53.430   -       
CTS_ccl_a_buf_00038/Y
-     CLKBUFX3  rise   0.210   0.210   0.155  0.021  (191.485,111.040)    0.800     14    
CTS_ccl_a_buf_00010/A
-     CLKBUFX4  rise   0.002   0.212   0.155  -      (146.630,79.140)    76.755   -       
CTS_ccl_a_buf_00010/Y
-     CLKBUFX4  rise   0.188   0.400   0.096  0.015  (146.360,78.760)     0.650     30    
cpuregs_reg[2][10]/CK
-     EDFFHQX1  rise   0.000   0.400   0.096  -      (144.900,77.425)     2.795   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.late, max clock_path:
================================================================================

PathID    : 4
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[4][24]/CK
Delay     : 0.444

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.153  0.013  (243.800,110.295)  -            3    
CTS_ccl_a_buf_00039/A
-     CLKBUFX4  rise   0.001   0.001   0.153  -      (193.430,128.720)   68.795   -       
CTS_ccl_a_buf_00039/Y
-     CLKBUFX4  rise   0.215   0.215   0.145  0.025  (193.160,129.100)    0.650     15    
CTS_ccl_a_buf_00021/A
-     CLKBUFX4  rise   0.001   0.216   0.145  -      (180.230,195.420)   79.250   -       
CTS_ccl_a_buf_00021/Y
-     CLKBUFX4  rise   0.226   0.442   0.172  0.030  (179.960,195.040)    0.650     60    
cpuregs_reg[4][24]/CK
-     EDFFHQX1  rise   0.002   0.444   0.172  -      (159.500,217.645)   43.065   -       
------------------------------------------------------------------------------------------------


<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.00 (MB), peak = 1927.06 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseMultiCutViaEffort    medium
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -grouteExpTdStdDelay           41.7
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          11
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithTimingDriven         true
setNanoRouteMode -timingEngine                  {}
setDesignMode -process                          45
setExtractRCMode -coupling_c_th                 0.1
setExtractRCMode -engine                        preRoute
setExtractRCMode -relative_c_th                 1
setExtractRCMode -total_c_th                    0
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -socv_accuracy_mode             low
setSIMode -separate_delta_delay_on_data         true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2259.4M, init mem=2259.4M)
*info: Placed = 10065          (Fixed = 42)
*info: Unplaced = 0           
Placement Density:71.32%(32333/45334)
Placement Density (including fixed std cells):71.32%(32333/45334)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=2259.4M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (43) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2259.4M) ***

globalDetailRoute

#Start globalDetailRoute on Sun Jan 21 02:20:32 2024
#
#Generating timing data, please wait...
#10972 total nets, 10928 already routed, 10928 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1734.02 (MB), peak = 1927.06 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 8.000 (ns)
#Stage 1: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1776.87 (MB), peak = 1927.06 (MB)
#Library Standard Delay: 41.70ps
#Slack threshold: 83.40ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1776.90 (MB), peak = 1927.06 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1784.26 (MB), peak = 1927.06 (MB)
#Default setup view is reset to default_emulate_view.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1784.27 (MB), peak = 1927.06 (MB)
#Current view: default_emulate_view 
#Current enabled view: default_emulate_view 
#Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1783.51 (MB), peak = 1927.06 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=11114)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Start routing data preparation on Sun Jan 21 02:20:40 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 11039 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1788.24 (MB), peak = 1927.06 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1851.81 (MB), peak = 1927.06 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1854.37 (MB), peak = 1927.06 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 185 (skipped).
#Total number of routable nets = 10929.
#Total number of nets in the design = 11114.
#10887 routable nets do not have any wires.
#42 routable nets have routed wires.
#10887 nets will be global routed.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#42 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Connectivity extraction summary:
#43 routed net(s) are imported.
#10886 (97.95%) nets are without wires.
#185 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 11114.
#
#
#Finished routing data preparation on Sun Jan 21 02:20:47 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.12 (MB)
#Total memory = 1854.49 (MB)
#Peak memory = 1927.06 (MB)
#
#
#Start global routing on Sun Jan 21 02:20:47 2024
#
#
#Start global routing initialization on Sun Jan 21 02:20:47 2024
#
#Number of eco nets is 1
#
#Start global routing data preparation on Sun Jan 21 02:20:47 2024
#
#Start routing resource analysis on Sun Jan 21 02:20:47 2024
#
#Routing resource analysis is done on Sun Jan 21 02:20:48 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         348         926        7310    62.30%
#  Metal2         V        1137          82        7310     0.85%
#  Metal3         H        1239          35        7310     0.00%
#  Metal4         V        1155          64        7310     0.85%
#  Metal5         H        1244          30        7310     0.00%
#  Metal6         V        1158          61        7310     0.85%
#  Metal7         H        1262          12        7310     0.00%
#  Metal8         V        1168          51        7310     0.85%
#  Metal9         H        1250          24        7310     0.00%
#  Metal10        V         450          37        7310     3.35%
#  Metal11        H         413          96        7310    10.12%
#  --------------------------------------------------------------
#  Total                  10827      11.63%       80410     7.20%
#
#
#
#
#Global routing data preparation is done on Sun Jan 21 02:20:48 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1856.89 (MB), peak = 1927.06 (MB)
#
#
#Global routing initialization is done on Sun Jan 21 02:20:48 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1856.96 (MB), peak = 1927.06 (MB)
#
#Skip 1/3 round for no nets in the round...
#Route nets in 2/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1860.61 (MB), peak = 1927.06 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1860.61 (MB), peak = 1927.06 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 3...
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1891.33 (MB), peak = 1927.06 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1894.70 (MB), peak = 1927.06 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 185 (skipped).
#Total number of routable nets = 10929.
#Total number of nets in the design = 11114.
#
#10929 routable nets have routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#42 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default            1              1           10886  
#       NDR_13            0              0               0  
#---------------------------------------------------------
#        Total            1              1           10886  
#---------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default           39             39           10886  
#       NDR_13            4              4               0  
#---------------------------------------------------------
#        Total           43             43           10886  
#---------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       10(0.14%)      2(0.03%)   (0.16%)
#  Metal3        2(0.03%)      1(0.01%)   (0.04%)
#  Metal4        0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     12(0.02%)      3(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              7.00 |    54.72    27.36    61.55    34.20 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     7.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 191760 um.
#Total half perimeter of net bounding box = 177243 um.
#Total wire length on LAYER Metal1 = 211 um.
#Total wire length on LAYER Metal2 = 49266 um.
#Total wire length on LAYER Metal3 = 63132 um.
#Total wire length on LAYER Metal4 = 44684 um.
#Total wire length on LAYER Metal5 = 25884 um.
#Total wire length on LAYER Metal6 = 6837 um.
#Total wire length on LAYER Metal7 = 798 um.
#Total wire length on LAYER Metal8 = 484 um.
#Total wire length on LAYER Metal9 = 322 um.
#Total wire length on LAYER Metal10 = 45 um.
#Total wire length on LAYER Metal11 = 97 um.
#Total number of vias = 75873
#Up-Via Summary (total 75873):
#           
#-----------------------
# Metal1          37989
# Metal2          26066
# Metal3           7576
# Metal4           3205
# Metal5            883
# Metal6             82
# Metal7             36
# Metal8             21
# Metal9              9
# Metal10             6
#-----------------------
#                 75873 
#
#Total number of involved regular nets 1836
#Maximum src to sink distance  367.7
#Average of max src_to_sink distance  51.9
#Average of ave src_to_sink distance  33.2
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 54.8
#Average of max src_to_sink distance for priority net 54.8
#Average of ave src_to_sink distance for priority net 31.4
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.04%.
#
#Global routing statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 40.46 (MB)
#Total memory = 1894.95 (MB)
#Peak memory = 1927.06 (MB)
#
#Finished global routing on Sun Jan 21 02:21:01 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1893.70 (MB), peak = 1927.06 (MB)
#Start Track Assignment.
#Done with 16870 horizontal wires in 3 hboxes and 17032 vertical wires in 3 hboxes.
#Done with 4079 horizontal wires in 3 hboxes and 4055 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       210.76 	  0.00%  	  0.00% 	  0.00%
# Metal2     46692.20 	  0.07%  	  0.00% 	  0.01%
# Metal3     60057.27 	  0.17%  	  0.00% 	  0.00%
# Metal4     43635.43 	  0.01%  	  0.00% 	  0.00%
# Metal5     23752.75 	  0.02%  	  0.00% 	  0.00%
# Metal6      5252.31 	  0.00%  	  0.00% 	  0.00%
# Metal7       806.91 	  0.00%  	  0.00% 	  0.00%
# Metal8       487.04 	  0.00%  	  0.00% 	  0.00%
# Metal9       318.88 	  0.00%  	  0.00% 	  0.00%
# Metal10       47.60 	  0.00%  	  0.00% 	  0.00%
# Metal11       97.57 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      181358.71  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 188810 um.
#Total half perimeter of net bounding box = 177243 um.
#Total wire length on LAYER Metal1 = 209 um.
#Total wire length on LAYER Metal2 = 48313 um.
#Total wire length on LAYER Metal3 = 61444 um.
#Total wire length on LAYER Metal4 = 44417 um.
#Total wire length on LAYER Metal5 = 25849 um.
#Total wire length on LAYER Metal6 = 6828 um.
#Total wire length on LAYER Metal7 = 803 um.
#Total wire length on LAYER Metal8 = 485 um.
#Total wire length on LAYER Metal9 = 318 um.
#Total wire length on LAYER Metal10 = 47 um.
#Total wire length on LAYER Metal11 = 96 um.
#Total number of vias = 75873
#Up-Via Summary (total 75873):
#           
#-----------------------
# Metal1          37989
# Metal2          26066
# Metal3           7576
# Metal4           3205
# Metal5            883
# Metal6             82
# Metal7             36
# Metal8             21
# Metal9              9
# Metal10             6
#-----------------------
#                 75873 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1893.96 (MB), peak = 1927.06 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1897.60 (MB), peak = 1927.06 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.23 (MB)
#Total memory = 1902.70 (MB)
#Peak memory = 1927.06 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 5303 horizontal wires in 3 hboxes and 4951 vertical wires in 3 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 10928 nets were built. 286 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:04 .
#   Increased memory =    51.17 (MB), total memory =  1951.00 (MB), peak memory =  1951.16 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1918.42 (MB), peak = 1951.18 (MB)
#RC Statistics: 51725 Res, 33127 Ground Cap, 3758 XCap (Edge to Edge)
#RC V/H edge ratio: 0.43, Avg V/H Edge Length: 3023.77 (34884), Avg L-Edge Length: 13629.78 (10108)
#Register nets and terms for rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_2fe2yZ.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 72638 nodes, 61710 edges, and 8446 xcaps
#286 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_2fe2yZ.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2466.051M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_2fe2yZ.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_2fe2yZ.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:01.0 mem: 2442.051M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 23.69 (MB)
#Total memory = 1917.92 (MB)
#Peak memory = 1951.18 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 8.000 (ns)
#Stage 1: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1922.62 (MB), peak = 1951.18 (MB)
#Library Standard Delay: 41.70ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1923.66 (MB), peak = 1951.18 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1924.32 (MB), peak = 1951.18 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 2.574985 (late)
*** writeDesignTiming (0:00:00.8) ***
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1924.68 (MB), peak = 1951.18 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 10928
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:11:29, real=0:22:49, peak res=1951.2M, current mem=1854.3M)
picorv32
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1865.1M, current mem=1865.1M)
Current (total cpu=0:11:29, real=0:22:50, peak res=1951.2M, current mem=1865.1M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.23 (MB), peak = 1951.18 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 10928
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 544 horizontal wires in 3 hboxes and 612 vertical wires in 3 hboxes.
#Done with 100 horizontal wires in 3 hboxes and 131 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       210.56 	  0.00%  	  0.00% 	  0.00%
# Metal2     46654.68 	  0.02%  	  0.00% 	  0.00%
# Metal3     60056.12 	  0.15%  	  0.00% 	  0.00%
# Metal4     43622.83 	  0.01%  	  0.00% 	  0.00%
# Metal5     23754.58 	  0.01%  	  0.00% 	  0.00%
# Metal6      5253.94 	  0.00%  	  0.00% 	  0.00%
# Metal7       808.51 	  0.00%  	  0.00% 	  0.00%
# Metal8       487.04 	  0.00%  	  0.00% 	  0.00%
# Metal9       319.08 	  0.00%  	  0.00% 	  0.00%
# Metal10       47.60 	  0.00%  	  0.00% 	  0.00%
# Metal11       97.57 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      181312.50  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 188786 um.
#Total half perimeter of net bounding box = 177243 um.
#Total wire length on LAYER Metal1 = 209 um.
#Total wire length on LAYER Metal2 = 48298 um.
#Total wire length on LAYER Metal3 = 61448 um.
#Total wire length on LAYER Metal4 = 44402 um.
#Total wire length on LAYER Metal5 = 25849 um.
#Total wire length on LAYER Metal6 = 6829 um.
#Total wire length on LAYER Metal7 = 805 um.
#Total wire length on LAYER Metal8 = 485 um.
#Total wire length on LAYER Metal9 = 318 um.
#Total wire length on LAYER Metal10 = 47 um.
#Total wire length on LAYER Metal11 = 96 um.
#Total number of vias = 75873
#Up-Via Summary (total 75873):
#           
#-----------------------
# Metal1          37989
# Metal2          26066
# Metal3           7576
# Metal4           3205
# Metal5            883
# Metal6             82
# Metal7             36
# Metal8             21
# Metal9              9
# Metal10             6
#-----------------------
#                 75873 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1865.32 (MB), peak = 1951.18 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:48
#Elapsed time = 00:00:48
#Increased memory = 81.16 (MB)
#Total memory = 1865.32 (MB)
#Peak memory = 1951.18 (MB)
#Start reading timing information from file .timing_file_3576.tif.gz ...
#Read in timing information for 409 ports, 10065 instances from timing file .timing_file_3576.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 159
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	Metal1        1       53       97      151
#	Metal2        0        0        8        8
#	Totals        1       53      105      159
#2734 out of 10065 instances (27.2%) need to be verified(marked ipoed), dirty area = 9.8%.
#   number of violations = 163
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	Metal1        1       56       98      155
#	Metal2        0        0        8        8
#	Totals        1       56      106      163
#cpu time = 00:01:32, elapsed time = 00:01:32, memory = 1862.50 (MB), peak = 1984.59 (MB)
#start 1st optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        1        1        2
#	Metal2        1        3        4
#	Totals        2        4        6
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1863.28 (MB), peak = 1987.71 (MB)
#start 2nd optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        1        0        1
#	Metal2        1        3        4
#	Totals        2        3        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1863.93 (MB), peak = 1987.71 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1865.10 (MB), peak = 1987.71 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 202304 um.
#Total half perimeter of net bounding box = 177243 um.
#Total wire length on LAYER Metal1 = 3167 um.
#Total wire length on LAYER Metal2 = 56654 um.
#Total wire length on LAYER Metal3 = 61816 um.
#Total wire length on LAYER Metal4 = 46048 um.
#Total wire length on LAYER Metal5 = 25410 um.
#Total wire length on LAYER Metal6 = 7448 um.
#Total wire length on LAYER Metal7 = 804 um.
#Total wire length on LAYER Metal8 = 495 um.
#Total wire length on LAYER Metal9 = 324 um.
#Total wire length on LAYER Metal10 = 62 um.
#Total wire length on LAYER Metal11 = 78 um.
#Total number of vias = 82574
#Total number of multi-cut vias = 54627 ( 66.2%)
#Total number of single cut vias = 27947 ( 33.8%)
#Up-Via Summary (total 82574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
# Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
# Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
# Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
# Metal5           574 ( 60.6%)       373 ( 39.4%)        947
# Metal6             5 (  6.0%)        78 ( 94.0%)         83
# Metal7             1 (  2.8%)        35 ( 97.2%)         36
# Metal8             0 (  0.0%)        21 (100.0%)         21
# Metal9             0 (  0.0%)         9 (100.0%)          9
# Metal10            0 (  0.0%)         6 (100.0%)          6
#-----------------------------------------------------------
#                27947 ( 33.8%)     54627 ( 66.2%)      82574 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:43
#Elapsed time = 00:01:43
#Increased memory = -0.21 (MB)
#Total memory = 1865.11 (MB)
#Peak memory = 1987.71 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1864.41 (MB), peak = 1987.71 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 202304 um.
#Total half perimeter of net bounding box = 177243 um.
#Total wire length on LAYER Metal1 = 3167 um.
#Total wire length on LAYER Metal2 = 56654 um.
#Total wire length on LAYER Metal3 = 61816 um.
#Total wire length on LAYER Metal4 = 46048 um.
#Total wire length on LAYER Metal5 = 25410 um.
#Total wire length on LAYER Metal6 = 7448 um.
#Total wire length on LAYER Metal7 = 804 um.
#Total wire length on LAYER Metal8 = 495 um.
#Total wire length on LAYER Metal9 = 324 um.
#Total wire length on LAYER Metal10 = 62 um.
#Total wire length on LAYER Metal11 = 78 um.
#Total number of vias = 82574
#Total number of multi-cut vias = 54627 ( 66.2%)
#Total number of single cut vias = 27947 ( 33.8%)
#Up-Via Summary (total 82574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
# Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
# Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
# Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
# Metal5           574 ( 60.6%)       373 ( 39.4%)        947
# Metal6             5 (  6.0%)        78 ( 94.0%)         83
# Metal7             1 (  2.8%)        35 ( 97.2%)         36
# Metal8             0 (  0.0%)        21 (100.0%)         21
# Metal9             0 (  0.0%)         9 (100.0%)          9
# Metal10            0 (  0.0%)         6 (100.0%)          6
#-----------------------------------------------------------
#                27947 ( 33.8%)     54627 ( 66.2%)      82574 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 202304 um.
#Total half perimeter of net bounding box = 177243 um.
#Total wire length on LAYER Metal1 = 3167 um.
#Total wire length on LAYER Metal2 = 56654 um.
#Total wire length on LAYER Metal3 = 61816 um.
#Total wire length on LAYER Metal4 = 46048 um.
#Total wire length on LAYER Metal5 = 25410 um.
#Total wire length on LAYER Metal6 = 7448 um.
#Total wire length on LAYER Metal7 = 804 um.
#Total wire length on LAYER Metal8 = 495 um.
#Total wire length on LAYER Metal9 = 324 um.
#Total wire length on LAYER Metal10 = 62 um.
#Total wire length on LAYER Metal11 = 78 um.
#Total number of vias = 82574
#Total number of multi-cut vias = 54627 ( 66.2%)
#Total number of single cut vias = 27947 ( 33.8%)
#Up-Via Summary (total 82574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
# Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
# Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
# Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
# Metal5           574 ( 60.6%)       373 ( 39.4%)        947
# Metal6             5 (  6.0%)        78 ( 94.0%)         83
# Metal7             1 (  2.8%)        35 ( 97.2%)         36
# Metal8             0 (  0.0%)        21 (100.0%)         21
# Metal9             0 (  0.0%)         9 (100.0%)          9
# Metal10            0 (  0.0%)         6 (100.0%)          6
#-----------------------------------------------------------
#                27947 ( 33.8%)     54627 ( 66.2%)      82574 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1863.21 (MB), peak = 1987.71 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Jan 21 02:23:21 2024
#
#
#Start Post Route Wire Spread.
#Done with 2629 horizontal wires in 5 hboxes and 2739 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 204463 um.
#Total half perimeter of net bounding box = 177243 um.
#Total wire length on LAYER Metal1 = 3182 um.
#Total wire length on LAYER Metal2 = 57087 um.
#Total wire length on LAYER Metal3 = 62643 um.
#Total wire length on LAYER Metal4 = 46682 um.
#Total wire length on LAYER Metal5 = 25628 um.
#Total wire length on LAYER Metal6 = 7474 um.
#Total wire length on LAYER Metal7 = 804 um.
#Total wire length on LAYER Metal8 = 495 um.
#Total wire length on LAYER Metal9 = 326 um.
#Total wire length on LAYER Metal10 = 64 um.
#Total wire length on LAYER Metal11 = 80 um.
#Total number of vias = 82574
#Total number of multi-cut vias = 54627 ( 66.2%)
#Total number of single cut vias = 27947 ( 33.8%)
#Up-Via Summary (total 82574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
# Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
# Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
# Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
# Metal5           574 ( 60.6%)       373 ( 39.4%)        947
# Metal6             5 (  6.0%)        78 ( 94.0%)         83
# Metal7             1 (  2.8%)        35 ( 97.2%)         36
# Metal8             0 (  0.0%)        21 (100.0%)         21
# Metal9             0 (  0.0%)         9 (100.0%)          9
# Metal10            0 (  0.0%)         6 (100.0%)          6
#-----------------------------------------------------------
#                27947 ( 33.8%)     54627 ( 66.2%)      82574 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1862.34 (MB), peak = 1987.71 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1862.34 (MB), peak = 1987.71 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 204463 um.
#Total half perimeter of net bounding box = 177243 um.
#Total wire length on LAYER Metal1 = 3182 um.
#Total wire length on LAYER Metal2 = 57087 um.
#Total wire length on LAYER Metal3 = 62643 um.
#Total wire length on LAYER Metal4 = 46682 um.
#Total wire length on LAYER Metal5 = 25628 um.
#Total wire length on LAYER Metal6 = 7474 um.
#Total wire length on LAYER Metal7 = 804 um.
#Total wire length on LAYER Metal8 = 495 um.
#Total wire length on LAYER Metal9 = 326 um.
#Total wire length on LAYER Metal10 = 64 um.
#Total wire length on LAYER Metal11 = 80 um.
#Total number of vias = 82574
#Total number of multi-cut vias = 54627 ( 66.2%)
#Total number of single cut vias = 27947 ( 33.8%)
#Up-Via Summary (total 82574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
# Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
# Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
# Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
# Metal5           574 ( 60.6%)       373 ( 39.4%)        947
# Metal6             5 (  6.0%)        78 ( 94.0%)         83
# Metal7             1 (  2.8%)        35 ( 97.2%)         36
# Metal8             0 (  0.0%)        21 (100.0%)         21
# Metal9             0 (  0.0%)         9 (100.0%)          9
# Metal10            0 (  0.0%)         6 (100.0%)          6
#-----------------------------------------------------------
#                27947 ( 33.8%)     54627 ( 66.2%)      82574 
#
#detailRoute Statistics:
#Cpu time = 00:02:02
#Elapsed time = 00:02:02
#Increased memory = -2.98 (MB)
#Total memory = 1862.34 (MB)
#Peak memory = 1987.71 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:02:59
#Elapsed time = 00:03:00
#Increased memory = 33.11 (MB)
#Total memory = 1800.78 (MB)
#Peak memory = 1987.71 (MB)
#Number of warnings = 2
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Jan 21 02:23:31 2024
#
#Default setup view is reset to default_emulate_view.
#Default setup view is reset to default_emulate_view.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:03:00, elapsed time = 00:03:00, memory = 1788.50 (MB), peak = 1987.71 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> setDelayCalMode -engine aae -SIAware true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1788.8M, totSessionCpu=0:13:38 **
*** optDesign #2 [begin] : totSession cpu/real = 0:13:37.8/0:25:26.9 (0.5), mem = 2333.5M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:37.8/0:25:26.9 (0.5), mem = 2333.5M
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           41.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { default_emulate_view }
setOptMode -autoSetupViews                                      { default_emulate_view}
setOptMode -autoTDGRSetupViews                                  { default_emulate_view}
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1769.1M, totSessionCpu=0:13:39 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2298.1M, init mem=2298.1M)
*info: Placed = 10065          (Fixed = 42)
*info: Unplaced = 0           
Placement Density:71.32%(32333/45334)
Placement Density (including fixed std cells):71.32%(32333/45334)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=2298.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:13:39.6/0:25:28.8 (0.5), mem = 2298.1M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=11114)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sun Jan 21 02:24:10 2024
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1764.23 (MB), peak = 1987.71 (MB)
#Start routing data preparation on Sun Jan 21 02:24:10 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 11039 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1809.15 (MB), peak = 1987.71 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1811.45 (MB), peak = 1987.71 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1811.45 (MB)
#Peak memory = 1987.71 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 10928 nets were built. 186 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
#   Increased memory =    69.88 (MB), total memory =  1881.40 (MB), peak memory =  1987.71 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1837.89 (MB), peak = 1987.71 (MB)
#RC Statistics: 63035 Res, 34652 Ground Cap, 10312 XCap (Edge to Edge)
#RC V/H edge ratio: 0.39, Avg V/H Edge Length: 3244.14 (32718), Avg L-Edge Length: 8413.92 (19860)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 74163 nodes, 63235 edges, and 21096 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1829.95 (MB), peak = 1987.71 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2358.547M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_co2Pyz.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:01.0 mem: 2351.285M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = 20.99 (MB)
#Total memory = 1830.14 (MB)
#Peak memory = 1987.71 (MB)
#
#186 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(30504745)
#Calculate SNet Signature in MT (97177829)
#Run time and memory report for RC extraction:
#RC extraction running on  2.30GHz 512KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  1781.75 (MB), peak memory =  1987.71 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1781.74 (MB), peak memory =  1987.71 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1781.74 (MB), peak memory =  1987.71 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1781.73 (MB), peak memory =  1987.71 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  1781.74 (MB), peak memory =  1987.71 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.03 (MB), total memory =  1781.73 (MB), peak memory =  1987.71 (MB)
Reading RCDB with compressed RC data.
AAE DB initialization (MEM=2335.18 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:53.6/0:25:43.0 (0.5), mem = 2335.2M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2335.18 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2335.18)
Total number of fetched objects 10972
End delay calculation. (MEM=2409.21 CPU=0:00:02.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2372.59 CPU=0:00:03.0 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:13:59 mem=2396.6M)
Done building cte hold timing graph (HoldAware) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:13:59 mem=2396.6M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2368.13)
Total number of fetched objects 10972
AAE_INFO-618: Total number of nets in the design is 11114,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2383.55 CPU=0:00:03.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2383.55 CPU=0:00:04.0 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2407.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2407.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2339.67)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 39. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10972. 
Total number of fetched objects 10972
AAE_INFO-618: Total number of nets in the design is 11114,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2382.84 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2382.84 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:14:07 mem=2406.8M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  1.413  |  0.515  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.322%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:14.2/0:00:14.2 (1.0), totSession cpu/real = 0:14:07.7/0:25:57.2 (0.5), mem = 2422.1M
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1858.1M, totSessionCpu=0:14:08 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:14:08.7/0:25:58.1 (0.5), mem = 2384.1M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=43, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11071 (unrouted=185, trialRouted=0, noStatus=0, routed=10886, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 42 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        original_names is set for at least one object
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        exp_use_early_global_min_max_route_layers: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): l_route_ccopt_autotrimmed (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): t_route_ccopt_autotrimmed (default: default)
        source_driver: BUFX2/A BUFX2/Y (default: )
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
      Inverters:   {INVX3 INVX2 INVX1 INVXL}
      Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 45334.152um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
      Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
      Slew time target (leaf):    0.200ns
      Slew time target (trunk):   0.200ns
      Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.142ns
      Buffer max distance: 145.732um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.732um, saturatedSlew=0.145ns, speed=725.035um per ns, cellArea=16.427um^2 per 1000um}
      Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=95.292um, saturatedSlew=0.141ns, speed=724.929um per ns, cellArea=14.356um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
      Sources:                     pin clk
      Total number of sinks:       1961
      Delay constrained sinks:     1961
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner default_emulate_delay_corner:both.late:
      Skew target:                 0.200ns
    Primary reporting skew groups are:
    skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
      hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.445um, total=3043.105um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.0)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
    cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.516pF, total=0.567pF
    wire lengths     : top=0.000um, trunk=785.110um, leaf=7343.510um, total=8128.620um
    hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.445um, total=3043.105um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.200ns count=4 avg=0.147ns sd=0.008ns min=0.136ns max=0.157ns {0 <= 0.120ns, 4 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=39 avg=0.165ns sd=0.025ns min=0.103ns max=0.192ns {6 <= 0.120ns, 3 <= 0.160ns, 19 <= 0.180ns, 10 <= 0.190ns, 1 <= 0.200ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.356, max=0.398, avg=0.384, sd=0.010], skew [0.041 vs 0.200], 100% {0.356, 0.398} (wid=0.004 ws=0.003) (gid=0.395 gs=0.040)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 43, tested: 43, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
      cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.516pF, total=0.567pF
      wire lengths     : top=0.000um, trunk=785.110um, leaf=7343.510um, total=8128.620um
      hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.445um, total=3043.105um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.200ns count=4 avg=0.147ns sd=0.008ns min=0.136ns max=0.157ns {0 <= 0.120ns, 4 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=39 avg=0.165ns sd=0.025ns min=0.103ns max=0.192ns {6 <= 0.120ns, 3 <= 0.160ns, 19 <= 0.180ns, 10 <= 0.190ns, 1 <= 0.200ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/default_emulate_constraint_mode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.356, max=0.398], skew [0.041 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=100.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.206um^2
    cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.516pF, total=0.567pF
    wire lengths     : top=0.000um, trunk=785.110um, leaf=7343.510um, total=8128.620um
    hp wire lengths  : top=0.000um, trunk=416.660um, leaf=2626.445um, total=3043.105um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.200ns count=4 avg=0.147ns sd=0.008ns min=0.136ns max=0.157ns {0 <= 0.120ns, 4 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=39 avg=0.165ns sd=0.025ns min=0.103ns max=0.192ns {6 <= 0.120ns, 3 <= 0.160ns, 19 <= 0.180ns, 10 <= 0.190ns, 1 <= 0.200ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX4: 41 CLKBUFX3: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO final:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.356, max=0.398, avg=0.384, sd=0.010], skew [0.041 vs 0.200], 100% {0.356, 0.398} (wid=0.004 ws=0.003) (gid=0.395 gs=0.040)
PRO done.
Net route status summary:
  Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=43, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11071 (unrouted=185, trialRouted=0, noStatus=0, routed=10886, fixed=0, [crossesIlmBoundary=0, tooFewTerms=185, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.7 real=0:00:01.7)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
*** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:14:10.5/0:25:59.9 (0.5), mem = 2386.3M
**INFO: Start fixing DRV (Mem = 2384.30M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:14:10.8/0:26:00.3 (0.5), mem = 2384.3M
Info: 43 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.52|     0.00|       0|       0|       0| 71.32%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.52|     0.00|       0|       0|       0| 71.32%| 0:00:00.0|  2602.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         39 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2602.3M) ***

*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:14:12.7/0:26:02.1 (0.5), mem = 2512.2M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1977.7M, totSessionCpu=0:14:13 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2512.18M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=2512.2M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  1.412  |  0.515  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.322%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1979.3M, totSessionCpu=0:14:13 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:14:15 mem=2550.5M ***
*** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:14:15.1/0:26:04.6 (0.5), mem = 2550.5M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2537.3)
Total number of fetched objects 10972
AAE_INFO-618: Total number of nets in the design is 11114,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2517.64 CPU=0:00:03.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2517.64 CPU=0:00:04.0 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2541.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2541.6M)

Executing IPO callback for view pruning ..

Active hold views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2481.02)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 39. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10972. 
Total number of fetched objects 10972
AAE_INFO-618: Total number of nets in the design is 11114,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2489.93 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2489.93 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:14:24 mem=2513.9M)
Done building cte hold timing graph (fixHold) cpu=0:00:09.0 real=0:00:09.0 totSessionCpu=0:14:24 mem=2513.9M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:09.6 real=0:00:09.0 totSessionCpu=0:14:25 mem=2529.2M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:10.4 real=0:00:10.0 totSessionCpu=0:14:26 mem=2547.3M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: default_emulate_view

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  1.412  |  0.515  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.463  |  0.562  |  0.463  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.322%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 2021.4M, totSessionCpu=0:14:28 **
*** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:12.4/0:00:12.5 (1.0), totSession cpu/real = 0:14:27.5/0:26:17.1 (0.6), mem = 2551.4M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:14:27.5/0:26:17.1 (0.6), mem = 2551.4M
*info: Run optDesign holdfix with 1 thread.
Info: 43 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:14:27.6/0:26:17.2 (0.6), mem = 2589.6M
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 2015.6M, totSessionCpu=0:14:28 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2549.73M, totSessionCpu=0:14:29).
**optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 2023.7M, totSessionCpu=0:14:29 **

Skipping pre eco harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
Worst Slack : 1.413 ns

Start Layer Assignment ...
WNS(1.413ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 11114.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(11112) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
Worst Slack : 0.515 ns

Start Layer Assignment ...
WNS(0.515ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 11114.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  1.412  |  0.515  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.322%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:52, real = 0:00:53, mem = 1925.1M, totSessionCpu=0:14:30 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:14:30.1/0:26:19.6 (0.6), mem = 2462.4M

globalDetailRoute

#Start globalDetailRoute on Sun Jan 21 02:25:00 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=11114)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 185 (skipped).
#Total number of routable nets = 10929.
#Total number of nets in the design = 11114.
#10929 routable nets have routed wires.
#43 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Sun Jan 21 02:25:00 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 11039 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1926.58 (MB), peak = 2066.32 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1967.63 (MB), peak = 2066.32 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Jan 21 02:25:04 2024
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 45.04 (MB)
#Total memory = 1967.64 (MB)
#Peak memory = 2066.32 (MB)
#
#
#Start global routing on Sun Jan 21 02:25:04 2024
#
#
#Start global routing initialization on Sun Jan 21 02:25:04 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 45.04 (MB)
#Total memory = 1967.64 (MB)
#Peak memory = 2066.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1967.52 (MB), peak = 2066.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 204463 um.
#Total half perimeter of net bounding box = 177243 um.
#Total wire length on LAYER Metal1 = 3182 um.
#Total wire length on LAYER Metal2 = 57087 um.
#Total wire length on LAYER Metal3 = 62643 um.
#Total wire length on LAYER Metal4 = 46682 um.
#Total wire length on LAYER Metal5 = 25628 um.
#Total wire length on LAYER Metal6 = 7474 um.
#Total wire length on LAYER Metal7 = 804 um.
#Total wire length on LAYER Metal8 = 495 um.
#Total wire length on LAYER Metal9 = 326 um.
#Total wire length on LAYER Metal10 = 64 um.
#Total wire length on LAYER Metal11 = 80 um.
#Total number of vias = 82574
#Total number of multi-cut vias = 54627 ( 66.2%)
#Total number of single cut vias = 27947 ( 33.8%)
#Up-Via Summary (total 82574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
# Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
# Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
# Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
# Metal5           574 ( 60.6%)       373 ( 39.4%)        947
# Metal6             5 (  6.0%)        78 ( 94.0%)         83
# Metal7             1 (  2.8%)        35 ( 97.2%)         36
# Metal8             0 (  0.0%)        21 (100.0%)         21
# Metal9             0 (  0.0%)         9 (100.0%)          9
# Metal10            0 (  0.0%)         6 (100.0%)          6
#-----------------------------------------------------------
#                27947 ( 33.8%)     54627 ( 66.2%)      82574 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -0.12 (MB)
#Total memory = 1967.52 (MB)
#Peak memory = 2066.32 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1968.06 (MB), peak = 2066.32 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 204463 um.
#Total half perimeter of net bounding box = 177243 um.
#Total wire length on LAYER Metal1 = 3182 um.
#Total wire length on LAYER Metal2 = 57087 um.
#Total wire length on LAYER Metal3 = 62643 um.
#Total wire length on LAYER Metal4 = 46682 um.
#Total wire length on LAYER Metal5 = 25628 um.
#Total wire length on LAYER Metal6 = 7474 um.
#Total wire length on LAYER Metal7 = 804 um.
#Total wire length on LAYER Metal8 = 495 um.
#Total wire length on LAYER Metal9 = 326 um.
#Total wire length on LAYER Metal10 = 64 um.
#Total wire length on LAYER Metal11 = 80 um.
#Total number of vias = 82574
#Total number of multi-cut vias = 54627 ( 66.2%)
#Total number of single cut vias = 27947 ( 33.8%)
#Up-Via Summary (total 82574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
# Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
# Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
# Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
# Metal5           574 ( 60.6%)       373 ( 39.4%)        947
# Metal6             5 (  6.0%)        78 ( 94.0%)         83
# Metal7             1 (  2.8%)        35 ( 97.2%)         36
# Metal8             0 (  0.0%)        21 (100.0%)         21
# Metal9             0 (  0.0%)         9 (100.0%)          9
# Metal10            0 (  0.0%)         6 (100.0%)          6
#-----------------------------------------------------------
#                27947 ( 33.8%)     54627 ( 66.2%)      82574 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 204463 um.
#Total half perimeter of net bounding box = 177243 um.
#Total wire length on LAYER Metal1 = 3182 um.
#Total wire length on LAYER Metal2 = 57087 um.
#Total wire length on LAYER Metal3 = 62643 um.
#Total wire length on LAYER Metal4 = 46682 um.
#Total wire length on LAYER Metal5 = 25628 um.
#Total wire length on LAYER Metal6 = 7474 um.
#Total wire length on LAYER Metal7 = 804 um.
#Total wire length on LAYER Metal8 = 495 um.
#Total wire length on LAYER Metal9 = 326 um.
#Total wire length on LAYER Metal10 = 64 um.
#Total wire length on LAYER Metal11 = 80 um.
#Total number of vias = 82574
#Total number of multi-cut vias = 54627 ( 66.2%)
#Total number of single cut vias = 27947 ( 33.8%)
#Up-Via Summary (total 82574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
# Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
# Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
# Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
# Metal5           574 ( 60.6%)       373 ( 39.4%)        947
# Metal6             5 (  6.0%)        78 ( 94.0%)         83
# Metal7             1 (  2.8%)        35 ( 97.2%)         36
# Metal8             0 (  0.0%)        21 (100.0%)         21
# Metal9             0 (  0.0%)         9 (100.0%)          9
# Metal10            0 (  0.0%)         6 (100.0%)          6
#-----------------------------------------------------------
#                27947 ( 33.8%)     54627 ( 66.2%)      82574 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Jan 21 02:25:09 2024
#
#
#Start Post Route Wire Spread.
#Done with 86 horizontal wires in 5 hboxes and 256 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 204487 um.
#Total half perimeter of net bounding box = 177243 um.
#Total wire length on LAYER Metal1 = 3182 um.
#Total wire length on LAYER Metal2 = 57093 um.
#Total wire length on LAYER Metal3 = 62654 um.
#Total wire length on LAYER Metal4 = 46686 um.
#Total wire length on LAYER Metal5 = 25630 um.
#Total wire length on LAYER Metal6 = 7474 um.
#Total wire length on LAYER Metal7 = 804 um.
#Total wire length on LAYER Metal8 = 495 um.
#Total wire length on LAYER Metal9 = 326 um.
#Total wire length on LAYER Metal10 = 64 um.
#Total wire length on LAYER Metal11 = 80 um.
#Total number of vias = 82574
#Total number of multi-cut vias = 54627 ( 66.2%)
#Total number of single cut vias = 27947 ( 33.8%)
#Up-Via Summary (total 82574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
# Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
# Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
# Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
# Metal5           574 ( 60.6%)       373 ( 39.4%)        947
# Metal6             5 (  6.0%)        78 ( 94.0%)         83
# Metal7             1 (  2.8%)        35 ( 97.2%)         36
# Metal8             0 (  0.0%)        21 (100.0%)         21
# Metal9             0 (  0.0%)         9 (100.0%)          9
# Metal10            0 (  0.0%)         6 (100.0%)          6
#-----------------------------------------------------------
#                27947 ( 33.8%)     54627 ( 66.2%)      82574 
#
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1970.07 (MB), peak = 2066.32 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 204487 um.
#Total half perimeter of net bounding box = 177243 um.
#Total wire length on LAYER Metal1 = 3182 um.
#Total wire length on LAYER Metal2 = 57093 um.
#Total wire length on LAYER Metal3 = 62654 um.
#Total wire length on LAYER Metal4 = 46686 um.
#Total wire length on LAYER Metal5 = 25630 um.
#Total wire length on LAYER Metal6 = 7474 um.
#Total wire length on LAYER Metal7 = 804 um.
#Total wire length on LAYER Metal8 = 495 um.
#Total wire length on LAYER Metal9 = 326 um.
#Total wire length on LAYER Metal10 = 64 um.
#Total wire length on LAYER Metal11 = 80 um.
#Total number of vias = 82574
#Total number of multi-cut vias = 54627 ( 66.2%)
#Total number of single cut vias = 27947 ( 33.8%)
#Up-Via Summary (total 82574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13863 ( 35.1%)     25637 ( 64.9%)      39500
# Metal2          9264 ( 31.1%)     20480 ( 68.9%)      29744
# Metal3          3013 ( 33.7%)      5936 ( 66.3%)       8949
# Metal4          1227 ( 37.4%)      2052 ( 62.6%)       3279
# Metal5           574 ( 60.6%)       373 ( 39.4%)        947
# Metal6             5 (  6.0%)        78 ( 94.0%)         83
# Metal7             1 (  2.8%)        35 ( 97.2%)         36
# Metal8             0 (  0.0%)        21 (100.0%)         21
# Metal9             0 (  0.0%)         9 (100.0%)          9
# Metal10            0 (  0.0%)         6 (100.0%)          6
#-----------------------------------------------------------
#                27947 ( 33.8%)     54627 ( 66.2%)      82574 
#
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 2.44 (MB)
#Total memory = 1970.07 (MB)
#Peak memory = 2066.32 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 1.61 (MB)
#Total memory = 1926.70 (MB)
#Peak memory = 2066.32 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Jan 21 02:25:14 2024
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:14.1/0:00:14.1 (1.0), totSession cpu/real = 0:14:44.2/0:26:33.7 (0.6), mem = 2445.2M
**optDesign ... cpu = 0:01:06, real = 0:01:07, mem = 1926.7M, totSessionCpu=0:14:44 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #6 PostEcoSummary
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=11114)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sun Jan 21 02:25:15 2024
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1927.55 (MB), peak = 2066.32 (MB)
#Start routing data preparation on Sun Jan 21 02:25:15 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 11039 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1973.64 (MB), peak = 2066.32 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1990.94 (MB), peak = 2066.32 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1990.94 (MB)
#Peak memory = 2066.32 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 10928 nets were built. 180 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
#   Increased memory =    80.77 (MB), total memory =  2071.86 (MB), peak memory =  2071.99 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2050.41 (MB), peak = 2071.99 (MB)
#RC Statistics: 63056 Res, 34673 Ground Cap, 10312 XCap (Edge to Edge)
#RC V/H edge ratio: 0.39, Avg V/H Edge Length: 3239.24 (32722), Avg L-Edge Length: 8424.23 (19886)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 74184 nodes, 63256 edges, and 21096 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2040.29 (MB), peak = 2071.99 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2542.594M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_3576_cn93.it.auth.gr_paschalk_WKeGJr/nr3576_mvMlNb.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.9 real: 0:00:01.0 mem: 2542.598M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 67.28 (MB)
#Total memory = 2040.92 (MB)
#Peak memory = 2071.99 (MB)
#
#180 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(30504745)
#Calculate SNet Signature in MT (95468868)
#Run time and memory report for RC extraction:
#RC extraction running on  2.30GHz 512KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1940.58 (MB), peak memory =  2071.99 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1940.58 (MB), peak memory =  2071.99 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1940.58 (MB), peak memory =  2071.99 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1940.58 (MB), peak memory =  2071.99 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1940.58 (MB), peak memory =  2071.99 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.04 (MB), total memory =  1940.58 (MB), peak memory =  2071.99 (MB)
**optDesign ... cpu = 0:01:20, real = 0:01:21, mem = 1940.6M, totSessionCpu=0:14:58 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2461.88)
Reading RCDB with compressed RC data.
Total number of fetched objects 10972
AAE_INFO-618: Total number of nets in the design is 11114,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2472.37 CPU=0:00:03.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2472.37 CPU=0:00:04.2 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2496.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2496.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2403.49)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 35. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10972. 
Total number of fetched objects 10972
AAE_INFO-618: Total number of nets in the design is 11114,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2444.67 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2444.67 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:15:06 mem=2468.7M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  1.412  |  0.515  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.322%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:29, real = 0:01:29, mem = 1940.9M, totSessionCpu=0:15:07 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:01:29, real = 0:01:29, mem = 1940.9M, totSessionCpu=0:15:07 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=2444.25M, totSessionCpu=0:15:07).
**optDesign ... cpu = 0:01:29, real = 0:01:30, mem = 1940.6M, totSessionCpu=0:15:07 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:31, real = 0:01:31, mem = 1938.6M, totSessionCpu=0:15:08 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2431.06)
Total number of fetched objects 10972
AAE_INFO-618: Total number of nets in the design is 11114,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2446.48 CPU=0:00:03.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2446.48 CPU=0:00:03.9 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2470.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2470.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2398.6)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 35. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10972. 
Total number of fetched objects 10972
AAE_INFO-618: Total number of nets in the design is 11114,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2438.77 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2438.77 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:15:18 mem=2462.8M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  1.412  |  0.515  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.463  |  0.562  |  0.463  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3416   |  3164   |  2035   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.322%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:44, real = 0:01:47, mem = 1972.4M, totSessionCpu=0:15:22 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:01:44.0/0:01:46.9 (1.0), totSession cpu/real = 0:15:21.8/0:27:13.8 (0.6), mem = 2464.4M
<CMD> report_power > report_power_step15.txt
env CDS_WORKAREA is set to /home/p/paschalk
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1982.79MB/3993.76MB/2065.67MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1982.79MB/3993.76MB/2065.67MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1982.79MB/3993.76MB/2065.67MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jan-21 02:26:02 (2024-Jan-21 00:26:02 GMT)
2024-Jan-21 02:26:02 (2024-Jan-21 00:26:02 GMT): 10%
2024-Jan-21 02:26:02 (2024-Jan-21 00:26:02 GMT): 20%
2024-Jan-21 02:26:02 (2024-Jan-21 00:26:02 GMT): 30%
2024-Jan-21 02:26:02 (2024-Jan-21 00:26:02 GMT): 40%
2024-Jan-21 02:26:02 (2024-Jan-21 00:26:02 GMT): 50%
2024-Jan-21 02:26:02 (2024-Jan-21 00:26:02 GMT): 60%
2024-Jan-21 02:26:02 (2024-Jan-21 00:26:02 GMT): 70%
2024-Jan-21 02:26:02 (2024-Jan-21 00:26:02 GMT): 80%
2024-Jan-21 02:26:02 (2024-Jan-21 00:26:02 GMT): 90%

Finished Levelizing
2024-Jan-21 02:26:02 (2024-Jan-21 00:26:02 GMT)

Starting Activity Propagation
2024-Jan-21 02:26:02 (2024-Jan-21 00:26:02 GMT)
2024-Jan-21 02:26:02 (2024-Jan-21 00:26:02 GMT): 10%
2024-Jan-21 02:26:02 (2024-Jan-21 00:26:02 GMT): 20%

Finished Activity Propagation
2024-Jan-21 02:26:03 (2024-Jan-21 00:26:03 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1982.93MB/3993.76MB/2065.67MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-21 02:26:03 (2024-Jan-21 00:26:03 GMT)
 ... Calculating switching power
2024-Jan-21 02:26:03 (2024-Jan-21 00:26:03 GMT): 10%
2024-Jan-21 02:26:03 (2024-Jan-21 00:26:03 GMT): 20%
2024-Jan-21 02:26:03 (2024-Jan-21 00:26:03 GMT): 30%
2024-Jan-21 02:26:03 (2024-Jan-21 00:26:03 GMT): 40%
2024-Jan-21 02:26:03 (2024-Jan-21 00:26:03 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-21 02:26:03 (2024-Jan-21 00:26:03 GMT): 60%
2024-Jan-21 02:26:03 (2024-Jan-21 00:26:03 GMT): 70%
2024-Jan-21 02:26:04 (2024-Jan-21 00:26:04 GMT): 80%
2024-Jan-21 02:26:04 (2024-Jan-21 00:26:04 GMT): 90%

Finished Calculating power
2024-Jan-21 02:26:04 (2024-Jan-21 00:26:04 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1982.96MB/3993.76MB/2065.67MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1982.96MB/3993.76MB/2065.67MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1982.96MB/3993.76MB/2065.67MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1982.96MB/3993.76MB/2065.67MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-21 02:26:04 (2024-Jan-21 00:26:04 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.87402587 	   69.9780%
Total Switching Power:       0.37428368 	   29.9667%
Total Leakage Power:         0.00069118 	    0.0553%
Total Power:                 1.24900073
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.5913     0.05403   0.0002682      0.6456       51.69
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.2635      0.2205   0.0004182      0.4844       38.78
Clock (Combinational)             0.0193     0.09977   4.792e-06      0.1191       9.534
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              0.874      0.3743   0.0006912       1.249         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      0.874      0.3743   0.0006912       1.249         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.0193     0.09977   4.792e-06      0.1191       9.534
-----------------------------------------------------------------------------------------
Total                             0.0193     0.09977   4.792e-06      0.1191       9.534
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.008000 usec 
Clock Toggle Rate:   250.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00015 (CLKBUFX4):          0.00332
*              Highest Leakage Power:        latched_branch_reg (DFFHQX8):         3.48e-07
*                Total Cap:      2.53157e-11 F
*                Total instances in design: 10065
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1984.66MB/3993.76MB/2065.67MB)

<CMD> report_area > report_area_step15.txt
<CMD> report_timing > report_timing_step15.txt
<CMD> zoomBox -70.59800 -30.92750 279.33550 282.33750

--------------------------------------------------------------------------------
Exiting Innovus on Sun Jan 21 02:28:12 2024
  Total CPU time:     0:15:59
  Total real time:    0:29:37
  Peak memory (main): 2065.67MB


*** Memory Usage v#1 (Current mem = 2492.504M, initial mem = 476.039M) ***
*** Message Summary: 50 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:15:41, real=0:29:35, mem=2492.5M) ---
