Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Mar  7 12:00:15 2024
| Host         : ACO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dec7seg_estructural_timing_summary_routed.rpt -pb dec7seg_estructural_timing_summary_routed.pb -rpx dec7seg_estructural_timing_summary_routed.rpx -warn_on_violation
| Design       : dec7seg_estructural
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.857ns  (logic 5.151ns (52.262%)  route 4.705ns (47.738%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  bcd[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  bcd_IBUF[3]_inst/O
                         net (fo=7, routed)           2.241     3.718    bcd_IBUF[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     3.842 r  LUT4_inst3/O
                         net (fo=1, routed)           2.464     6.307    led_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.857 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.857    led[3]
    K13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.772ns  (logic 5.179ns (52.995%)  route 4.593ns (47.005%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  bcd[0] (IN)
                         net (fo=0)                   0.000     0.000    bcd[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  bcd_IBUF[0]_inst/O
                         net (fo=7, routed)           2.113     3.591    bcd_IBUF[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.124     3.715 r  LUT4_inst0/O
                         net (fo=1, routed)           2.480     6.195    led_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.772 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.772    led[0]
    T10                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 5.159ns (53.342%)  route 4.513ns (46.658%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  bcd[1] (IN)
                         net (fo=0)                   0.000     0.000    bcd[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  bcd_IBUF[1]_inst/O
                         net (fo=7, routed)           2.184     3.664    bcd_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.788 r  LUT4_inst1/O
                         net (fo=1, routed)           2.328     6.116    led_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.672 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.672    led[1]
    R10                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[1]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.637ns  (logic 5.164ns (53.587%)  route 4.473ns (46.413%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  bcd[1] (IN)
                         net (fo=0)                   0.000     0.000    bcd[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  bcd_IBUF[1]_inst/O
                         net (fo=7, routed)           2.410     3.889    bcd_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124     4.013 r  LUT4_inst5/O
                         net (fo=1, routed)           2.063     6.076    led_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.637 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.637    led[5]
    T11                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[1]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.249ns  (logic 5.137ns (55.545%)  route 4.111ns (44.455%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  bcd[1] (IN)
                         net (fo=0)                   0.000     0.000    bcd[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  bcd_IBUF[1]_inst/O
                         net (fo=7, routed)           2.415     3.895    bcd_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124     4.019 r  LUT4_inst4/O
                         net (fo=1, routed)           1.697     5.715    led_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.249 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.249    led[4]
    P15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[3]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.242ns  (logic 5.094ns (55.119%)  route 4.148ns (44.881%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  bcd[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  bcd_IBUF[3]_inst/O
                         net (fo=7, routed)           2.238     3.716    bcd_IBUF[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     3.840 r  LUT4_inst2/O
                         net (fo=1, routed)           1.910     5.749    led_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.242 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.242    led[2]
    K16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[3]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.880ns  (logic 5.138ns (57.867%)  route 3.741ns (42.133%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  bcd[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  bcd_IBUF[3]_inst/O
                         net (fo=7, routed)           2.045     3.522    bcd_IBUF[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     3.646 r  LUT4_inst6/O
                         net (fo=1, routed)           1.697     5.342    led_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.880 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.880    led[6]
    L18                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd[1]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.531ns (64.986%)  route 0.825ns (35.014%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  bcd[1] (IN)
                         net (fo=0)                   0.000     0.000    bcd[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  bcd_IBUF[1]_inst/O
                         net (fo=7, routed)           0.480     0.728    bcd_IBUF[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.045     0.773 r  LUT4_inst6/O
                         net (fo=1, routed)           0.345     1.117    led_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.355 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.355    led[6]
    L18                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[3]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.524ns (63.863%)  route 0.863ns (36.137%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  bcd[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  bcd_IBUF[3]_inst/O
                         net (fo=7, routed)           0.518     0.763    bcd_IBUF[3]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.045     0.808 r  LUT4_inst4/O
                         net (fo=1, routed)           0.345     1.153    led_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.387 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.387    led[4]
    P15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.487ns (60.000%)  route 0.991ns (40.000%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  bcd[1] (IN)
                         net (fo=0)                   0.000     0.000    bcd[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  bcd_IBUF[1]_inst/O
                         net (fo=7, routed)           0.550     0.797    bcd_IBUF[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.045     0.842 r  LUT4_inst2/O
                         net (fo=1, routed)           0.442     1.284    led_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.478 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.478    led[2]
    K16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[3]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.551ns (60.411%)  route 1.017ns (39.589%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  bcd[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  bcd_IBUF[3]_inst/O
                         net (fo=7, routed)           0.515     0.760    bcd_IBUF[3]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.045     0.805 r  LUT4_inst5/O
                         net (fo=1, routed)           0.501     1.307    led_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.568 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.568    led[5]
    T11                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[3]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.546ns (59.199%)  route 1.066ns (40.801%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  bcd[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  bcd_IBUF[3]_inst/O
                         net (fo=7, routed)           0.450     0.695    bcd_IBUF[3]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.045     0.740 r  LUT4_inst1/O
                         net (fo=1, routed)           0.615     1.356    led_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.612 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.612    led[1]
    R10                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[3]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.567ns (59.830%)  route 1.052ns (40.170%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  bcd[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  bcd_IBUF[3]_inst/O
                         net (fo=7, routed)           0.389     0.634    bcd_IBUF[3]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.045     0.679 r  LUT4_inst0/O
                         net (fo=1, routed)           0.663     1.342    led_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.620 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.620    led[0]
    T10                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.727ns  (logic 1.541ns (56.520%)  route 1.186ns (43.480%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  bcd[0] (IN)
                         net (fo=0)                   0.000     0.000    bcd[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  bcd_IBUF[0]_inst/O
                         net (fo=7, routed)           0.515     0.761    bcd_IBUF[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.045     0.806 r  LUT4_inst3/O
                         net (fo=1, routed)           0.670     1.476    led_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.727 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.727    led[3]
    K13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





