# DMG-CPU Progress

|Case|Top-Level|Pads|Memory|DAC|ClkGen|Ser|MMIO|Arb|PPU|APU|
|---|---|---|---|---|---|---|---|---|---|---|
|Topology                         | | | | |✅|✅| | | | |
|List of ports with description   | | | | |✅|✅| | | | |
|Map of cells/modules             | | | | |✅|✅| | | | |
|Netlist                          | | | | |✅|✅| | | | |
|Verilog                          | | | | |✅|✅| | | | |
|Design extracted from PlanAhead  | | | | |✅| | | | | |
|Verification with @msinger       | | | | |✅| | | | | |
