Classic Timing Analyzer report for shumaguan
Tue Oct 26 09:38:14 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+-----------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From            ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------+------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 12.348 ns                        ; dataout[5]~reg0 ; dataout[5] ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 288.02 MHz ( period = 3.472 ns ) ; count[5]        ; div_clk    ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                 ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                               ;
+-------+------------------------------------------------+-----------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 288.02 MHz ( period = 3.472 ns )               ; count[5]  ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 310.66 MHz ( period = 3.219 ns )               ; count[0]  ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 2.955 ns                ;
; N/A   ; 318.27 MHz ( period = 3.142 ns )               ; count[1]  ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 2.878 ns                ;
; N/A   ; 319.18 MHz ( period = 3.133 ns )               ; count[0]  ; count[14]       ; clk        ; clk      ; None                        ; None                      ; 2.869 ns                ;
; N/A   ; 322.79 MHz ( period = 3.098 ns )               ; count[6]  ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 2.690 ns                ;
; N/A   ; 326.48 MHz ( period = 3.063 ns )               ; count[7]  ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 327.12 MHz ( period = 3.057 ns )               ; count[2]  ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; 327.23 MHz ( period = 3.056 ns )               ; count[1]  ; count[14]       ; clk        ; clk      ; None                        ; None                      ; 2.792 ns                ;
; N/A   ; 328.19 MHz ( period = 3.047 ns )               ; count[0]  ; count[13]       ; clk        ; clk      ; None                        ; None                      ; 2.783 ns                ;
; N/A   ; 331.02 MHz ( period = 3.021 ns )               ; count[3]  ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 2.757 ns                ;
; N/A   ; 331.13 MHz ( period = 3.020 ns )               ; count[15] ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 2.612 ns                ;
; N/A   ; 336.59 MHz ( period = 2.971 ns )               ; count[2]  ; count[14]       ; clk        ; clk      ; None                        ; None                      ; 2.707 ns                ;
; N/A   ; 336.70 MHz ( period = 2.970 ns )               ; count[1]  ; count[13]       ; clk        ; clk      ; None                        ; None                      ; 2.706 ns                ;
; N/A   ; 337.72 MHz ( period = 2.961 ns )               ; count[11] ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 2.553 ns                ;
; N/A   ; 337.72 MHz ( period = 2.961 ns )               ; count[0]  ; count[12]       ; clk        ; clk      ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[13] ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[3]  ; count[14]       ; clk        ; clk      ; None                        ; None                      ; 2.671 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[4]  ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 2.524 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[8]  ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[4]  ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 2.622 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[2]  ; count[13]       ; clk        ; clk      ; None                        ; None                      ; 2.621 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[1]  ; count[12]       ; clk        ; clk      ; None                        ; None                      ; 2.620 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[14] ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 2.475 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[0]  ; count[11]       ; clk        ; clk      ; None                        ; None                      ; 2.611 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[10] ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 2.443 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[5]  ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[3]  ; count[13]       ; clk        ; clk      ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[4]  ; count[14]       ; clk        ; clk      ; None                        ; None                      ; 2.536 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[2]  ; count[12]       ; clk        ; clk      ; None                        ; None                      ; 2.535 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[1]  ; count[11]       ; clk        ; clk      ; None                        ; None                      ; 2.534 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[0]  ; count[10]       ; clk        ; clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[0]  ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[5]  ; count[14]       ; clk        ; clk      ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[6]  ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[3]  ; count[12]       ; clk        ; clk      ; None                        ; None                      ; 2.499 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[3]  ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[4]  ; count[13]       ; clk        ; clk      ; None                        ; None                      ; 2.450 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[2]  ; count[11]       ; clk        ; clk      ; None                        ; None                      ; 2.449 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[1]  ; count[10]       ; clk        ; clk      ; None                        ; None                      ; 2.448 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[0]  ; count[9]        ; clk        ; clk      ; None                        ; None                      ; 2.439 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[5]  ; count[13]       ; clk        ; clk      ; None                        ; None                      ; 2.414 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[6]  ; count[14]       ; clk        ; clk      ; None                        ; None                      ; 2.414 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[3]  ; count[11]       ; clk        ; clk      ; None                        ; None                      ; 2.413 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[7]  ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 2.370 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[4]  ; count[12]       ; clk        ; clk      ; None                        ; None                      ; 2.364 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[2]  ; count[10]       ; clk        ; clk      ; None                        ; None                      ; 2.363 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[1]  ; count[9]        ; clk        ; clk      ; None                        ; None                      ; 2.362 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[0]  ; count[8]        ; clk        ; clk      ; None                        ; None                      ; 2.353 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[1]  ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[6]  ; count[13]       ; clk        ; clk      ; None                        ; None                      ; 2.328 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[5]  ; count[12]       ; clk        ; clk      ; None                        ; None                      ; 2.328 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[3]  ; count[10]       ; clk        ; clk      ; None                        ; None                      ; 2.327 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[7]  ; count[14]       ; clk        ; clk      ; None                        ; None                      ; 2.284 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[4]  ; count[11]       ; clk        ; clk      ; None                        ; None                      ; 2.278 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[2]  ; count[9]        ; clk        ; clk      ; None                        ; None                      ; 2.277 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[1]  ; count[8]        ; clk        ; clk      ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[12] ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 2.103 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[6]  ; count[12]       ; clk        ; clk      ; None                        ; None                      ; 2.242 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[5]  ; count[11]       ; clk        ; clk      ; None                        ; None                      ; 2.242 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[3]  ; count[9]        ; clk        ; clk      ; None                        ; None                      ; 2.241 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[8]  ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 2.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[2]  ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 2.058 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[9]  ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[7]  ; count[13]       ; clk        ; clk      ; None                        ; None                      ; 2.198 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[4]  ; count[10]       ; clk        ; clk      ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[2]  ; count[8]        ; clk        ; clk      ; None                        ; None                      ; 2.191 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[0]  ; count[7]        ; clk        ; clk      ; None                        ; None                      ; 2.163 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[5]  ; count[10]       ; clk        ; clk      ; None                        ; None                      ; 2.156 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[6]  ; count[11]       ; clk        ; clk      ; None                        ; None                      ; 2.156 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[3]  ; count[8]        ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[8]  ; count[14]       ; clk        ; clk      ; None                        ; None                      ; 2.137 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[7]  ; count[12]       ; clk        ; clk      ; None                        ; None                      ; 2.112 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[4]  ; count[9]        ; clk        ; clk      ; None                        ; None                      ; 2.106 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[9]  ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 2.087 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[1]  ; count[7]        ; clk        ; clk      ; None                        ; None                      ; 2.086 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[0]  ; count[6]        ; clk        ; clk      ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[6]  ; count[10]       ; clk        ; clk      ; None                        ; None                      ; 2.070 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[5]  ; count[9]        ; clk        ; clk      ; None                        ; None                      ; 2.070 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[8]  ; count[13]       ; clk        ; clk      ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[10] ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[7]  ; count[11]       ; clk        ; clk      ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[4]  ; count[8]        ; clk        ; clk      ; None                        ; None                      ; 2.020 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[9]  ; count[14]       ; clk        ; clk      ; None                        ; None                      ; 2.001 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[2]  ; count[7]        ; clk        ; clk      ; None                        ; None                      ; 2.001 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[1]  ; count[6]        ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[0]  ; count[5]        ; clk        ; clk      ; None                        ; None                      ; 1.991 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[5]  ; count[8]        ; clk        ; clk      ; None                        ; None                      ; 1.984 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[6]  ; count[9]        ; clk        ; clk      ; None                        ; None                      ; 1.984 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[10] ; count[14]       ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[8]  ; count[12]       ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[3]  ; count[7]        ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[7]  ; count[10]       ; clk        ; clk      ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[11] ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 1.916 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[9]  ; count[13]       ; clk        ; clk      ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[2]  ; count[6]        ; clk        ; clk      ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[1]  ; count[5]        ; clk        ; clk      ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[0]  ; count[4]        ; clk        ; clk      ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[6]  ; count[8]        ; clk        ; clk      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[12] ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[10] ; count[13]       ; clk        ; clk      ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[8]  ; count[11]       ; clk        ; clk      ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[3]  ; count[6]        ; clk        ; clk      ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[7]  ; count[9]        ; clk        ; clk      ; None                        ; None                      ; 1.854 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[11] ; count[14]       ; clk        ; clk      ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[4]  ; count[7]        ; clk        ; clk      ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[9]  ; count[12]       ; clk        ; clk      ; None                        ; None                      ; 1.829 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[2]  ; count[5]        ; clk        ; clk      ; None                        ; None                      ; 1.829 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[1]  ; count[4]        ; clk        ; clk      ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[0]  ; count[3]        ; clk        ; clk      ; None                        ; None                      ; 1.819 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[12] ; count[14]       ; clk        ; clk      ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[5]  ; count[7]        ; clk        ; clk      ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[10] ; count[12]       ; clk        ; clk      ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[8]  ; count[10]       ; clk        ; clk      ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[3]  ; count[5]        ; clk        ; clk      ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[7]  ; count[8]        ; clk        ; clk      ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[11] ; count[13]       ; clk        ; clk      ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[13] ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[4]  ; count[6]        ; clk        ; clk      ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[9]  ; count[11]       ; clk        ; clk      ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[2]  ; count[4]        ; clk        ; clk      ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[1]  ; count[3]        ; clk        ; clk      ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[0]  ; count[2]        ; clk        ; clk      ; None                        ; None                      ; 1.733 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[12] ; count[13]       ; clk        ; clk      ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[6]  ; count[7]        ; clk        ; clk      ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[5]  ; count[6]        ; clk        ; clk      ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[10] ; count[11]       ; clk        ; clk      ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[8]  ; count[9]        ; clk        ; clk      ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[3]  ; count[4]        ; clk        ; clk      ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[13] ; count[14]       ; clk        ; clk      ; None                        ; None                      ; 1.658 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[14] ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 1.658 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[11] ; count[12]       ; clk        ; clk      ; None                        ; None                      ; 1.658 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[4]  ; count[5]        ; clk        ; clk      ; None                        ; None                      ; 1.658 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[9]  ; count[10]       ; clk        ; clk      ; None                        ; None                      ; 1.657 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[2]  ; count[3]        ; clk        ; clk      ; None                        ; None                      ; 1.657 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[1]  ; count[2]        ; clk        ; clk      ; None                        ; None                      ; 1.656 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[0]  ; count[1]        ; clk        ; clk      ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0100 ; dataout[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.371 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0111 ; dataout[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.250 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[12] ; count[12]       ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[5]  ; count[5]        ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[6]  ; count[6]        ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[8]  ; count[8]        ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[10] ; count[10]       ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[3]  ; count[3]        ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0001 ; dataout[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0101 ; dataout[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[13] ; count[13]       ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[14] ; count[14]       ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[11] ; count[11]       ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[7]  ; count[7]        ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[4]  ; count[4]        ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[9]  ; count[9]        ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[2]  ; count[2]        ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[1]  ; count[1]        ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[0]  ; count[0]        ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0010 ; dataout[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.060 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0101 ; dataout[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.048 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0110 ; dataout[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0111 ; num2.0000       ; clk        ; clk      ; None                        ; None                      ; 0.952 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0110 ; dataout[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0110 ; num2.0111       ; clk        ; clk      ; None                        ; None                      ; 0.935 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0111 ; num1.0000       ; clk        ; clk      ; None                        ; None                      ; 0.924 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0001 ; num2.0010       ; clk        ; clk      ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0111 ; en[0]~reg0      ; clk        ; clk      ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0110 ; dataout[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.903 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0111 ; dataout[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0001 ; dataout[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0001 ; dataout[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0000 ; en[7]~reg0      ; clk        ; clk      ; None                        ; None                      ; 0.771 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0100 ; dataout[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0100 ; dataout[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0000 ; dataout[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0010 ; num1.0011       ; clk        ; clk      ; None                        ; None                      ; 0.768 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0001 ; num1.0010       ; clk        ; clk      ; None                        ; None                      ; 0.768 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0010 ; en[5]~reg0      ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0000 ; dataout[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0000 ; dataout[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0000 ; num1.0001       ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0001 ; en[6]~reg0      ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0000 ; num2.0001       ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0010 ; dataout[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0100 ; num2.0101       ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0010 ; num2.0011       ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0101 ; num2.0110       ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0101 ; num1.0110       ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0100 ; num1.0101       ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num2.0011 ; num2.0100       ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[15] ; count[15]       ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0101 ; en[2]~reg0      ; clk        ; clk      ; None                        ; None                      ; 0.753 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0100 ; en[3]~reg0      ; clk        ; clk      ; None                        ; None                      ; 0.753 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0110 ; num1.0111       ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0011 ; num1.0100       ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0110 ; en[1]~reg0      ; clk        ; clk      ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; num1.0011 ; en[4]~reg0      ; clk        ; clk      ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; div_clk   ; div_clk         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-----------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To         ; From Clock ;
+-------+--------------+------------+-----------------+------------+------------+
; N/A   ; None         ; 12.348 ns  ; dataout[5]~reg0 ; dataout[5] ; clk        ;
; N/A   ; None         ; 12.344 ns  ; dataout[4]~reg0 ; dataout[4] ; clk        ;
; N/A   ; None         ; 12.341 ns  ; dataout[6]~reg0 ; dataout[6] ; clk        ;
; N/A   ; None         ; 12.286 ns  ; en[5]~reg0      ; en[5]      ; clk        ;
; N/A   ; None         ; 12.284 ns  ; en[6]~reg0      ; en[6]      ; clk        ;
; N/A   ; None         ; 12.282 ns  ; en[7]~reg0      ; en[7]      ; clk        ;
; N/A   ; None         ; 11.983 ns  ; dataout[0]~reg0 ; dataout[0] ; clk        ;
; N/A   ; None         ; 11.981 ns  ; dataout[1]~reg0 ; dataout[1] ; clk        ;
; N/A   ; None         ; 11.978 ns  ; dataout[2]~reg0 ; dataout[2] ; clk        ;
; N/A   ; None         ; 11.973 ns  ; dataout[3]~reg0 ; dataout[3] ; clk        ;
; N/A   ; None         ; 11.961 ns  ; en[1]~reg0      ; en[1]      ; clk        ;
; N/A   ; None         ; 11.956 ns  ; en[4]~reg0      ; en[4]      ; clk        ;
; N/A   ; None         ; 11.950 ns  ; en[0]~reg0      ; en[0]      ; clk        ;
; N/A   ; None         ; 11.592 ns  ; en[3]~reg0      ; en[3]      ; clk        ;
; N/A   ; None         ; 11.591 ns  ; en[2]~reg0      ; en[2]      ; clk        ;
+-------+--------------+------------+-----------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Oct 26 09:38:14 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shumaguan -c shumaguan --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "div_clk" as buffer
Info: Clock "clk" has Internal fmax of 288.02 MHz between source register "count[5]" and destination register "div_clk" (period= 3.472 ns)
    Info: + Longest register to register delay is 3.064 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y9_N11; Fanout = 3; REG Node = 'count[5]'
        Info: 2: + IC(1.044 ns) + CELL(0.614 ns) = 1.658 ns; Loc. = LCCOMB_X4_Y9_N14; Fanout = 1; COMB Node = 'Equal0~1'
        Info: 3: + IC(0.363 ns) + CELL(0.370 ns) = 2.391 ns; Loc. = LCCOMB_X4_Y9_N6; Fanout = 1; COMB Node = 'Equal0~2'
        Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 2.956 ns; Loc. = LCCOMB_X4_Y9_N8; Fanout = 1; COMB Node = 'div_clk~0'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.064 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 2; REG Node = 'div_clk'
        Info: Total cell delay = 1.298 ns ( 42.36 % )
        Info: Total interconnect delay = 1.766 ns ( 57.64 % )
    Info: - Smallest clock skew is -0.144 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.674 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.868 ns) + CELL(0.666 ns) = 2.674 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 2; REG Node = 'div_clk'
            Info: Total cell delay = 1.806 ns ( 67.54 % )
            Info: Total interconnect delay = 0.868 ns ( 32.46 % )
        Info: - Longest clock path from clock "clk" to source register is 2.818 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.873 ns) + CELL(0.666 ns) = 2.818 ns; Loc. = LCFF_X5_Y9_N11; Fanout = 3; REG Node = 'count[5]'
            Info: Total cell delay = 1.806 ns ( 64.09 % )
            Info: Total interconnect delay = 1.012 ns ( 35.91 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "clk" to destination pin "dataout[5]" through register "dataout[5]~reg0" is 12.348 ns
    Info: + Longest clock path from clock "clk" to source register is 7.129 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.868 ns) + CELL(0.970 ns) = 2.978 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 2; REG Node = 'div_clk'
        Info: 3: + IC(2.558 ns) + CELL(0.000 ns) = 5.536 ns; Loc. = CLKCTRL_G6; Fanout = 31; COMB Node = 'div_clk~clkctrl'
        Info: 4: + IC(0.927 ns) + CELL(0.666 ns) = 7.129 ns; Loc. = LCFF_X7_Y1_N19; Fanout = 1; REG Node = 'dataout[5]~reg0'
        Info: Total cell delay = 2.776 ns ( 38.94 % )
        Info: Total interconnect delay = 4.353 ns ( 61.06 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.915 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y1_N19; Fanout = 1; REG Node = 'dataout[5]~reg0'
        Info: 2: + IC(1.629 ns) + CELL(3.286 ns) = 4.915 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'dataout[5]'
        Info: Total cell delay = 3.286 ns ( 66.86 % )
        Info: Total interconnect delay = 1.629 ns ( 33.14 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 140 megabytes
    Info: Processing ended: Tue Oct 26 09:38:15 2010
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


