
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035447                       # Number of seconds simulated
sim_ticks                                 35446635891                       # Number of ticks simulated
final_tick                               565011015828                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 298273                       # Simulator instruction rate (inst/s)
host_op_rate                                   376571                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3192967                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903256                       # Number of bytes of host memory used
host_seconds                                 11101.47                       # Real time elapsed on the host
sim_insts                                  3311270489                       # Number of instructions simulated
sim_ops                                    4180490916                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1660416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       614272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1068672                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3348480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1703936                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1703936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12972                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4799                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8349                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26160                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13312                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13312                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     46842696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        61388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17329487                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     30148757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                94465382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        61388                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46944                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             144442                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48070457                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48070457                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48070457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     46842696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        61388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17329487                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     30148757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              142535839                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85003924                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31004705                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25438764                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012600                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12918636                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12091239                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162583                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87079                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31983631                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170023547                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31004705                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15253822                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36565220                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10787362                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6565376                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15650005                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806900                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83857735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.492732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47292515     56.40%     56.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3650473      4.35%     60.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198228      3.81%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3432658      4.09%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3031641      3.62%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1571135      1.87%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1022298      1.22%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2696342      3.22%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17962445     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83857735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364744                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.000185                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33656098                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6139562                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34773714                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       551309                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8737043                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5073936                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6617                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201740909                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51147                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8737043                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35315395                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2683730                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       741866                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33634918                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2744775                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194936351                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         9356                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1729568                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747002                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           29                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270669440                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908929424                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908929424                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102410176                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33336                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17314                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7247650                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19274028                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10022794                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241338                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3232623                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183867592                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147700467                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       278145                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61008609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186498433                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1276                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83857735                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761322                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909598                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29686108     35.40%     35.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17824994     21.26%     56.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11972365     14.28%     70.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7618801      9.09%     80.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7537791      8.99%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4440958      5.30%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3374367      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746624      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655727      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83857735                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1085149     70.07%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            38      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204636     13.21%     83.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258830     16.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121529203     82.28%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2011517      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15712893     10.64%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8430832      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147700467                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.737572                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548653                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010485                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381085463                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244910553                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143557022                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149249120                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260577                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7061899                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          432                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1055                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2281121                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8737043                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1944793                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161034                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183900912                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       306028                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19274028                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10022794                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17298                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116305                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7597                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1055                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1225678                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1133357                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2359035                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145121158                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14777689                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579305                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22969318                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20578212                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8191629                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.707229                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143702026                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143557022                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93673915                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261699166                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.688828                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357945                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61482682                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036656                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75120692                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629670                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173287                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29823980     39.70%     39.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20445540     27.22%     66.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8365895     11.14%     78.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4289063      5.71%     83.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3689721      4.91%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1810808      2.41%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1995207      2.66%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010589      1.35%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3689889      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75120692                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3689889                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255335405                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376554516                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1146189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850039                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850039                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.176416                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.176416                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655166092                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196912283                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189126649                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85003924                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32031130                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26135607                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2139200                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13589882                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12622181                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3313024                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93929                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33194052                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174006220                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32031130                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15935205                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37723650                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11157812                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4777002                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16162532                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       827235                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84695645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.540481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46971995     55.46%     55.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3099157      3.66%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4624457      5.46%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3214504      3.80%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2249862      2.66%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2198762      2.60%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1334476      1.58%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2843455      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18158977     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84695645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376819                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.047037                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34128711                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5014770                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36025347                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       526163                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9000648                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5394392                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     208426680                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9000648                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36042366                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         510037                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1744955                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34598854                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2798780                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202231713                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1167517                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       951584                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283673874                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    941379831                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    941379831                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174608021                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109065842                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36371                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17414                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8302724                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18540431                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9491793                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       112370                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3179004                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188451896                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34757                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150544084                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       299162                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62831341                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    192284855                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84695645                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777471                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.914989                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30163522     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16862575     19.91%     55.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12464332     14.72%     70.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8156753      9.63%     79.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8154024      9.63%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3947281      4.66%     94.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3497286      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       652607      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       797265      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84695645                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         820137     71.29%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162493     14.12%     85.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       167823     14.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125936866     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1899746      1.26%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17345      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14801365      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7888762      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150544084                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771025                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1150453                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007642                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387233428                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    251318390                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146376567                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151694537                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       470168                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7194599                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6340                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          398                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2276884                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9000648                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         268954                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50039                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188486655                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       654443                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18540431                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9491793                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17411                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42147                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          398                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1304014                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1162857                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2466871                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147776234                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13829863                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2767850                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21531242                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21000745                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7701379                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.738464                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146439203                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146376567                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94832992                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        269449492                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.721998                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351951                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101521744                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125139917                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63346947                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34692                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2156337                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75694997                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.653213                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174910                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28852067     38.12%     38.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21721828     28.70%     66.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8203614     10.84%     77.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4596006      6.07%     83.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3905756      5.16%     88.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1746567      2.31%     91.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1674743      2.21%     93.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1136802      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3857614      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75694997                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101521744                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125139917                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18560741                       # Number of memory references committed
system.switch_cpus1.commit.loads             11345832                       # Number of loads committed
system.switch_cpus1.commit.membars              17346                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18156419                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112658177                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2588250                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3857614                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260324247                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          385980206                       # The number of ROB writes
system.switch_cpus1.timesIdled                  18152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 308279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101521744                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125139917                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101521744                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.837298                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.837298                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.194318                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.194318                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       663691383                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203643885                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191542395                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34692                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85003924                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31108151                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25316056                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2077994                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13270591                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12268891                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3202535                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91946                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34381733                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169914549                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31108151                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15471426                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35708784                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10660249                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5265989                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16807122                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       836100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83903447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.494318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.300237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48194663     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1928293      2.30%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2516058      3.00%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3784312      4.51%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3675166      4.38%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2791609      3.33%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1655609      1.97%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2485710      2.96%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16872027     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83903447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365961                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.998902                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35517810                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5148610                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34422054                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       268302                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8546670                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5269311                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203288703                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1348                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8546670                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37401105                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1011100                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1395709                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32763215                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2785642                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     197373467                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          734                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1204249                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       874788                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           17                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275031064                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    919221644                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    919221644                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    171075577                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       103955482                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        41985                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23762                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7877816                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18290544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9699393                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       188312                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3130264                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         183446150                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39899                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147790821                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       271876                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59599437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    181288933                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6499                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83903447                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761439                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897808                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29023925     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18483365     22.03%     56.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11929292     14.22%     70.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8144886      9.71%     80.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7622430      9.08%     89.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4062228      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2994108      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       896998      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       746215      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83903447                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         725613     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             3      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        149284     14.23%     83.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       174344     16.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122978026     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2087982      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16700      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14584098      9.87%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8124015      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147790821                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.738635                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1049244                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007100                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380806209                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    243086277                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143647001                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148840065                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       502269                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7001511                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2223                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          831                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2463560                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          117                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8546670                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         585704                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        98108                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183486054                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1259305                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18290544                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9699393                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23199                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         74310                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          831                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1272604                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1168753                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2441357                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144965719                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13731509                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2825102                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21675042                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20304946                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7943533                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.705400                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143684897                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143647001                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92293620                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        259185002                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.689887                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356092                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100190025                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123137836                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60348499                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33400                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2112401                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75356777                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634065                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.154395                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28916937     38.37%     38.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21715314     28.82%     67.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7999268     10.62%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4582906      6.08%     83.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3820926      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1877321      2.49%     91.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1873313      2.49%     93.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       801255      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3769537      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75356777                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100190025                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123137836                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18524866                       # Number of memory references committed
system.switch_cpus2.commit.loads             11289033                       # Number of loads committed
system.switch_cpus2.commit.membars              16700                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17660860                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110992031                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2512532                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3769537                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           255073575                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          375523722                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33086                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1100477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100190025                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123137836                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100190025                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.848427                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.848427                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.178652                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.178652                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       652357172                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198400029                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      187757890                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33400                       # number of misc regfile writes
system.l2.replacements                          26160                       # number of replacements
system.l2.tagsinuse                      32767.992830                       # Cycle average of tags in use
system.l2.total_refs                          1661246                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58928                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.191115                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           853.375885                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.960841                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6296.656634                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.678547                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2256.629606                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.707977                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3898.993493                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8952.440463                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3760.265504                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6717.283880                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.026043                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.192159                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000417                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.068867                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000327                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.118988                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.273207                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.114754                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.204995                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        82790                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28710                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        43922                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  155422                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55445                       # number of Writeback hits
system.l2.Writeback_hits::total                 55445                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        82790                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28710                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        43922                       # number of demand (read+write) hits
system.l2.demand_hits::total                   155422                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        82790                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28710                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        43922                       # number of overall hits
system.l2.overall_hits::total                  155422                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12972                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4799                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8348                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26159                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12972                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4799                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8349                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26160                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12972                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4799                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8349                       # number of overall misses
system.l2.overall_misses::total                 26160                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       434541                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    708184043                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       824370                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    271751513                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       550559                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    441431151                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1423176177                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data        46979                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         46979                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       434541                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    708184043                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       824370                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    271751513                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       550559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    441478130                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1423223156                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       434541                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    708184043                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       824370                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    271751513                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       550559                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    441478130                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1423223156                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95762                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        52270                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              181581                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55445                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55445                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95762                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33509                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        52271                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               181582                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95762                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33509                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        52271                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              181582                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.135461                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.143215                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.159709                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.144062                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.135461                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.143215                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.159725                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.144067                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.135461                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.143215                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.159725                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.144067                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43454.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54593.281144                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48492.352941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 56626.695770                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42350.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52878.671658                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54404.838755                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        46979                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        46979                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43454.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54593.281144                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48492.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 56626.695770                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42350.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52877.965026                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54404.554893                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43454.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54593.281144                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48492.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 56626.695770                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42350.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52877.965026                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54404.554893                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13312                       # number of writebacks
system.l2.writebacks::total                     13312                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12972                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4799                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8348                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26159                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26160                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26160                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       376884                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    633614314                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       727602                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    244018553                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       475923                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    392879541                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1272092817                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data        41535                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        41535                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       376884                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    633614314                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       727602                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    244018553                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       475923                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    392921076                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1272134352                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       376884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    633614314                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       727602                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    244018553                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       475923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    392921076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1272134352                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.135461                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.143215                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.159709                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.144062                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.135461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.143215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.159725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.144067                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.135461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.143215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.159725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.144067                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37688.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48844.766728                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42800.117647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 50847.791832                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36609.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47062.714542                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48629.260178                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        41535                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        41535                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37688.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48844.766728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42800.117647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 50847.791832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36609.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47062.052461                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48628.988991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37688.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48844.766728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42800.117647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 50847.791832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36609.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47062.052461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48628.988991                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997541                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015657655                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846650.281818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997541                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15649994                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15649994                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15649994                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15649994                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15649994                       # number of overall hits
system.cpu0.icache.overall_hits::total       15649994                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       508943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       508943                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       508943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       508943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       508943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       508943                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15650005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15650005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15650005                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15650005                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15650005                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15650005                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46267.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46267.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46267.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46267.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46267.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46267.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       444541                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       444541                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       444541                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       444541                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       444541                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       444541                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44454.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44454.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44454.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44454.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44454.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44454.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95762                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191880760                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96018                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1998.383220                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.480553                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.519447                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915940                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084060                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11616790                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11616790                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709470                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16656                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16656                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19326260                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19326260                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19326260                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19326260                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356419                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356419                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           55                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356474                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356474                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356474                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356474                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10050377504                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10050377504                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1951226                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1951226                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10052328730                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10052328730                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10052328730                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10052328730                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11973209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11973209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19682734                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19682734                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19682734                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19682734                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029768                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029768                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018111                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018111                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018111                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018111                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28198.209141                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28198.209141                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35476.836364                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35476.836364                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28199.332153                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28199.332153                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28199.332153                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28199.332153                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21551                       # number of writebacks
system.cpu0.dcache.writebacks::total            21551                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260657                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260657                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       260712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       260712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       260712                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       260712                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95762                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95762                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95762                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95762                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95762                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95762                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1530818610                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1530818610                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1530818610                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1530818610                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1530818610                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1530818610                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007998                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007998                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004865                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004865                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004865                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004865                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15985.658299                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15985.658299                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15985.658299                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15985.658299                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15985.658299                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15985.658299                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.010181                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1022513078                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2208451.572354                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.010181                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025657                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740401                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16162513                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16162513                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16162513                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16162513                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16162513                       # number of overall hits
system.cpu1.icache.overall_hits::total       16162513                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1016204                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1016204                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1016204                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1016204                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1016204                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1016204                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16162532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16162532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16162532                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16162532                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16162532                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16162532                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53484.421053                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53484.421053                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53484.421053                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53484.421053                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53484.421053                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53484.421053                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       861381                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       861381                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       861381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       861381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       861381                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       861381                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50669.470588                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50669.470588                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50669.470588                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50669.470588                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50669.470588                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50669.470588                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33509                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164884620                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33765                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4883.299867                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.007962                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.992038                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902375                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097625                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10528976                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10528976                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7180218                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7180218                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17378                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17378                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17346                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17346                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17709194                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17709194                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17709194                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17709194                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68566                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68566                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68566                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68566                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68566                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68566                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1856619647                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1856619647                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1856619647                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1856619647                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1856619647                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1856619647                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10597542                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10597542                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7180218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7180218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17346                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17346                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17777760                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17777760                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17777760                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17777760                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006470                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006470                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003857                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003857                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003857                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003857                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27077.846848                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27077.846848                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27077.846848                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27077.846848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27077.846848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27077.846848                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9694                       # number of writebacks
system.cpu1.dcache.writebacks::total             9694                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        35057                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        35057                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        35057                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        35057                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        35057                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        35057                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33509                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33509                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33509                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33509                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33509                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33509                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    531665676                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    531665676                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    531665676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    531665676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    531665676                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    531665676                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001885                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001885                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15866.354591                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15866.354591                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15866.354591                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15866.354591                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15866.354591                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15866.354591                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996882                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020030527                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056513.159274                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996882                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16807106                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16807106                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16807106                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16807106                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16807106                       # number of overall hits
system.cpu2.icache.overall_hits::total       16807106                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       712892                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       712892                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       712892                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       712892                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       712892                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       712892                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16807122                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16807122                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16807122                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16807122                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16807122                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16807122                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 44555.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 44555.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 44555.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 44555.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 44555.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 44555.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       565375                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       565375                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       565375                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       565375                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       565375                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       565375                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43490.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 43490.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 43490.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 43490.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 43490.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 43490.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52271                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               174146499                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 52527                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3315.371123                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.221760                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.778240                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911023                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088977                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10444514                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10444514                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7198505                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7198505                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17619                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17619                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16700                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16700                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17643019                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17643019                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17643019                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17643019                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       133155                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       133155                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2920                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2920                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       136075                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        136075                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       136075                       # number of overall misses
system.cpu2.dcache.overall_misses::total       136075                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4348223776                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4348223776                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    171446703                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    171446703                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4519670479                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4519670479                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4519670479                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4519670479                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10577669                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10577669                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7201425                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7201425                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16700                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16700                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17779094                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17779094                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17779094                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17779094                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012588                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012588                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000405                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007654                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007654                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007654                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007654                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32655.354857                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32655.354857                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 58714.624315                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58714.624315                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33214.554319                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33214.554319                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33214.554319                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33214.554319                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       440439                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 31459.928571                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24200                       # number of writebacks
system.cpu2.dcache.writebacks::total            24200                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80885                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80885                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2919                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2919                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83804                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83804                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83804                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83804                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52270                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52270                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52271                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52271                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52271                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52271                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    852066458                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    852066458                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data        47979                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total        47979                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    852114437                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    852114437                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    852114437                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    852114437                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002940                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002940                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16301.252305                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16301.252305                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        47979                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        47979                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16301.858334                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16301.858334                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16301.858334                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16301.858334                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
