Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Jun 13 18:05:23 2017
| Host         : LaptopDiewo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Slave_Endpoint_top_control_sets_placed.rpt
| Design       : Slave_Endpoint_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              79 |           30 |
| No           | No                    | Yes                    |              37 |            7 |
| No           | Yes                   | No                     |              95 |           27 |
| Yes          | No                    | No                     |              85 |           24 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |              32 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+---------------------------------------------------+-----------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                   Enable Signal                   |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------------------------------------+---------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  UART_RX_CTRL_inst//i__n_0                   |                                                   |                                               |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG                         | UART_RX_CTRL_inst/FSM_sequential_state[3]_i_1_n_0 | rst_IBUF                                      |                2 |              4 |
|  clk_BUFG                                    |                                                   | ALU_DISPLAY/displaycito/anodos_tmp[7]_i_1_n_0 |                1 |              4 |
|  clk_BUFG                                    | ALU_DISPLAY/doublecito/shift[11]_i_1_n_0          |                                               |                1 |              4 |
|  clk_BUFG                                    | ALU_DISPLAY/doublecito/shift[15]_i_1_n_0          |                                               |                1 |              4 |
|  clk_BUFG                                    | ALU_DISPLAY/doublecito/shift[19]_i_1_n_0          |                                               |                1 |              4 |
|  clk_BUFG                                    | ALU_DISPLAY/doublecito/shift[23]_i_1_n_0          |                                               |                1 |              4 |
|  clk_BUFG                                    | ALU_DISPLAY/doublecito/shift[27]_i_1_n_0          |                                               |                1 |              4 |
|  clk_BUFG                                    | ALU_DISPLAY/doublecito/shift[31]_i_1_n_0          |                                               |                1 |              4 |
|  clk_BUFG                                    | ALU_DISPLAY/doublecito/shift[3]_i_1_n_0           |                                               |                1 |              4 |
|  clk_BUFG                                    | ALU_DISPLAY/doublecito/shift[7]_i_1_n_0           |                                               |                1 |              4 |
|  clk_BUFG                                    | ALU_DISPLAY/doublecito/counter[5]_i_1_n_0         |                                               |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG                         | uart_basic_inst/uart_tx_blk/E[0]                  | rst_IBUF                                      |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG                         | uart_basic_inst/uart_rx_blk/rx_data[7]_i_1_n_0    | rst_IBUF                                      |                2 |              8 |
|  clk_BUFG                                    |                                                   |                                               |                4 |              8 |
|  UART_RX_CTRL_inst/operador2_reg[15]_i_2_n_0 |                                                   |                                               |                3 |              8 |
|  UART_RX_CTRL_inst/operador1_reg[7]_i_2_n_0  |                                                   |                                               |                3 |              8 |
|  UART_RX_CTRL_inst/operador1_reg[15]_i_2_n_0 |                                                   |                                               |                2 |              8 |
|  UART_RX_CTRL_inst/operador2_reg[7]_i_2_n_0  |                                                   |                                               |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG                         | ALU_DISPLAY/alucito/A_next                        |                                               |                6 |             16 |
|  CLK100MHZ_IBUF_BUFG                         | ALU_DISPLAY/alucito/B_next                        | ALU_DISPLAY/alucito/A_next                    |                9 |             16 |
|  CLK100MHZ_IBUF_BUFG                         |                                                   | uart_basic_inst/uart_tx_blk/E[0]              |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG                         |                                                   | ALU_DISPLAY/clockcito/clk_out                 |                8 |             31 |
|  CLK100MHZ_IBUF_BUFG                         |                                                   | TX_CTRL_inst/clear                            |                8 |             32 |
|  clk_BUFG                                    | ALU_DISPLAY/doublecito/bcd0                       |                                               |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG                         |                                                   |                                               |               13 |             36 |
|  CLK100MHZ_IBUF_BUFG                         |                                                   | rst_IBUF                                      |               12 |             46 |
+----------------------------------------------+---------------------------------------------------+-----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                    10 |
| 5      |                     1 |
| 8      |                     7 |
| 16+    |                     8 |
+--------+-----------------------+


