DirLabel =/home/hfaroo9
Target Library =innovus_import       
Reference Libraries =tsmc065_rvt_stdcells sram       
Verilog Design Files =/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/vlogout/toplevel_498.pnr.v        
-y Options =       
Library Extn. =       
-v Options =       
-f Options =       
Ignore Modules File =       
Import Modules File =       
Log File =./verilogIn.log       
Work Area =/tmp 
Power Net =VDD!     
Ground Net =GND!     
Global Signals =       
Connect Power Net by Name =false
Connect Ground Net by Name =false
Connect Global Signals by Name =false
Net Expression Property Name for Power Net =VDD       
Net Expression Property Name for Ground Net =VSS       
Create Net Expression =true
Connect By Name Nets =       
Reference Views for Inherited Connections =       
Import Modules That Match Existing Target Library Cells =true
Verilog Cell Modules =Import
Verilog Structural Modules View =schematic
Functional View Name =functional       
Netlist View Name =netlist       
Schematic View Name =schematic       
Symbol View Name =symbol       
Reference Symbol View Names =symbol       
Name Map Table =       ./verilogIn.map.table       
Process Technology File =true
Overwrite Symbol Views =All
Sheet Size =none
Pin Placement Flag =Left and Right Sides
Pin Placement File =       
Label Size =0.062500 
Maximum Number Of Rows =1024 
Maximum Number of Columns =1024 
Line-Line Spacing =   0.20000 
Line-Component Spacing =   0.50000 
Density Level =0 
Full Place and Route =false
Fast labels =false
Minimize Cross Over =false
Generate Square Schematics =true
Extract Schematics =true
Ignore Extra Pins =false
No Dummy Nets In Netlist View =false
Verbose =false
Generate Snap Space Properties =true
Through CellView Library =basic       
Through CellView Cell =cds_thru       
Through CellView View =symbol       
Continuous Assignment CellView Library =basic       
Continuous Assignment CellView Cell =patch       
Continuous Assignment CellView View =symbol       
Pre Compiled Library =       
Destination IR Lib =       
ViewName for IR Library =hdl       
Only Compile a Verilog Library =false
Text to Symbol Generator Files =       
Instances Less Than =20000 
Ports Less Than =5000 
