ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"SPIM_1.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.SPIM_1_Enable,"ax",%progbits
  19              		.align	1
  20              		.global	SPIM_1_Enable
  21              		.thumb
  22              		.thumb_func
  23              		.type	SPIM_1_Enable, %function
  24              	SPIM_1_Enable:
  25              	.LFB1:
  26              		.file 1 ".\\Generated_Source\\PSoC5\\SPIM_1.c"
   1:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/SPIM_1.c **** * File Name: SPIM_1.c
   3:.\Generated_Source\PSoC5/SPIM_1.c **** * Version 2.50
   4:.\Generated_Source\PSoC5/SPIM_1.c **** *
   5:.\Generated_Source\PSoC5/SPIM_1.c **** * Description:
   6:.\Generated_Source\PSoC5/SPIM_1.c **** *  This file provides all API functionality of the SPI Master component.
   7:.\Generated_Source\PSoC5/SPIM_1.c **** *
   8:.\Generated_Source\PSoC5/SPIM_1.c **** * Note:
   9:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
  10:.\Generated_Source\PSoC5/SPIM_1.c **** *
  11:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
  12:.\Generated_Source\PSoC5/SPIM_1.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC5/SPIM_1.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC5/SPIM_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC5/SPIM_1.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC5/SPIM_1.c **** 
  18:.\Generated_Source\PSoC5/SPIM_1.c **** #include "SPIM_1_PVT.h"
  19:.\Generated_Source\PSoC5/SPIM_1.c **** 
  20:.\Generated_Source\PSoC5/SPIM_1.c **** #if(SPIM_1_TX_SOFTWARE_BUF_ENABLED)
  21:.\Generated_Source\PSoC5/SPIM_1.c ****     volatile uint8 SPIM_1_txBuffer[SPIM_1_TX_BUFFER_SIZE];
  22:.\Generated_Source\PSoC5/SPIM_1.c ****     volatile uint8 SPIM_1_txBufferFull;
  23:.\Generated_Source\PSoC5/SPIM_1.c ****     volatile uint8 SPIM_1_txBufferRead;
  24:.\Generated_Source\PSoC5/SPIM_1.c ****     volatile uint8 SPIM_1_txBufferWrite;
  25:.\Generated_Source\PSoC5/SPIM_1.c **** #endif /* (SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
  26:.\Generated_Source\PSoC5/SPIM_1.c **** 
  27:.\Generated_Source\PSoC5/SPIM_1.c **** #if(SPIM_1_RX_SOFTWARE_BUF_ENABLED)
  28:.\Generated_Source\PSoC5/SPIM_1.c ****     volatile uint8 SPIM_1_rxBuffer[SPIM_1_RX_BUFFER_SIZE];
  29:.\Generated_Source\PSoC5/SPIM_1.c ****     volatile uint8 SPIM_1_rxBufferFull;
  30:.\Generated_Source\PSoC5/SPIM_1.c ****     volatile uint8 SPIM_1_rxBufferRead;
  31:.\Generated_Source\PSoC5/SPIM_1.c ****     volatile uint8 SPIM_1_rxBufferWrite;
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 2


  32:.\Generated_Source\PSoC5/SPIM_1.c **** #endif /* (SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
  33:.\Generated_Source\PSoC5/SPIM_1.c **** 
  34:.\Generated_Source\PSoC5/SPIM_1.c **** uint8 SPIM_1_initVar = 0u;
  35:.\Generated_Source\PSoC5/SPIM_1.c **** 
  36:.\Generated_Source\PSoC5/SPIM_1.c **** volatile uint8 SPIM_1_swStatusTx;
  37:.\Generated_Source\PSoC5/SPIM_1.c **** volatile uint8 SPIM_1_swStatusRx;
  38:.\Generated_Source\PSoC5/SPIM_1.c **** 
  39:.\Generated_Source\PSoC5/SPIM_1.c **** 
  40:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
  41:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_Init
  42:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
  43:.\Generated_Source\PSoC5/SPIM_1.c **** *
  44:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
  45:.\Generated_Source\PSoC5/SPIM_1.c **** *  Inits/Restores default SPIM configuration provided with customizer.
  46:.\Generated_Source\PSoC5/SPIM_1.c **** *
  47:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
  48:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
  49:.\Generated_Source\PSoC5/SPIM_1.c **** *
  50:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
  51:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
  52:.\Generated_Source\PSoC5/SPIM_1.c **** *
  53:.\Generated_Source\PSoC5/SPIM_1.c **** * Side Effects:
  54:.\Generated_Source\PSoC5/SPIM_1.c **** *  When this function is called it initializes all of the necessary parameters
  55:.\Generated_Source\PSoC5/SPIM_1.c **** *  for execution. i.e. setting the initial interrupt mask, configuring the
  56:.\Generated_Source\PSoC5/SPIM_1.c **** *  interrupt service routine, configuring the bit-counter parameters and
  57:.\Generated_Source\PSoC5/SPIM_1.c **** *  clearing the FIFO and Status Register.
  58:.\Generated_Source\PSoC5/SPIM_1.c **** *
  59:.\Generated_Source\PSoC5/SPIM_1.c **** * Reentrant:
  60:.\Generated_Source\PSoC5/SPIM_1.c **** *  No.
  61:.\Generated_Source\PSoC5/SPIM_1.c **** *
  62:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
  63:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_Init(void) 
  64:.\Generated_Source\PSoC5/SPIM_1.c **** {
  65:.\Generated_Source\PSoC5/SPIM_1.c ****     /* Initialize the Bit counter */
  66:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_COUNTER_PERIOD_REG = SPIM_1_BITCTR_INIT;
  67:.\Generated_Source\PSoC5/SPIM_1.c **** 
  68:.\Generated_Source\PSoC5/SPIM_1.c ****     /* Init TX ISR  */
  69:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(0u != SPIM_1_INTERNAL_TX_INT_ENABLED)
  70:.\Generated_Source\PSoC5/SPIM_1.c ****         CyIntDisable         (SPIM_1_TX_ISR_NUMBER);
  71:.\Generated_Source\PSoC5/SPIM_1.c ****         CyIntSetPriority     (SPIM_1_TX_ISR_NUMBER,  SPIM_1_TX_ISR_PRIORITY);
  72:.\Generated_Source\PSoC5/SPIM_1.c ****         (void) CyIntSetVector(SPIM_1_TX_ISR_NUMBER, &SPIM_1_TX_ISR);
  73:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (0u != SPIM_1_INTERNAL_TX_INT_ENABLED) */
  74:.\Generated_Source\PSoC5/SPIM_1.c **** 
  75:.\Generated_Source\PSoC5/SPIM_1.c ****     /* Init RX ISR  */
  76:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(0u != SPIM_1_INTERNAL_RX_INT_ENABLED)
  77:.\Generated_Source\PSoC5/SPIM_1.c ****         CyIntDisable         (SPIM_1_RX_ISR_NUMBER);
  78:.\Generated_Source\PSoC5/SPIM_1.c ****         CyIntSetPriority     (SPIM_1_RX_ISR_NUMBER,  SPIM_1_RX_ISR_PRIORITY);
  79:.\Generated_Source\PSoC5/SPIM_1.c ****         (void) CyIntSetVector(SPIM_1_RX_ISR_NUMBER, &SPIM_1_RX_ISR);
  80:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (0u != SPIM_1_INTERNAL_RX_INT_ENABLED) */
  81:.\Generated_Source\PSoC5/SPIM_1.c **** 
  82:.\Generated_Source\PSoC5/SPIM_1.c ****     /* Clear any stray data from the RX and TX FIFO */
  83:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_ClearFIFO();
  84:.\Generated_Source\PSoC5/SPIM_1.c **** 
  85:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(SPIM_1_RX_SOFTWARE_BUF_ENABLED)
  86:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_rxBufferFull  = 0u;
  87:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_rxBufferRead  = 0u;
  88:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_rxBufferWrite = 0u;
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 3


  89:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
  90:.\Generated_Source\PSoC5/SPIM_1.c **** 
  91:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(SPIM_1_TX_SOFTWARE_BUF_ENABLED)
  92:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_txBufferFull  = 0u;
  93:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_txBufferRead  = 0u;
  94:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_txBufferWrite = 0u;
  95:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
  96:.\Generated_Source\PSoC5/SPIM_1.c **** 
  97:.\Generated_Source\PSoC5/SPIM_1.c ****     (void) SPIM_1_ReadTxStatus(); /* Clear Tx status and swStatusTx */
  98:.\Generated_Source\PSoC5/SPIM_1.c ****     (void) SPIM_1_ReadRxStatus(); /* Clear Rx status and swStatusRx */
  99:.\Generated_Source\PSoC5/SPIM_1.c **** 
 100:.\Generated_Source\PSoC5/SPIM_1.c ****     /* Configure TX and RX interrupt mask */
 101:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_TX_STATUS_MASK_REG = SPIM_1_TX_INIT_INTERRUPTS_MASK;
 102:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_RX_STATUS_MASK_REG = SPIM_1_RX_INIT_INTERRUPTS_MASK;
 103:.\Generated_Source\PSoC5/SPIM_1.c **** }
 104:.\Generated_Source\PSoC5/SPIM_1.c **** 
 105:.\Generated_Source\PSoC5/SPIM_1.c **** 
 106:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 107:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_Enable
 108:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 109:.\Generated_Source\PSoC5/SPIM_1.c **** *
 110:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 111:.\Generated_Source\PSoC5/SPIM_1.c **** *  Enable SPIM component.
 112:.\Generated_Source\PSoC5/SPIM_1.c **** *
 113:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 114:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 115:.\Generated_Source\PSoC5/SPIM_1.c **** *
 116:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 117:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 118:.\Generated_Source\PSoC5/SPIM_1.c **** *
 119:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 120:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_Enable(void) 
 121:.\Generated_Source\PSoC5/SPIM_1.c **** {
  27              		.loc 1 121 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
 122:.\Generated_Source\PSoC5/SPIM_1.c ****     uint8 enableInterrupts;
 123:.\Generated_Source\PSoC5/SPIM_1.c **** 
 124:.\Generated_Source\PSoC5/SPIM_1.c ****     enableInterrupts = CyEnterCriticalSection();
  35              		.loc 1 124 0
  36 0002 FFF7FEFF 		bl	CyEnterCriticalSection
  37              	.LVL0:
 125:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_COUNTER_CONTROL_REG |= SPIM_1_CNTR_ENABLE;
  38              		.loc 1 125 0
  39 0006 094A     		ldr	r2, .L2
  40 0008 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  41 000a 43F02003 		orr	r3, r3, #32
  42 000e 1370     		strb	r3, [r2]
 126:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_TX_STATUS_ACTL_REG  |= SPIM_1_INT_ENABLE;
  43              		.loc 1 126 0
  44 0010 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
  45 0012 43F01003 		orr	r3, r3, #16
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 4


  46 0016 9370     		strb	r3, [r2, #2]
 127:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_RX_STATUS_ACTL_REG  |= SPIM_1_INT_ENABLE;
  47              		.loc 1 127 0
  48 0018 D378     		ldrb	r3, [r2, #3]	@ zero_extendqisi2
  49 001a 43F01003 		orr	r3, r3, #16
  50 001e D370     		strb	r3, [r2, #3]
 128:.\Generated_Source\PSoC5/SPIM_1.c ****     CyExitCriticalSection(enableInterrupts);
  51              		.loc 1 128 0
  52 0020 FFF7FEFF 		bl	CyExitCriticalSection
  53              	.LVL1:
 129:.\Generated_Source\PSoC5/SPIM_1.c **** 
 130:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(0u != SPIM_1_INTERNAL_CLOCK)
 131:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_IntClock_Enable();
 132:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (0u != SPIM_1_INTERNAL_CLOCK) */
 133:.\Generated_Source\PSoC5/SPIM_1.c **** 
 134:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_EnableTxInt();
 135:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_EnableRxInt();
 136:.\Generated_Source\PSoC5/SPIM_1.c **** }
  54              		.loc 1 136 0
  55 0024 BDE80840 		pop	{r3, lr}
  56              		.cfi_restore 14
  57              		.cfi_restore 3
  58              		.cfi_def_cfa_offset 0
 131:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (0u != SPIM_1_INTERNAL_CLOCK) */
  59              		.loc 1 131 0
  60 0028 FFF7FEBF 		b	SPIM_1_IntClock_Start
  61              	.LVL2:
  62              	.L3:
  63              		.align	2
  64              	.L2:
  65 002c 9B640040 		.word	1073767579
  66              		.cfi_endproc
  67              	.LFE1:
  68              		.size	SPIM_1_Enable, .-SPIM_1_Enable
  69              		.section	.text.SPIM_1_Stop,"ax",%progbits
  70              		.align	1
  71              		.global	SPIM_1_Stop
  72              		.thumb
  73              		.thumb_func
  74              		.type	SPIM_1_Stop, %function
  75              	SPIM_1_Stop:
  76              	.LFB3:
 137:.\Generated_Source\PSoC5/SPIM_1.c **** 
 138:.\Generated_Source\PSoC5/SPIM_1.c **** 
 139:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 140:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_Start
 141:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 142:.\Generated_Source\PSoC5/SPIM_1.c **** *
 143:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 144:.\Generated_Source\PSoC5/SPIM_1.c **** *  Initialize and Enable the SPI Master component.
 145:.\Generated_Source\PSoC5/SPIM_1.c **** *
 146:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 147:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 148:.\Generated_Source\PSoC5/SPIM_1.c **** *
 149:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 150:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 151:.\Generated_Source\PSoC5/SPIM_1.c **** *
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 5


 152:.\Generated_Source\PSoC5/SPIM_1.c **** * Global variables:
 153:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_initVar - used to check initial configuration, modified on
 154:.\Generated_Source\PSoC5/SPIM_1.c **** *  first function call.
 155:.\Generated_Source\PSoC5/SPIM_1.c **** *
 156:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
 157:.\Generated_Source\PSoC5/SPIM_1.c **** *  Enable the clock input to enable operation.
 158:.\Generated_Source\PSoC5/SPIM_1.c **** *
 159:.\Generated_Source\PSoC5/SPIM_1.c **** * Reentrant:
 160:.\Generated_Source\PSoC5/SPIM_1.c **** *  No.
 161:.\Generated_Source\PSoC5/SPIM_1.c **** *
 162:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 163:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_Start(void) 
 164:.\Generated_Source\PSoC5/SPIM_1.c **** {
 165:.\Generated_Source\PSoC5/SPIM_1.c ****     if(0u == SPIM_1_initVar)
 166:.\Generated_Source\PSoC5/SPIM_1.c ****     {
 167:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_Init();
 168:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_initVar = 1u;
 169:.\Generated_Source\PSoC5/SPIM_1.c ****     }
 170:.\Generated_Source\PSoC5/SPIM_1.c **** 
 171:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_Enable();
 172:.\Generated_Source\PSoC5/SPIM_1.c **** }
 173:.\Generated_Source\PSoC5/SPIM_1.c **** 
 174:.\Generated_Source\PSoC5/SPIM_1.c **** 
 175:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 176:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_Stop
 177:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 178:.\Generated_Source\PSoC5/SPIM_1.c **** *
 179:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 180:.\Generated_Source\PSoC5/SPIM_1.c **** *  Disable the SPI Master component.
 181:.\Generated_Source\PSoC5/SPIM_1.c **** *
 182:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 183:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 184:.\Generated_Source\PSoC5/SPIM_1.c **** *
 185:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 186:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 187:.\Generated_Source\PSoC5/SPIM_1.c **** *
 188:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
 189:.\Generated_Source\PSoC5/SPIM_1.c **** *  Disable the clock input to enable operation.
 190:.\Generated_Source\PSoC5/SPIM_1.c **** *
 191:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 192:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_Stop(void) 
 193:.\Generated_Source\PSoC5/SPIM_1.c **** {
  77              		.loc 1 193 0
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 0
  80              		@ frame_needed = 0, uses_anonymous_args = 0
  81 0000 08B5     		push	{r3, lr}
  82              		.cfi_def_cfa_offset 8
  83              		.cfi_offset 3, -8
  84              		.cfi_offset 14, -4
 194:.\Generated_Source\PSoC5/SPIM_1.c ****     uint8 enableInterrupts;
 195:.\Generated_Source\PSoC5/SPIM_1.c **** 
 196:.\Generated_Source\PSoC5/SPIM_1.c ****     enableInterrupts = CyEnterCriticalSection();
  85              		.loc 1 196 0
  86 0002 FFF7FEFF 		bl	CyEnterCriticalSection
  87              	.LVL3:
 197:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_TX_STATUS_ACTL_REG &= ((uint8) ~SPIM_1_INT_ENABLE);
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 6


  88              		.loc 1 197 0
  89 0006 074A     		ldr	r2, .L5
  90 0008 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  91 000a 03F0EF03 		and	r3, r3, #239
  92 000e 1370     		strb	r3, [r2]
 198:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_RX_STATUS_ACTL_REG &= ((uint8) ~SPIM_1_INT_ENABLE);
  93              		.loc 1 198 0
  94 0010 5378     		ldrb	r3, [r2, #1]	@ zero_extendqisi2
  95 0012 03F0EF03 		and	r3, r3, #239
  96 0016 5370     		strb	r3, [r2, #1]
 199:.\Generated_Source\PSoC5/SPIM_1.c ****     CyExitCriticalSection(enableInterrupts);
  97              		.loc 1 199 0
  98 0018 FFF7FEFF 		bl	CyExitCriticalSection
  99              	.LVL4:
 200:.\Generated_Source\PSoC5/SPIM_1.c **** 
 201:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(0u != SPIM_1_INTERNAL_CLOCK)
 202:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_IntClock_Disable();
 203:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (0u != SPIM_1_INTERNAL_CLOCK) */
 204:.\Generated_Source\PSoC5/SPIM_1.c **** 
 205:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_DisableTxInt();
 206:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_DisableRxInt();
 207:.\Generated_Source\PSoC5/SPIM_1.c **** }
 100              		.loc 1 207 0
 101 001c BDE80840 		pop	{r3, lr}
 102              		.cfi_restore 14
 103              		.cfi_restore 3
 104              		.cfi_def_cfa_offset 0
 202:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (0u != SPIM_1_INTERNAL_CLOCK) */
 105              		.loc 1 202 0
 106 0020 FFF7FEBF 		b	SPIM_1_IntClock_Stop
 107              	.LVL5:
 108              	.L6:
 109              		.align	2
 110              	.L5:
 111 0024 9D640040 		.word	1073767581
 112              		.cfi_endproc
 113              	.LFE3:
 114              		.size	SPIM_1_Stop, .-SPIM_1_Stop
 115              		.section	.text.SPIM_1_EnableTxInt,"ax",%progbits
 116              		.align	1
 117              		.global	SPIM_1_EnableTxInt
 118              		.thumb
 119              		.thumb_func
 120              		.type	SPIM_1_EnableTxInt, %function
 121              	SPIM_1_EnableTxInt:
 122              	.LFB4:
 208:.\Generated_Source\PSoC5/SPIM_1.c **** 
 209:.\Generated_Source\PSoC5/SPIM_1.c **** 
 210:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 211:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_EnableTxInt
 212:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 213:.\Generated_Source\PSoC5/SPIM_1.c **** *
 214:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 215:.\Generated_Source\PSoC5/SPIM_1.c **** *  Enable internal Tx interrupt generation.
 216:.\Generated_Source\PSoC5/SPIM_1.c **** *
 217:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 218:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 7


 219:.\Generated_Source\PSoC5/SPIM_1.c **** *
 220:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 221:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 222:.\Generated_Source\PSoC5/SPIM_1.c **** *
 223:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
 224:.\Generated_Source\PSoC5/SPIM_1.c **** *  Enable the internal Tx interrupt output -or- the interrupt component itself.
 225:.\Generated_Source\PSoC5/SPIM_1.c **** *
 226:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 227:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_EnableTxInt(void) 
 228:.\Generated_Source\PSoC5/SPIM_1.c **** {
 123              		.loc 1 228 0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 0
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127              		@ link register save eliminated.
 128 0000 7047     		bx	lr
 129              		.cfi_endproc
 130              	.LFE4:
 131              		.size	SPIM_1_EnableTxInt, .-SPIM_1_EnableTxInt
 132              		.section	.text.SPIM_1_EnableRxInt,"ax",%progbits
 133              		.align	1
 134              		.global	SPIM_1_EnableRxInt
 135              		.thumb
 136              		.thumb_func
 137              		.type	SPIM_1_EnableRxInt, %function
 138              	SPIM_1_EnableRxInt:
 139              	.LFB5:
 229:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(0u != SPIM_1_INTERNAL_TX_INT_ENABLED)
 230:.\Generated_Source\PSoC5/SPIM_1.c ****         CyIntEnable(SPIM_1_TX_ISR_NUMBER);
 231:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (0u != SPIM_1_INTERNAL_TX_INT_ENABLED) */
 232:.\Generated_Source\PSoC5/SPIM_1.c **** }
 233:.\Generated_Source\PSoC5/SPIM_1.c **** 
 234:.\Generated_Source\PSoC5/SPIM_1.c **** 
 235:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 236:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_EnableRxInt
 237:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 238:.\Generated_Source\PSoC5/SPIM_1.c **** *
 239:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 240:.\Generated_Source\PSoC5/SPIM_1.c **** *  Enable internal Rx interrupt generation.
 241:.\Generated_Source\PSoC5/SPIM_1.c **** *
 242:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 243:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 244:.\Generated_Source\PSoC5/SPIM_1.c **** *
 245:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 246:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 247:.\Generated_Source\PSoC5/SPIM_1.c **** *
 248:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
 249:.\Generated_Source\PSoC5/SPIM_1.c **** *  Enable the internal Rx interrupt output -or- the interrupt component itself.
 250:.\Generated_Source\PSoC5/SPIM_1.c **** *
 251:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 252:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_EnableRxInt(void) 
 253:.\Generated_Source\PSoC5/SPIM_1.c **** {
 140              		.loc 1 253 0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 0
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144              		@ link register save eliminated.
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 8


 145 0000 7047     		bx	lr
 146              		.cfi_endproc
 147              	.LFE5:
 148              		.size	SPIM_1_EnableRxInt, .-SPIM_1_EnableRxInt
 149              		.section	.text.SPIM_1_DisableTxInt,"ax",%progbits
 150              		.align	1
 151              		.global	SPIM_1_DisableTxInt
 152              		.thumb
 153              		.thumb_func
 154              		.type	SPIM_1_DisableTxInt, %function
 155              	SPIM_1_DisableTxInt:
 156              	.LFB6:
 254:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(0u != SPIM_1_INTERNAL_RX_INT_ENABLED)
 255:.\Generated_Source\PSoC5/SPIM_1.c ****         CyIntEnable(SPIM_1_RX_ISR_NUMBER);
 256:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (0u != SPIM_1_INTERNAL_RX_INT_ENABLED) */
 257:.\Generated_Source\PSoC5/SPIM_1.c **** }
 258:.\Generated_Source\PSoC5/SPIM_1.c **** 
 259:.\Generated_Source\PSoC5/SPIM_1.c **** 
 260:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 261:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_DisableTxInt
 262:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 263:.\Generated_Source\PSoC5/SPIM_1.c **** *
 264:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 265:.\Generated_Source\PSoC5/SPIM_1.c **** *  Disable internal Tx interrupt generation.
 266:.\Generated_Source\PSoC5/SPIM_1.c **** *
 267:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 268:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 269:.\Generated_Source\PSoC5/SPIM_1.c **** *
 270:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 271:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 272:.\Generated_Source\PSoC5/SPIM_1.c **** *
 273:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
 274:.\Generated_Source\PSoC5/SPIM_1.c **** *  Disable the internal Tx interrupt output -or- the interrupt component itself.
 275:.\Generated_Source\PSoC5/SPIM_1.c **** *
 276:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 277:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_DisableTxInt(void) 
 278:.\Generated_Source\PSoC5/SPIM_1.c **** {
 157              		.loc 1 278 0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		@ link register save eliminated.
 162 0000 7047     		bx	lr
 163              		.cfi_endproc
 164              	.LFE6:
 165              		.size	SPIM_1_DisableTxInt, .-SPIM_1_DisableTxInt
 166              		.section	.text.SPIM_1_DisableRxInt,"ax",%progbits
 167              		.align	1
 168              		.global	SPIM_1_DisableRxInt
 169              		.thumb
 170              		.thumb_func
 171              		.type	SPIM_1_DisableRxInt, %function
 172              	SPIM_1_DisableRxInt:
 173              	.LFB7:
 279:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(0u != SPIM_1_INTERNAL_TX_INT_ENABLED)
 280:.\Generated_Source\PSoC5/SPIM_1.c ****         CyIntDisable(SPIM_1_TX_ISR_NUMBER);
 281:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (0u != SPIM_1_INTERNAL_TX_INT_ENABLED) */
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 9


 282:.\Generated_Source\PSoC5/SPIM_1.c **** }
 283:.\Generated_Source\PSoC5/SPIM_1.c **** 
 284:.\Generated_Source\PSoC5/SPIM_1.c **** 
 285:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 286:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_DisableRxInt
 287:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 288:.\Generated_Source\PSoC5/SPIM_1.c **** *
 289:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 290:.\Generated_Source\PSoC5/SPIM_1.c **** *  Disable internal Rx interrupt generation.
 291:.\Generated_Source\PSoC5/SPIM_1.c **** *
 292:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 293:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 294:.\Generated_Source\PSoC5/SPIM_1.c **** *
 295:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 296:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 297:.\Generated_Source\PSoC5/SPIM_1.c **** *
 298:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
 299:.\Generated_Source\PSoC5/SPIM_1.c **** *  Disable the internal Rx interrupt output -or- the interrupt component itself.
 300:.\Generated_Source\PSoC5/SPIM_1.c **** *
 301:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 302:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_DisableRxInt(void) 
 303:.\Generated_Source\PSoC5/SPIM_1.c **** {
 174              		.loc 1 303 0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		@ link register save eliminated.
 179 0000 7047     		bx	lr
 180              		.cfi_endproc
 181              	.LFE7:
 182              		.size	SPIM_1_DisableRxInt, .-SPIM_1_DisableRxInt
 183              		.section	.text.SPIM_1_SetTxInterruptMode,"ax",%progbits
 184              		.align	1
 185              		.global	SPIM_1_SetTxInterruptMode
 186              		.thumb
 187              		.thumb_func
 188              		.type	SPIM_1_SetTxInterruptMode, %function
 189              	SPIM_1_SetTxInterruptMode:
 190              	.LFB8:
 304:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(0u != SPIM_1_INTERNAL_RX_INT_ENABLED)
 305:.\Generated_Source\PSoC5/SPIM_1.c ****         CyIntDisable(SPIM_1_RX_ISR_NUMBER);
 306:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (0u != SPIM_1_INTERNAL_RX_INT_ENABLED) */
 307:.\Generated_Source\PSoC5/SPIM_1.c **** }
 308:.\Generated_Source\PSoC5/SPIM_1.c **** 
 309:.\Generated_Source\PSoC5/SPIM_1.c **** 
 310:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 311:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_SetTxInterruptMode
 312:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 313:.\Generated_Source\PSoC5/SPIM_1.c **** *
 314:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 315:.\Generated_Source\PSoC5/SPIM_1.c **** *  Configure which status bits trigger an interrupt event.
 316:.\Generated_Source\PSoC5/SPIM_1.c **** *
 317:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 318:.\Generated_Source\PSoC5/SPIM_1.c **** *  intSrc: An or'd combination of the desired status bit masks (defined in the
 319:.\Generated_Source\PSoC5/SPIM_1.c **** *  header file).
 320:.\Generated_Source\PSoC5/SPIM_1.c **** *
 321:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 10


 322:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 323:.\Generated_Source\PSoC5/SPIM_1.c **** *
 324:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
 325:.\Generated_Source\PSoC5/SPIM_1.c **** *  Enables the output of specific status bits to the interrupt controller.
 326:.\Generated_Source\PSoC5/SPIM_1.c **** *
 327:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 328:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_SetTxInterruptMode(uint8 intSrc) 
 329:.\Generated_Source\PSoC5/SPIM_1.c **** {
 191              		.loc 1 329 0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195              		@ link register save eliminated.
 196              	.LVL6:
 330:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_TX_STATUS_MASK_REG = intSrc;
 197              		.loc 1 330 0
 198 0000 014B     		ldr	r3, .L12
 199 0002 1870     		strb	r0, [r3]
 200 0004 7047     		bx	lr
 201              	.L13:
 202 0006 00BF     		.align	2
 203              	.L12:
 204 0008 8D640040 		.word	1073767565
 205              		.cfi_endproc
 206              	.LFE8:
 207              		.size	SPIM_1_SetTxInterruptMode, .-SPIM_1_SetTxInterruptMode
 208              		.section	.text.SPIM_1_SetRxInterruptMode,"ax",%progbits
 209              		.align	1
 210              		.global	SPIM_1_SetRxInterruptMode
 211              		.thumb
 212              		.thumb_func
 213              		.type	SPIM_1_SetRxInterruptMode, %function
 214              	SPIM_1_SetRxInterruptMode:
 215              	.LFB9:
 331:.\Generated_Source\PSoC5/SPIM_1.c **** }
 332:.\Generated_Source\PSoC5/SPIM_1.c **** 
 333:.\Generated_Source\PSoC5/SPIM_1.c **** 
 334:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 335:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_SetRxInterruptMode
 336:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 337:.\Generated_Source\PSoC5/SPIM_1.c **** *
 338:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 339:.\Generated_Source\PSoC5/SPIM_1.c **** *  Configure which status bits trigger an interrupt event.
 340:.\Generated_Source\PSoC5/SPIM_1.c **** *
 341:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 342:.\Generated_Source\PSoC5/SPIM_1.c **** *  intSrc: An or'd combination of the desired status bit masks (defined in the
 343:.\Generated_Source\PSoC5/SPIM_1.c **** *  header file).
 344:.\Generated_Source\PSoC5/SPIM_1.c **** *
 345:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 346:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 347:.\Generated_Source\PSoC5/SPIM_1.c **** *
 348:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
 349:.\Generated_Source\PSoC5/SPIM_1.c **** *  Enables the output of specific status bits to the interrupt controller.
 350:.\Generated_Source\PSoC5/SPIM_1.c **** *
 351:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 352:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_SetRxInterruptMode(uint8 intSrc) 
 353:.\Generated_Source\PSoC5/SPIM_1.c **** {
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 11


 216              		.loc 1 353 0
 217              		.cfi_startproc
 218              		@ args = 0, pretend = 0, frame = 0
 219              		@ frame_needed = 0, uses_anonymous_args = 0
 220              		@ link register save eliminated.
 221              	.LVL7:
 354:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_RX_STATUS_MASK_REG  = intSrc;
 222              		.loc 1 354 0
 223 0000 014B     		ldr	r3, .L15
 224 0002 1870     		strb	r0, [r3]
 225 0004 7047     		bx	lr
 226              	.L16:
 227 0006 00BF     		.align	2
 228              	.L15:
 229 0008 8E640040 		.word	1073767566
 230              		.cfi_endproc
 231              	.LFE9:
 232              		.size	SPIM_1_SetRxInterruptMode, .-SPIM_1_SetRxInterruptMode
 233              		.section	.text.SPIM_1_ReadTxStatus,"ax",%progbits
 234              		.align	1
 235              		.global	SPIM_1_ReadTxStatus
 236              		.thumb
 237              		.thumb_func
 238              		.type	SPIM_1_ReadTxStatus, %function
 239              	SPIM_1_ReadTxStatus:
 240              	.LFB10:
 355:.\Generated_Source\PSoC5/SPIM_1.c **** }
 356:.\Generated_Source\PSoC5/SPIM_1.c **** 
 357:.\Generated_Source\PSoC5/SPIM_1.c **** 
 358:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 359:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_ReadTxStatus
 360:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 361:.\Generated_Source\PSoC5/SPIM_1.c **** *
 362:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 363:.\Generated_Source\PSoC5/SPIM_1.c **** *  Read the Tx status register for the component.
 364:.\Generated_Source\PSoC5/SPIM_1.c **** *
 365:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 366:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 367:.\Generated_Source\PSoC5/SPIM_1.c **** *
 368:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 369:.\Generated_Source\PSoC5/SPIM_1.c **** *  Contents of the Tx status register.
 370:.\Generated_Source\PSoC5/SPIM_1.c **** *
 371:.\Generated_Source\PSoC5/SPIM_1.c **** * Global variables:
 372:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_swStatusTx - used to store in software status register,
 373:.\Generated_Source\PSoC5/SPIM_1.c **** *  modified every function call - resets to zero.
 374:.\Generated_Source\PSoC5/SPIM_1.c **** *
 375:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
 376:.\Generated_Source\PSoC5/SPIM_1.c **** *  Allows the user and the API to read the Tx status register for error
 377:.\Generated_Source\PSoC5/SPIM_1.c **** *  detection and flow control.
 378:.\Generated_Source\PSoC5/SPIM_1.c **** *
 379:.\Generated_Source\PSoC5/SPIM_1.c **** * Side Effects:
 380:.\Generated_Source\PSoC5/SPIM_1.c **** *  Clear Tx status register of the component.
 381:.\Generated_Source\PSoC5/SPIM_1.c **** *
 382:.\Generated_Source\PSoC5/SPIM_1.c **** * Reentrant:
 383:.\Generated_Source\PSoC5/SPIM_1.c **** *  No.
 384:.\Generated_Source\PSoC5/SPIM_1.c **** *
 385:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 12


 386:.\Generated_Source\PSoC5/SPIM_1.c **** uint8 SPIM_1_ReadTxStatus(void) 
 387:.\Generated_Source\PSoC5/SPIM_1.c **** {
 241              		.loc 1 387 0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		@ link register save eliminated.
 388:.\Generated_Source\PSoC5/SPIM_1.c ****     uint8 tmpStatus;
 389:.\Generated_Source\PSoC5/SPIM_1.c **** 
 390:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(SPIM_1_TX_SOFTWARE_BUF_ENABLED)
 391:.\Generated_Source\PSoC5/SPIM_1.c ****         /* Disable TX interrupt to protect global veriables */
 392:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_DisableTxInt();
 393:.\Generated_Source\PSoC5/SPIM_1.c **** 
 394:.\Generated_Source\PSoC5/SPIM_1.c ****         tmpStatus = SPIM_1_GET_STATUS_TX(SPIM_1_swStatusTx);
 395:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_swStatusTx = 0u;
 396:.\Generated_Source\PSoC5/SPIM_1.c **** 
 397:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_EnableTxInt();
 398:.\Generated_Source\PSoC5/SPIM_1.c **** 
 399:.\Generated_Source\PSoC5/SPIM_1.c ****     #else
 400:.\Generated_Source\PSoC5/SPIM_1.c **** 
 401:.\Generated_Source\PSoC5/SPIM_1.c ****         tmpStatus = SPIM_1_TX_STATUS_REG;
 246              		.loc 1 401 0
 247 0000 014B     		ldr	r3, .L18
 248 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 249              	.LVL8:
 402:.\Generated_Source\PSoC5/SPIM_1.c **** 
 403:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 404:.\Generated_Source\PSoC5/SPIM_1.c **** 
 405:.\Generated_Source\PSoC5/SPIM_1.c ****     return(tmpStatus);
 406:.\Generated_Source\PSoC5/SPIM_1.c **** }
 250              		.loc 1 406 0
 251 0004 7047     		bx	lr
 252              	.L19:
 253 0006 00BF     		.align	2
 254              	.L18:
 255 0008 6D640040 		.word	1073767533
 256              		.cfi_endproc
 257              	.LFE10:
 258              		.size	SPIM_1_ReadTxStatus, .-SPIM_1_ReadTxStatus
 259              		.section	.text.SPIM_1_ReadRxStatus,"ax",%progbits
 260              		.align	1
 261              		.global	SPIM_1_ReadRxStatus
 262              		.thumb
 263              		.thumb_func
 264              		.type	SPIM_1_ReadRxStatus, %function
 265              	SPIM_1_ReadRxStatus:
 266              	.LFB11:
 407:.\Generated_Source\PSoC5/SPIM_1.c **** 
 408:.\Generated_Source\PSoC5/SPIM_1.c **** 
 409:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 410:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_ReadRxStatus
 411:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 412:.\Generated_Source\PSoC5/SPIM_1.c **** *
 413:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 414:.\Generated_Source\PSoC5/SPIM_1.c **** *  Read the Rx status register for the component.
 415:.\Generated_Source\PSoC5/SPIM_1.c **** *
 416:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 13


 417:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 418:.\Generated_Source\PSoC5/SPIM_1.c **** *
 419:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 420:.\Generated_Source\PSoC5/SPIM_1.c **** *  Contents of the Rx status register.
 421:.\Generated_Source\PSoC5/SPIM_1.c **** *
 422:.\Generated_Source\PSoC5/SPIM_1.c **** * Global variables:
 423:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_swStatusRx - used to store in software Rx status register,
 424:.\Generated_Source\PSoC5/SPIM_1.c **** *  modified every function call - resets to zero.
 425:.\Generated_Source\PSoC5/SPIM_1.c **** *
 426:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
 427:.\Generated_Source\PSoC5/SPIM_1.c **** *  Allows the user and the API to read the Rx status register for error
 428:.\Generated_Source\PSoC5/SPIM_1.c **** *  detection and flow control.
 429:.\Generated_Source\PSoC5/SPIM_1.c **** *
 430:.\Generated_Source\PSoC5/SPIM_1.c **** * Side Effects:
 431:.\Generated_Source\PSoC5/SPIM_1.c **** *  Clear Rx status register of the component.
 432:.\Generated_Source\PSoC5/SPIM_1.c **** *
 433:.\Generated_Source\PSoC5/SPIM_1.c **** * Reentrant:
 434:.\Generated_Source\PSoC5/SPIM_1.c **** *  No.
 435:.\Generated_Source\PSoC5/SPIM_1.c **** *
 436:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 437:.\Generated_Source\PSoC5/SPIM_1.c **** uint8 SPIM_1_ReadRxStatus(void) 
 438:.\Generated_Source\PSoC5/SPIM_1.c **** {
 267              		.loc 1 438 0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		@ link register save eliminated.
 439:.\Generated_Source\PSoC5/SPIM_1.c ****     uint8 tmpStatus;
 440:.\Generated_Source\PSoC5/SPIM_1.c **** 
 441:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(SPIM_1_RX_SOFTWARE_BUF_ENABLED)
 442:.\Generated_Source\PSoC5/SPIM_1.c ****         /* Disable RX interrupt to protect global veriables */
 443:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_DisableRxInt();
 444:.\Generated_Source\PSoC5/SPIM_1.c **** 
 445:.\Generated_Source\PSoC5/SPIM_1.c ****         tmpStatus = SPIM_1_GET_STATUS_RX(SPIM_1_swStatusRx);
 446:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_swStatusRx = 0u;
 447:.\Generated_Source\PSoC5/SPIM_1.c **** 
 448:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_EnableRxInt();
 449:.\Generated_Source\PSoC5/SPIM_1.c **** 
 450:.\Generated_Source\PSoC5/SPIM_1.c ****     #else
 451:.\Generated_Source\PSoC5/SPIM_1.c **** 
 452:.\Generated_Source\PSoC5/SPIM_1.c ****         tmpStatus = SPIM_1_RX_STATUS_REG;
 272              		.loc 1 452 0
 273 0000 014B     		ldr	r3, .L21
 274 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 275              	.LVL9:
 453:.\Generated_Source\PSoC5/SPIM_1.c **** 
 454:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
 455:.\Generated_Source\PSoC5/SPIM_1.c **** 
 456:.\Generated_Source\PSoC5/SPIM_1.c ****     return(tmpStatus);
 457:.\Generated_Source\PSoC5/SPIM_1.c **** }
 276              		.loc 1 457 0
 277 0004 7047     		bx	lr
 278              	.L22:
 279 0006 00BF     		.align	2
 280              	.L21:
 281 0008 6E640040 		.word	1073767534
 282              		.cfi_endproc
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 14


 283              	.LFE11:
 284              		.size	SPIM_1_ReadRxStatus, .-SPIM_1_ReadRxStatus
 285              		.section	.text.SPIM_1_WriteTxData,"ax",%progbits
 286              		.align	1
 287              		.global	SPIM_1_WriteTxData
 288              		.thumb
 289              		.thumb_func
 290              		.type	SPIM_1_WriteTxData, %function
 291              	SPIM_1_WriteTxData:
 292              	.LFB12:
 458:.\Generated_Source\PSoC5/SPIM_1.c **** 
 459:.\Generated_Source\PSoC5/SPIM_1.c **** 
 460:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 461:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_WriteTxData
 462:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 463:.\Generated_Source\PSoC5/SPIM_1.c **** *
 464:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 465:.\Generated_Source\PSoC5/SPIM_1.c **** *  Write a byte of data to be sent across the SPI.
 466:.\Generated_Source\PSoC5/SPIM_1.c **** *
 467:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 468:.\Generated_Source\PSoC5/SPIM_1.c **** *  txDataByte: The data value to send across the SPI.
 469:.\Generated_Source\PSoC5/SPIM_1.c **** *
 470:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 471:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 472:.\Generated_Source\PSoC5/SPIM_1.c **** *
 473:.\Generated_Source\PSoC5/SPIM_1.c **** * Global variables:
 474:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_txBufferWrite - used for the account of the bytes which
 475:.\Generated_Source\PSoC5/SPIM_1.c **** *  have been written down in the TX software buffer, modified every function
 476:.\Generated_Source\PSoC5/SPIM_1.c **** *  call if TX Software Buffer is used.
 477:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_txBufferRead - used for the account of the bytes which
 478:.\Generated_Source\PSoC5/SPIM_1.c **** *  have been read from the TX software buffer.
 479:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_txBuffer[SPIM_1_TX_BUFFER_SIZE] - used to store
 480:.\Generated_Source\PSoC5/SPIM_1.c **** *  data to sending, modified every function call if TX Software Buffer is used.
 481:.\Generated_Source\PSoC5/SPIM_1.c **** *
 482:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
 483:.\Generated_Source\PSoC5/SPIM_1.c **** *  Allows the user to transmit any byte of data in a single transfer.
 484:.\Generated_Source\PSoC5/SPIM_1.c **** *
 485:.\Generated_Source\PSoC5/SPIM_1.c **** * Side Effects:
 486:.\Generated_Source\PSoC5/SPIM_1.c **** *  If this function is called again before the previous byte is finished then
 487:.\Generated_Source\PSoC5/SPIM_1.c **** *  the next byte will be appended to the transfer with no time between
 488:.\Generated_Source\PSoC5/SPIM_1.c **** *  the byte transfers. Clear Tx status register of the component.
 489:.\Generated_Source\PSoC5/SPIM_1.c **** *
 490:.\Generated_Source\PSoC5/SPIM_1.c **** * Reentrant:
 491:.\Generated_Source\PSoC5/SPIM_1.c **** *  No.
 492:.\Generated_Source\PSoC5/SPIM_1.c **** *
 493:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 494:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_WriteTxData(uint8 txData) 
 495:.\Generated_Source\PSoC5/SPIM_1.c **** {
 293              		.loc 1 495 0
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 0
 296              		@ frame_needed = 0, uses_anonymous_args = 0
 297              		@ link register save eliminated.
 298              	.LVL10:
 299              	.L24:
 496:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(SPIM_1_TX_SOFTWARE_BUF_ENABLED)
 497:.\Generated_Source\PSoC5/SPIM_1.c **** 
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 15


 498:.\Generated_Source\PSoC5/SPIM_1.c ****         uint8 tempStatus;
 499:.\Generated_Source\PSoC5/SPIM_1.c ****         uint8 tmpTxBufferRead;
 500:.\Generated_Source\PSoC5/SPIM_1.c **** 
 501:.\Generated_Source\PSoC5/SPIM_1.c ****         /* Block if TX buffer is FULL: don't overwrite */
 502:.\Generated_Source\PSoC5/SPIM_1.c ****         do
 503:.\Generated_Source\PSoC5/SPIM_1.c ****         {
 504:.\Generated_Source\PSoC5/SPIM_1.c ****             tmpTxBufferRead = SPIM_1_txBufferRead;
 505:.\Generated_Source\PSoC5/SPIM_1.c ****             if(0u == tmpTxBufferRead)
 506:.\Generated_Source\PSoC5/SPIM_1.c ****             {
 507:.\Generated_Source\PSoC5/SPIM_1.c ****                 tmpTxBufferRead = (SPIM_1_TX_BUFFER_SIZE - 1u);
 508:.\Generated_Source\PSoC5/SPIM_1.c ****             }
 509:.\Generated_Source\PSoC5/SPIM_1.c ****             else
 510:.\Generated_Source\PSoC5/SPIM_1.c ****             {
 511:.\Generated_Source\PSoC5/SPIM_1.c ****                 tmpTxBufferRead--;
 512:.\Generated_Source\PSoC5/SPIM_1.c ****             }
 513:.\Generated_Source\PSoC5/SPIM_1.c **** 
 514:.\Generated_Source\PSoC5/SPIM_1.c ****         }while(tmpTxBufferRead == SPIM_1_txBufferWrite);
 515:.\Generated_Source\PSoC5/SPIM_1.c **** 
 516:.\Generated_Source\PSoC5/SPIM_1.c ****         /* Disable TX interrupt to protect global veriables */
 517:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_DisableTxInt();
 518:.\Generated_Source\PSoC5/SPIM_1.c **** 
 519:.\Generated_Source\PSoC5/SPIM_1.c ****         tempStatus = SPIM_1_GET_STATUS_TX(SPIM_1_swStatusTx);
 520:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_swStatusTx = tempStatus;
 521:.\Generated_Source\PSoC5/SPIM_1.c **** 
 522:.\Generated_Source\PSoC5/SPIM_1.c **** 
 523:.\Generated_Source\PSoC5/SPIM_1.c ****         if((SPIM_1_txBufferRead == SPIM_1_txBufferWrite) &&
 524:.\Generated_Source\PSoC5/SPIM_1.c ****            (0u != (SPIM_1_swStatusTx & SPIM_1_STS_TX_FIFO_NOT_FULL)))
 525:.\Generated_Source\PSoC5/SPIM_1.c ****         {
 526:.\Generated_Source\PSoC5/SPIM_1.c ****             /* Put data element into the TX FIFO */
 527:.\Generated_Source\PSoC5/SPIM_1.c ****             CY_SET_REG8(SPIM_1_TXDATA_PTR, txData);
 528:.\Generated_Source\PSoC5/SPIM_1.c ****         }
 529:.\Generated_Source\PSoC5/SPIM_1.c ****         else
 530:.\Generated_Source\PSoC5/SPIM_1.c ****         {
 531:.\Generated_Source\PSoC5/SPIM_1.c ****             /* Add to the TX software buffer */
 532:.\Generated_Source\PSoC5/SPIM_1.c ****             SPIM_1_txBufferWrite++;
 533:.\Generated_Source\PSoC5/SPIM_1.c ****             if(SPIM_1_txBufferWrite >= SPIM_1_TX_BUFFER_SIZE)
 534:.\Generated_Source\PSoC5/SPIM_1.c ****             {
 535:.\Generated_Source\PSoC5/SPIM_1.c ****                 SPIM_1_txBufferWrite = 0u;
 536:.\Generated_Source\PSoC5/SPIM_1.c ****             }
 537:.\Generated_Source\PSoC5/SPIM_1.c **** 
 538:.\Generated_Source\PSoC5/SPIM_1.c ****             if(SPIM_1_txBufferWrite == SPIM_1_txBufferRead)
 539:.\Generated_Source\PSoC5/SPIM_1.c ****             {
 540:.\Generated_Source\PSoC5/SPIM_1.c ****                 SPIM_1_txBufferRead++;
 541:.\Generated_Source\PSoC5/SPIM_1.c ****                 if(SPIM_1_txBufferRead >= SPIM_1_TX_BUFFER_SIZE)
 542:.\Generated_Source\PSoC5/SPIM_1.c ****                 {
 543:.\Generated_Source\PSoC5/SPIM_1.c ****                     SPIM_1_txBufferRead = 0u;
 544:.\Generated_Source\PSoC5/SPIM_1.c ****                 }
 545:.\Generated_Source\PSoC5/SPIM_1.c ****                 SPIM_1_txBufferFull = 1u;
 546:.\Generated_Source\PSoC5/SPIM_1.c ****             }
 547:.\Generated_Source\PSoC5/SPIM_1.c **** 
 548:.\Generated_Source\PSoC5/SPIM_1.c ****             SPIM_1_txBuffer[SPIM_1_txBufferWrite] = txData;
 549:.\Generated_Source\PSoC5/SPIM_1.c **** 
 550:.\Generated_Source\PSoC5/SPIM_1.c ****             SPIM_1_TX_STATUS_MASK_REG |= SPIM_1_STS_TX_FIFO_NOT_FULL;
 551:.\Generated_Source\PSoC5/SPIM_1.c ****         }
 552:.\Generated_Source\PSoC5/SPIM_1.c **** 
 553:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_EnableTxInt();
 554:.\Generated_Source\PSoC5/SPIM_1.c **** 
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 16


 555:.\Generated_Source\PSoC5/SPIM_1.c ****     #else
 556:.\Generated_Source\PSoC5/SPIM_1.c ****         /* Wait until TX FIFO has a place */
 557:.\Generated_Source\PSoC5/SPIM_1.c ****         while(0u == (SPIM_1_TX_STATUS_REG & SPIM_1_STS_TX_FIFO_NOT_FULL))
 300              		.loc 1 557 0 discriminator 1
 301 0000 034B     		ldr	r3, .L28
 302 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 303 0004 5B07     		lsls	r3, r3, #29
 304 0006 FBD5     		bpl	.L24
 558:.\Generated_Source\PSoC5/SPIM_1.c ****         {
 559:.\Generated_Source\PSoC5/SPIM_1.c ****         }
 560:.\Generated_Source\PSoC5/SPIM_1.c **** 
 561:.\Generated_Source\PSoC5/SPIM_1.c ****         /* Put data element into the TX FIFO */
 562:.\Generated_Source\PSoC5/SPIM_1.c ****         CY_SET_REG8(SPIM_1_TXDATA_PTR, txData);
 305              		.loc 1 562 0
 306 0008 024B     		ldr	r3, .L28+4
 307 000a 1870     		strb	r0, [r3]
 308 000c 7047     		bx	lr
 309              	.L29:
 310 000e 00BF     		.align	2
 311              	.L28:
 312 0010 6D640040 		.word	1073767533
 313 0014 4D640040 		.word	1073767501
 314              		.cfi_endproc
 315              	.LFE12:
 316              		.size	SPIM_1_WriteTxData, .-SPIM_1_WriteTxData
 317              		.section	.text.SPIM_1_ReadRxData,"ax",%progbits
 318              		.align	1
 319              		.global	SPIM_1_ReadRxData
 320              		.thumb
 321              		.thumb_func
 322              		.type	SPIM_1_ReadRxData, %function
 323              	SPIM_1_ReadRxData:
 324              	.LFB13:
 563:.\Generated_Source\PSoC5/SPIM_1.c **** 
 564:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 565:.\Generated_Source\PSoC5/SPIM_1.c **** }
 566:.\Generated_Source\PSoC5/SPIM_1.c **** 
 567:.\Generated_Source\PSoC5/SPIM_1.c **** 
 568:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 569:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_ReadRxData
 570:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 571:.\Generated_Source\PSoC5/SPIM_1.c **** *
 572:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 573:.\Generated_Source\PSoC5/SPIM_1.c **** *  Read the next byte of data received across the SPI.
 574:.\Generated_Source\PSoC5/SPIM_1.c **** *
 575:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 576:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 577:.\Generated_Source\PSoC5/SPIM_1.c **** *
 578:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 579:.\Generated_Source\PSoC5/SPIM_1.c **** *  The next byte of data read from the FIFO.
 580:.\Generated_Source\PSoC5/SPIM_1.c **** *
 581:.\Generated_Source\PSoC5/SPIM_1.c **** * Global variables:
 582:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_rxBufferWrite - used for the account of the bytes which
 583:.\Generated_Source\PSoC5/SPIM_1.c **** *  have been written down in the RX software buffer.
 584:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_rxBufferRead - used for the account of the bytes which
 585:.\Generated_Source\PSoC5/SPIM_1.c **** *  have been read from the RX software buffer, modified every function
 586:.\Generated_Source\PSoC5/SPIM_1.c **** *  call if RX Software Buffer is used.
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 17


 587:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_rxBuffer[SPIM_1_RX_BUFFER_SIZE] - used to store
 588:.\Generated_Source\PSoC5/SPIM_1.c **** *  received data.
 589:.\Generated_Source\PSoC5/SPIM_1.c **** *
 590:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
 591:.\Generated_Source\PSoC5/SPIM_1.c **** *  Allows the user to read a byte of data received.
 592:.\Generated_Source\PSoC5/SPIM_1.c **** *
 593:.\Generated_Source\PSoC5/SPIM_1.c **** * Side Effects:
 594:.\Generated_Source\PSoC5/SPIM_1.c **** *  Will return invalid data if the FIFO is empty. The user should Call
 595:.\Generated_Source\PSoC5/SPIM_1.c **** *  GetRxBufferSize() and if it returns a non-zero value then it is safe to call
 596:.\Generated_Source\PSoC5/SPIM_1.c **** *  ReadByte() function.
 597:.\Generated_Source\PSoC5/SPIM_1.c **** *
 598:.\Generated_Source\PSoC5/SPIM_1.c **** * Reentrant:
 599:.\Generated_Source\PSoC5/SPIM_1.c **** *  No.
 600:.\Generated_Source\PSoC5/SPIM_1.c **** *
 601:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 602:.\Generated_Source\PSoC5/SPIM_1.c **** uint8 SPIM_1_ReadRxData(void) 
 603:.\Generated_Source\PSoC5/SPIM_1.c **** {
 325              		.loc 1 603 0
 326              		.cfi_startproc
 327              		@ args = 0, pretend = 0, frame = 0
 328              		@ frame_needed = 0, uses_anonymous_args = 0
 329              		@ link register save eliminated.
 604:.\Generated_Source\PSoC5/SPIM_1.c ****     uint8 rxData;
 605:.\Generated_Source\PSoC5/SPIM_1.c **** 
 606:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(SPIM_1_RX_SOFTWARE_BUF_ENABLED)
 607:.\Generated_Source\PSoC5/SPIM_1.c **** 
 608:.\Generated_Source\PSoC5/SPIM_1.c ****         /* Disable RX interrupt to protect global veriables */
 609:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_DisableRxInt();
 610:.\Generated_Source\PSoC5/SPIM_1.c **** 
 611:.\Generated_Source\PSoC5/SPIM_1.c ****         if(SPIM_1_rxBufferRead != SPIM_1_rxBufferWrite)
 612:.\Generated_Source\PSoC5/SPIM_1.c ****         {
 613:.\Generated_Source\PSoC5/SPIM_1.c ****             if(0u == SPIM_1_rxBufferFull)
 614:.\Generated_Source\PSoC5/SPIM_1.c ****             {
 615:.\Generated_Source\PSoC5/SPIM_1.c ****                 SPIM_1_rxBufferRead++;
 616:.\Generated_Source\PSoC5/SPIM_1.c ****                 if(SPIM_1_rxBufferRead >= SPIM_1_RX_BUFFER_SIZE)
 617:.\Generated_Source\PSoC5/SPIM_1.c ****                 {
 618:.\Generated_Source\PSoC5/SPIM_1.c ****                     SPIM_1_rxBufferRead = 0u;
 619:.\Generated_Source\PSoC5/SPIM_1.c ****                 }
 620:.\Generated_Source\PSoC5/SPIM_1.c ****             }
 621:.\Generated_Source\PSoC5/SPIM_1.c ****             else
 622:.\Generated_Source\PSoC5/SPIM_1.c ****             {
 623:.\Generated_Source\PSoC5/SPIM_1.c ****                 SPIM_1_rxBufferFull = 0u;
 624:.\Generated_Source\PSoC5/SPIM_1.c ****             }
 625:.\Generated_Source\PSoC5/SPIM_1.c ****         }
 626:.\Generated_Source\PSoC5/SPIM_1.c **** 
 627:.\Generated_Source\PSoC5/SPIM_1.c ****         rxData = SPIM_1_rxBuffer[SPIM_1_rxBufferRead];
 628:.\Generated_Source\PSoC5/SPIM_1.c **** 
 629:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_EnableRxInt();
 630:.\Generated_Source\PSoC5/SPIM_1.c **** 
 631:.\Generated_Source\PSoC5/SPIM_1.c ****     #else
 632:.\Generated_Source\PSoC5/SPIM_1.c **** 
 633:.\Generated_Source\PSoC5/SPIM_1.c ****         rxData = CY_GET_REG8(SPIM_1_RXDATA_PTR);
 330              		.loc 1 633 0
 331 0000 014B     		ldr	r3, .L31
 332 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 333              	.LVL11:
 634:.\Generated_Source\PSoC5/SPIM_1.c **** 
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 18


 635:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
 636:.\Generated_Source\PSoC5/SPIM_1.c **** 
 637:.\Generated_Source\PSoC5/SPIM_1.c ****     return(rxData);
 638:.\Generated_Source\PSoC5/SPIM_1.c **** }
 334              		.loc 1 638 0
 335 0004 7047     		bx	lr
 336              	.L32:
 337 0006 00BF     		.align	2
 338              	.L31:
 339 0008 5D640040 		.word	1073767517
 340              		.cfi_endproc
 341              	.LFE13:
 342              		.size	SPIM_1_ReadRxData, .-SPIM_1_ReadRxData
 343              		.section	.text.SPIM_1_GetRxBufferSize,"ax",%progbits
 344              		.align	1
 345              		.global	SPIM_1_GetRxBufferSize
 346              		.thumb
 347              		.thumb_func
 348              		.type	SPIM_1_GetRxBufferSize, %function
 349              	SPIM_1_GetRxBufferSize:
 350              	.LFB14:
 639:.\Generated_Source\PSoC5/SPIM_1.c **** 
 640:.\Generated_Source\PSoC5/SPIM_1.c **** 
 641:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 642:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_GetRxBufferSize
 643:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 644:.\Generated_Source\PSoC5/SPIM_1.c **** *
 645:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 646:.\Generated_Source\PSoC5/SPIM_1.c **** *  Returns the number of bytes/words of data currently held in the RX buffer.
 647:.\Generated_Source\PSoC5/SPIM_1.c **** *  If RX Software Buffer not used then function return 0 if FIFO empty or 1 if
 648:.\Generated_Source\PSoC5/SPIM_1.c **** *  FIFO not empty. In another case function return size of RX Software Buffer.
 649:.\Generated_Source\PSoC5/SPIM_1.c **** *
 650:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 651:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 652:.\Generated_Source\PSoC5/SPIM_1.c **** *
 653:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 654:.\Generated_Source\PSoC5/SPIM_1.c **** *  Integer count of the number of bytes/words in the RX buffer.
 655:.\Generated_Source\PSoC5/SPIM_1.c **** *
 656:.\Generated_Source\PSoC5/SPIM_1.c **** * Global variables:
 657:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_rxBufferWrite - used for the account of the bytes which
 658:.\Generated_Source\PSoC5/SPIM_1.c **** *  have been written down in the RX software buffer.
 659:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_rxBufferRead - used for the account of the bytes which
 660:.\Generated_Source\PSoC5/SPIM_1.c **** *  have been read from the RX software buffer.
 661:.\Generated_Source\PSoC5/SPIM_1.c **** *
 662:.\Generated_Source\PSoC5/SPIM_1.c **** * Side Effects:
 663:.\Generated_Source\PSoC5/SPIM_1.c **** *  Clear status register of the component.
 664:.\Generated_Source\PSoC5/SPIM_1.c **** *
 665:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 666:.\Generated_Source\PSoC5/SPIM_1.c **** uint8 SPIM_1_GetRxBufferSize(void) 
 667:.\Generated_Source\PSoC5/SPIM_1.c **** {
 351              		.loc 1 667 0
 352              		.cfi_startproc
 353              		@ args = 0, pretend = 0, frame = 0
 354              		@ frame_needed = 0, uses_anonymous_args = 0
 355              		@ link register save eliminated.
 668:.\Generated_Source\PSoC5/SPIM_1.c ****     uint8 size;
 669:.\Generated_Source\PSoC5/SPIM_1.c **** 
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 19


 670:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(SPIM_1_RX_SOFTWARE_BUF_ENABLED)
 671:.\Generated_Source\PSoC5/SPIM_1.c **** 
 672:.\Generated_Source\PSoC5/SPIM_1.c ****         /* Disable RX interrupt to protect global veriables */
 673:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_DisableRxInt();
 674:.\Generated_Source\PSoC5/SPIM_1.c **** 
 675:.\Generated_Source\PSoC5/SPIM_1.c ****         if(SPIM_1_rxBufferRead == SPIM_1_rxBufferWrite)
 676:.\Generated_Source\PSoC5/SPIM_1.c ****         {
 677:.\Generated_Source\PSoC5/SPIM_1.c ****             size = 0u;
 678:.\Generated_Source\PSoC5/SPIM_1.c ****         }
 679:.\Generated_Source\PSoC5/SPIM_1.c ****         else if(SPIM_1_rxBufferRead < SPIM_1_rxBufferWrite)
 680:.\Generated_Source\PSoC5/SPIM_1.c ****         {
 681:.\Generated_Source\PSoC5/SPIM_1.c ****             size = (SPIM_1_rxBufferWrite - SPIM_1_rxBufferRead);
 682:.\Generated_Source\PSoC5/SPIM_1.c ****         }
 683:.\Generated_Source\PSoC5/SPIM_1.c ****         else
 684:.\Generated_Source\PSoC5/SPIM_1.c ****         {
 685:.\Generated_Source\PSoC5/SPIM_1.c ****             size = (SPIM_1_RX_BUFFER_SIZE - SPIM_1_rxBufferRead) + SPIM_1_rxBufferWrite;
 686:.\Generated_Source\PSoC5/SPIM_1.c ****         }
 687:.\Generated_Source\PSoC5/SPIM_1.c **** 
 688:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_EnableRxInt();
 689:.\Generated_Source\PSoC5/SPIM_1.c **** 
 690:.\Generated_Source\PSoC5/SPIM_1.c ****     #else
 691:.\Generated_Source\PSoC5/SPIM_1.c **** 
 692:.\Generated_Source\PSoC5/SPIM_1.c ****         /* We can only know if there is data in the RX FIFO */
 693:.\Generated_Source\PSoC5/SPIM_1.c ****         size = (0u != (SPIM_1_RX_STATUS_REG & SPIM_1_STS_RX_FIFO_NOT_EMPTY)) ? 1u : 0u;
 356              		.loc 1 693 0
 357 0000 024B     		ldr	r3, .L34
 358 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 359              	.LVL12:
 694:.\Generated_Source\PSoC5/SPIM_1.c **** 
 695:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 696:.\Generated_Source\PSoC5/SPIM_1.c **** 
 697:.\Generated_Source\PSoC5/SPIM_1.c ****     return(size);
 698:.\Generated_Source\PSoC5/SPIM_1.c **** }
 360              		.loc 1 698 0
 361 0004 C0F34010 		ubfx	r0, r0, #5, #1
 362              	.LVL13:
 363 0008 7047     		bx	lr
 364              	.L35:
 365 000a 00BF     		.align	2
 366              	.L34:
 367 000c 6E640040 		.word	1073767534
 368              		.cfi_endproc
 369              	.LFE14:
 370              		.size	SPIM_1_GetRxBufferSize, .-SPIM_1_GetRxBufferSize
 371              		.section	.text.SPIM_1_GetTxBufferSize,"ax",%progbits
 372              		.align	1
 373              		.global	SPIM_1_GetTxBufferSize
 374              		.thumb
 375              		.thumb_func
 376              		.type	SPIM_1_GetTxBufferSize, %function
 377              	SPIM_1_GetTxBufferSize:
 378              	.LFB15:
 699:.\Generated_Source\PSoC5/SPIM_1.c **** 
 700:.\Generated_Source\PSoC5/SPIM_1.c **** 
 701:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 702:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_GetTxBufferSize
 703:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 20


 704:.\Generated_Source\PSoC5/SPIM_1.c **** *
 705:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 706:.\Generated_Source\PSoC5/SPIM_1.c **** *  Returns the number of bytes/words of data currently held in the TX buffer.
 707:.\Generated_Source\PSoC5/SPIM_1.c **** *  If TX Software Buffer not used then function return 0 - if FIFO empty, 1 - if
 708:.\Generated_Source\PSoC5/SPIM_1.c **** *  FIFO not full, 4 - if FIFO full. In another case function return size of TX
 709:.\Generated_Source\PSoC5/SPIM_1.c **** *  Software Buffer.
 710:.\Generated_Source\PSoC5/SPIM_1.c **** *
 711:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 712:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 713:.\Generated_Source\PSoC5/SPIM_1.c **** *
 714:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 715:.\Generated_Source\PSoC5/SPIM_1.c **** *  Integer count of the number of bytes/words in the TX buffer.
 716:.\Generated_Source\PSoC5/SPIM_1.c **** *
 717:.\Generated_Source\PSoC5/SPIM_1.c **** * Global variables:
 718:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_txBufferWrite - used for the account of the bytes which
 719:.\Generated_Source\PSoC5/SPIM_1.c **** *  have been written down in the TX software buffer.
 720:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_txBufferRead - used for the account of the bytes which
 721:.\Generated_Source\PSoC5/SPIM_1.c **** *  have been read from the TX software buffer.
 722:.\Generated_Source\PSoC5/SPIM_1.c **** *
 723:.\Generated_Source\PSoC5/SPIM_1.c **** * Side Effects:
 724:.\Generated_Source\PSoC5/SPIM_1.c **** *  Clear status register of the component.
 725:.\Generated_Source\PSoC5/SPIM_1.c **** *
 726:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 727:.\Generated_Source\PSoC5/SPIM_1.c **** uint8  SPIM_1_GetTxBufferSize(void) 
 728:.\Generated_Source\PSoC5/SPIM_1.c **** {
 379              		.loc 1 728 0
 380              		.cfi_startproc
 381              		@ args = 0, pretend = 0, frame = 0
 382              		@ frame_needed = 0, uses_anonymous_args = 0
 383              		@ link register save eliminated.
 729:.\Generated_Source\PSoC5/SPIM_1.c ****     uint8 size;
 730:.\Generated_Source\PSoC5/SPIM_1.c **** 
 731:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(SPIM_1_TX_SOFTWARE_BUF_ENABLED)
 732:.\Generated_Source\PSoC5/SPIM_1.c ****         /* Disable TX interrupt to protect global veriables */
 733:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_DisableTxInt();
 734:.\Generated_Source\PSoC5/SPIM_1.c **** 
 735:.\Generated_Source\PSoC5/SPIM_1.c ****         if(SPIM_1_txBufferRead == SPIM_1_txBufferWrite)
 736:.\Generated_Source\PSoC5/SPIM_1.c ****         {
 737:.\Generated_Source\PSoC5/SPIM_1.c ****             size = 0u;
 738:.\Generated_Source\PSoC5/SPIM_1.c ****         }
 739:.\Generated_Source\PSoC5/SPIM_1.c ****         else if(SPIM_1_txBufferRead < SPIM_1_txBufferWrite)
 740:.\Generated_Source\PSoC5/SPIM_1.c ****         {
 741:.\Generated_Source\PSoC5/SPIM_1.c ****             size = (SPIM_1_txBufferWrite - SPIM_1_txBufferRead);
 742:.\Generated_Source\PSoC5/SPIM_1.c ****         }
 743:.\Generated_Source\PSoC5/SPIM_1.c ****         else
 744:.\Generated_Source\PSoC5/SPIM_1.c ****         {
 745:.\Generated_Source\PSoC5/SPIM_1.c ****             size = (SPIM_1_TX_BUFFER_SIZE - SPIM_1_txBufferRead) + SPIM_1_txBufferWrite;
 746:.\Generated_Source\PSoC5/SPIM_1.c ****         }
 747:.\Generated_Source\PSoC5/SPIM_1.c **** 
 748:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_EnableTxInt();
 749:.\Generated_Source\PSoC5/SPIM_1.c **** 
 750:.\Generated_Source\PSoC5/SPIM_1.c ****     #else
 751:.\Generated_Source\PSoC5/SPIM_1.c **** 
 752:.\Generated_Source\PSoC5/SPIM_1.c ****         size = SPIM_1_TX_STATUS_REG;
 384              		.loc 1 752 0
 385 0000 064B     		ldr	r3, .L40
 386 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 21


 387 0004 DBB2     		uxtb	r3, r3
 388              	.LVL14:
 753:.\Generated_Source\PSoC5/SPIM_1.c **** 
 754:.\Generated_Source\PSoC5/SPIM_1.c ****         if(0u != (size & SPIM_1_STS_TX_FIFO_EMPTY))
 389              		.loc 1 754 0
 390 0006 9A07     		lsls	r2, r3, #30
 391 0008 05D4     		bmi	.L38
 755:.\Generated_Source\PSoC5/SPIM_1.c ****         {
 756:.\Generated_Source\PSoC5/SPIM_1.c ****             size = 0u;
 757:.\Generated_Source\PSoC5/SPIM_1.c ****         }
 758:.\Generated_Source\PSoC5/SPIM_1.c ****         else if(0u != (size & SPIM_1_STS_TX_FIFO_NOT_FULL))
 392              		.loc 1 758 0
 393 000a 13F0040F 		tst	r3, #4
 759:.\Generated_Source\PSoC5/SPIM_1.c ****         {
 760:.\Generated_Source\PSoC5/SPIM_1.c ****             size = 1u;
 761:.\Generated_Source\PSoC5/SPIM_1.c ****         }
 762:.\Generated_Source\PSoC5/SPIM_1.c ****         else
 763:.\Generated_Source\PSoC5/SPIM_1.c ****         {
 764:.\Generated_Source\PSoC5/SPIM_1.c ****             size = SPIM_1_FIFO_SIZE;
 394              		.loc 1 764 0
 395 000e 14BF     		ite	ne
 396 0010 0120     		movne	r0, #1
 397 0012 0420     		moveq	r0, #4
 398 0014 7047     		bx	lr
 399              	.L38:
 756:.\Generated_Source\PSoC5/SPIM_1.c ****         }
 400              		.loc 1 756 0
 401 0016 0020     		movs	r0, #0
 402              	.LVL15:
 765:.\Generated_Source\PSoC5/SPIM_1.c ****         }
 766:.\Generated_Source\PSoC5/SPIM_1.c **** 
 767:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 768:.\Generated_Source\PSoC5/SPIM_1.c **** 
 769:.\Generated_Source\PSoC5/SPIM_1.c ****     return(size);
 770:.\Generated_Source\PSoC5/SPIM_1.c **** }
 403              		.loc 1 770 0
 404 0018 7047     		bx	lr
 405              	.L41:
 406 001a 00BF     		.align	2
 407              	.L40:
 408 001c 6D640040 		.word	1073767533
 409              		.cfi_endproc
 410              	.LFE15:
 411              		.size	SPIM_1_GetTxBufferSize, .-SPIM_1_GetTxBufferSize
 412              		.section	.text.SPIM_1_ClearRxBuffer,"ax",%progbits
 413              		.align	1
 414              		.global	SPIM_1_ClearRxBuffer
 415              		.thumb
 416              		.thumb_func
 417              		.type	SPIM_1_ClearRxBuffer, %function
 418              	SPIM_1_ClearRxBuffer:
 419              	.LFB16:
 771:.\Generated_Source\PSoC5/SPIM_1.c **** 
 772:.\Generated_Source\PSoC5/SPIM_1.c **** 
 773:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 774:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_ClearRxBuffer
 775:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 22


 776:.\Generated_Source\PSoC5/SPIM_1.c **** *
 777:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 778:.\Generated_Source\PSoC5/SPIM_1.c **** *  Clear the RX RAM buffer by setting the read and write pointers both to zero.
 779:.\Generated_Source\PSoC5/SPIM_1.c **** *
 780:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 781:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 782:.\Generated_Source\PSoC5/SPIM_1.c **** *
 783:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 784:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 785:.\Generated_Source\PSoC5/SPIM_1.c **** *
 786:.\Generated_Source\PSoC5/SPIM_1.c **** * Global variables:
 787:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_rxBufferWrite - used for the account of the bytes which
 788:.\Generated_Source\PSoC5/SPIM_1.c **** *  have been written down in the RX software buffer, modified every function
 789:.\Generated_Source\PSoC5/SPIM_1.c **** *  call - resets to zero.
 790:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_rxBufferRead - used for the account of the bytes which
 791:.\Generated_Source\PSoC5/SPIM_1.c **** *  have been read from the RX software buffer, modified every function call -
 792:.\Generated_Source\PSoC5/SPIM_1.c **** *  resets to zero.
 793:.\Generated_Source\PSoC5/SPIM_1.c **** *
 794:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
 795:.\Generated_Source\PSoC5/SPIM_1.c **** *  Setting the pointers to zero makes the system believe there is no data to
 796:.\Generated_Source\PSoC5/SPIM_1.c **** *  read and writing will resume at address 0 overwriting any data that may have
 797:.\Generated_Source\PSoC5/SPIM_1.c **** *  remained in the RAM.
 798:.\Generated_Source\PSoC5/SPIM_1.c **** *
 799:.\Generated_Source\PSoC5/SPIM_1.c **** * Side Effects:
 800:.\Generated_Source\PSoC5/SPIM_1.c **** *  Any received data not read from the RAM buffer will be lost when overwritten.
 801:.\Generated_Source\PSoC5/SPIM_1.c **** *
 802:.\Generated_Source\PSoC5/SPIM_1.c **** * Reentrant:
 803:.\Generated_Source\PSoC5/SPIM_1.c **** *  No.
 804:.\Generated_Source\PSoC5/SPIM_1.c **** *
 805:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 806:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_ClearRxBuffer(void) 
 807:.\Generated_Source\PSoC5/SPIM_1.c **** {
 420              		.loc 1 807 0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 0
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 424              		@ link register save eliminated.
 425              	.L43:
 808:.\Generated_Source\PSoC5/SPIM_1.c ****     /* Clear Hardware RX FIFO */
 809:.\Generated_Source\PSoC5/SPIM_1.c ****     while(0u !=(SPIM_1_RX_STATUS_REG & SPIM_1_STS_RX_FIFO_NOT_EMPTY))
 426              		.loc 1 809 0
 427 0000 034B     		ldr	r3, .L46
 428 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 429 0004 9B06     		lsls	r3, r3, #26
 430 0006 02D5     		bpl	.L45
 810:.\Generated_Source\PSoC5/SPIM_1.c ****     {
 811:.\Generated_Source\PSoC5/SPIM_1.c ****         (void) CY_GET_REG8(SPIM_1_RXDATA_PTR);
 431              		.loc 1 811 0
 432 0008 024B     		ldr	r3, .L46+4
 433 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 434 000c F8E7     		b	.L43
 435              	.L45:
 812:.\Generated_Source\PSoC5/SPIM_1.c ****     }
 813:.\Generated_Source\PSoC5/SPIM_1.c **** 
 814:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(SPIM_1_RX_SOFTWARE_BUF_ENABLED)
 815:.\Generated_Source\PSoC5/SPIM_1.c ****         /* Disable RX interrupt to protect global veriables */
 816:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_DisableRxInt();
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 23


 817:.\Generated_Source\PSoC5/SPIM_1.c **** 
 818:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_rxBufferFull  = 0u;
 819:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_rxBufferRead  = 0u;
 820:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_rxBufferWrite = 0u;
 821:.\Generated_Source\PSoC5/SPIM_1.c **** 
 822:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_EnableRxInt();
 823:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
 824:.\Generated_Source\PSoC5/SPIM_1.c **** }
 436              		.loc 1 824 0
 437 000e 7047     		bx	lr
 438              	.L47:
 439              		.align	2
 440              	.L46:
 441 0010 6E640040 		.word	1073767534
 442 0014 5D640040 		.word	1073767517
 443              		.cfi_endproc
 444              	.LFE16:
 445              		.size	SPIM_1_ClearRxBuffer, .-SPIM_1_ClearRxBuffer
 446              		.section	.text.SPIM_1_ClearTxBuffer,"ax",%progbits
 447              		.align	1
 448              		.global	SPIM_1_ClearTxBuffer
 449              		.thumb
 450              		.thumb_func
 451              		.type	SPIM_1_ClearTxBuffer, %function
 452              	SPIM_1_ClearTxBuffer:
 453              	.LFB17:
 825:.\Generated_Source\PSoC5/SPIM_1.c **** 
 826:.\Generated_Source\PSoC5/SPIM_1.c **** 
 827:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 828:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_ClearTxBuffer
 829:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 830:.\Generated_Source\PSoC5/SPIM_1.c **** *
 831:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 832:.\Generated_Source\PSoC5/SPIM_1.c **** *  Clear the TX RAM buffer by setting the read and write pointers both to zero.
 833:.\Generated_Source\PSoC5/SPIM_1.c **** *
 834:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 835:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 836:.\Generated_Source\PSoC5/SPIM_1.c **** *
 837:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 838:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 839:.\Generated_Source\PSoC5/SPIM_1.c **** *
 840:.\Generated_Source\PSoC5/SPIM_1.c **** * Global variables:
 841:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_txBufferWrite - used for the account of the bytes which
 842:.\Generated_Source\PSoC5/SPIM_1.c **** *  have been written down in the TX software buffer, modified every function
 843:.\Generated_Source\PSoC5/SPIM_1.c **** *  call - resets to zero.
 844:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_txBufferRead - used for the account of the bytes which
 845:.\Generated_Source\PSoC5/SPIM_1.c **** *  have been read from the TX software buffer, modified every function call -
 846:.\Generated_Source\PSoC5/SPIM_1.c **** *  resets to zero.
 847:.\Generated_Source\PSoC5/SPIM_1.c **** *
 848:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
 849:.\Generated_Source\PSoC5/SPIM_1.c **** *  Setting the pointers to zero makes the system believe there is no data to
 850:.\Generated_Source\PSoC5/SPIM_1.c **** *  read and writing will resume at address 0 overwriting any data that may have
 851:.\Generated_Source\PSoC5/SPIM_1.c **** *  remained in the RAM.
 852:.\Generated_Source\PSoC5/SPIM_1.c **** *
 853:.\Generated_Source\PSoC5/SPIM_1.c **** * Side Effects:
 854:.\Generated_Source\PSoC5/SPIM_1.c **** *  Any data not yet transmitted from the RAM buffer will be lost when
 855:.\Generated_Source\PSoC5/SPIM_1.c **** *  overwritten.
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 24


 856:.\Generated_Source\PSoC5/SPIM_1.c **** *
 857:.\Generated_Source\PSoC5/SPIM_1.c **** * Reentrant:
 858:.\Generated_Source\PSoC5/SPIM_1.c **** *  No.
 859:.\Generated_Source\PSoC5/SPIM_1.c **** *
 860:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 861:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_ClearTxBuffer(void) 
 862:.\Generated_Source\PSoC5/SPIM_1.c **** {
 454              		.loc 1 862 0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 0
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458 0000 08B5     		push	{r3, lr}
 459              		.cfi_def_cfa_offset 8
 460              		.cfi_offset 3, -8
 461              		.cfi_offset 14, -4
 863:.\Generated_Source\PSoC5/SPIM_1.c ****     uint8 enableInterrupts;
 864:.\Generated_Source\PSoC5/SPIM_1.c **** 
 865:.\Generated_Source\PSoC5/SPIM_1.c ****     enableInterrupts = CyEnterCriticalSection();
 462              		.loc 1 865 0
 463 0002 FFF7FEFF 		bl	CyEnterCriticalSection
 464              	.LVL16:
 866:.\Generated_Source\PSoC5/SPIM_1.c ****     /* Clear TX FIFO */
 867:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_AUX_CONTROL_DP0_REG |= ((uint8)  SPIM_1_TX_FIFO_CLR);
 465              		.loc 1 867 0
 466 0006 064B     		ldr	r3, .L49
 467 0008 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 468 000a 42F00102 		orr	r2, r2, #1
 469 000e 1A70     		strb	r2, [r3]
 868:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_AUX_CONTROL_DP0_REG &= ((uint8) ~SPIM_1_TX_FIFO_CLR);
 470              		.loc 1 868 0
 471 0010 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 472 0012 02F0FE02 		and	r2, r2, #254
 473 0016 1A70     		strb	r2, [r3]
 869:.\Generated_Source\PSoC5/SPIM_1.c **** 
 870:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(SPIM_1_USE_SECOND_DATAPATH)
 871:.\Generated_Source\PSoC5/SPIM_1.c ****         /* Clear TX FIFO for 2nd Datapath */
 872:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_AUX_CONTROL_DP1_REG |= ((uint8)  SPIM_1_TX_FIFO_CLR);
 873:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_AUX_CONTROL_DP1_REG &= ((uint8) ~SPIM_1_TX_FIFO_CLR);
 874:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (SPIM_1_USE_SECOND_DATAPATH) */
 875:.\Generated_Source\PSoC5/SPIM_1.c ****     CyExitCriticalSection(enableInterrupts);
 876:.\Generated_Source\PSoC5/SPIM_1.c **** 
 877:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(SPIM_1_TX_SOFTWARE_BUF_ENABLED)
 878:.\Generated_Source\PSoC5/SPIM_1.c ****         /* Disable TX interrupt to protect global veriables */
 879:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_DisableTxInt();
 880:.\Generated_Source\PSoC5/SPIM_1.c **** 
 881:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_txBufferFull  = 0u;
 882:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_txBufferRead  = 0u;
 883:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_txBufferWrite = 0u;
 884:.\Generated_Source\PSoC5/SPIM_1.c **** 
 885:.\Generated_Source\PSoC5/SPIM_1.c ****         /* Buffer is EMPTY: disable TX FIFO NOT FULL interrupt */
 886:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_TX_STATUS_MASK_REG &= ((uint8) ~SPIM_1_STS_TX_FIFO_NOT_FULL);
 887:.\Generated_Source\PSoC5/SPIM_1.c **** 
 888:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_EnableTxInt();
 889:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 890:.\Generated_Source\PSoC5/SPIM_1.c **** }
 474              		.loc 1 890 0
 475 0018 BDE80840 		pop	{r3, lr}
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 25


 476              		.cfi_restore 14
 477              		.cfi_restore 3
 478              		.cfi_def_cfa_offset 0
 875:.\Generated_Source\PSoC5/SPIM_1.c **** 
 479              		.loc 1 875 0
 480 001c FFF7FEBF 		b	CyExitCriticalSection
 481              	.LVL17:
 482              	.L50:
 483              		.align	2
 484              	.L49:
 485 0020 9D640040 		.word	1073767581
 486              		.cfi_endproc
 487              	.LFE17:
 488              		.size	SPIM_1_ClearTxBuffer, .-SPIM_1_ClearTxBuffer
 489              		.section	.text.SPIM_1_PutArray,"ax",%progbits
 490              		.align	1
 491              		.global	SPIM_1_PutArray
 492              		.thumb
 493              		.thumb_func
 494              		.type	SPIM_1_PutArray, %function
 495              	SPIM_1_PutArray:
 496              	.LFB18:
 891:.\Generated_Source\PSoC5/SPIM_1.c **** 
 892:.\Generated_Source\PSoC5/SPIM_1.c **** 
 893:.\Generated_Source\PSoC5/SPIM_1.c **** #if(0u != SPIM_1_BIDIRECTIONAL_MODE)
 894:.\Generated_Source\PSoC5/SPIM_1.c ****     /*******************************************************************************
 895:.\Generated_Source\PSoC5/SPIM_1.c ****     * Function Name: SPIM_1_TxEnable
 896:.\Generated_Source\PSoC5/SPIM_1.c ****     ********************************************************************************
 897:.\Generated_Source\PSoC5/SPIM_1.c ****     *
 898:.\Generated_Source\PSoC5/SPIM_1.c ****     * Summary:
 899:.\Generated_Source\PSoC5/SPIM_1.c ****     *  If the SPI master is configured to use a single bi-directional pin then this
 900:.\Generated_Source\PSoC5/SPIM_1.c ****     *  will set the bi-directional pin to transmit.
 901:.\Generated_Source\PSoC5/SPIM_1.c ****     *
 902:.\Generated_Source\PSoC5/SPIM_1.c ****     * Parameters:
 903:.\Generated_Source\PSoC5/SPIM_1.c ****     *  None.
 904:.\Generated_Source\PSoC5/SPIM_1.c ****     *
 905:.\Generated_Source\PSoC5/SPIM_1.c ****     * Return:
 906:.\Generated_Source\PSoC5/SPIM_1.c ****     *  None.
 907:.\Generated_Source\PSoC5/SPIM_1.c ****     *
 908:.\Generated_Source\PSoC5/SPIM_1.c ****     *******************************************************************************/
 909:.\Generated_Source\PSoC5/SPIM_1.c ****     void SPIM_1_TxEnable(void) 
 910:.\Generated_Source\PSoC5/SPIM_1.c ****     {
 911:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_CONTROL_REG |= SPIM_1_CTRL_TX_SIGNAL_EN;
 912:.\Generated_Source\PSoC5/SPIM_1.c ****     }
 913:.\Generated_Source\PSoC5/SPIM_1.c **** 
 914:.\Generated_Source\PSoC5/SPIM_1.c **** 
 915:.\Generated_Source\PSoC5/SPIM_1.c ****     /*******************************************************************************
 916:.\Generated_Source\PSoC5/SPIM_1.c ****     * Function Name: SPIM_1_TxDisable
 917:.\Generated_Source\PSoC5/SPIM_1.c ****     ********************************************************************************
 918:.\Generated_Source\PSoC5/SPIM_1.c ****     *
 919:.\Generated_Source\PSoC5/SPIM_1.c ****     * Summary:
 920:.\Generated_Source\PSoC5/SPIM_1.c ****     *  If the SPI master is configured to use a single bi-directional pin then this
 921:.\Generated_Source\PSoC5/SPIM_1.c ****     *  will set the bi-directional pin to receive.
 922:.\Generated_Source\PSoC5/SPIM_1.c ****     *
 923:.\Generated_Source\PSoC5/SPIM_1.c ****     * Parameters:
 924:.\Generated_Source\PSoC5/SPIM_1.c ****     *  None.
 925:.\Generated_Source\PSoC5/SPIM_1.c ****     *
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 26


 926:.\Generated_Source\PSoC5/SPIM_1.c ****     * Return:
 927:.\Generated_Source\PSoC5/SPIM_1.c ****     *  None.
 928:.\Generated_Source\PSoC5/SPIM_1.c ****     *
 929:.\Generated_Source\PSoC5/SPIM_1.c ****     *******************************************************************************/
 930:.\Generated_Source\PSoC5/SPIM_1.c ****     void SPIM_1_TxDisable(void) 
 931:.\Generated_Source\PSoC5/SPIM_1.c ****     {
 932:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_CONTROL_REG &= ((uint8) ~SPIM_1_CTRL_TX_SIGNAL_EN);
 933:.\Generated_Source\PSoC5/SPIM_1.c ****     }
 934:.\Generated_Source\PSoC5/SPIM_1.c **** 
 935:.\Generated_Source\PSoC5/SPIM_1.c **** #endif /* (0u != SPIM_1_BIDIRECTIONAL_MODE) */
 936:.\Generated_Source\PSoC5/SPIM_1.c **** 
 937:.\Generated_Source\PSoC5/SPIM_1.c **** 
 938:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 939:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_PutArray
 940:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 941:.\Generated_Source\PSoC5/SPIM_1.c **** *
 942:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 943:.\Generated_Source\PSoC5/SPIM_1.c **** *  Write available data from ROM/RAM to the TX buffer while space is available
 944:.\Generated_Source\PSoC5/SPIM_1.c **** *  in the TX buffer. Keep trying until all data is passed to the TX buffer.
 945:.\Generated_Source\PSoC5/SPIM_1.c **** *
 946:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 947:.\Generated_Source\PSoC5/SPIM_1.c **** *  *buffer: Pointer to the location in RAM containing the data to send
 948:.\Generated_Source\PSoC5/SPIM_1.c **** *  byteCount: The number of bytes to move to the transmit buffer.
 949:.\Generated_Source\PSoC5/SPIM_1.c **** *
 950:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 951:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 952:.\Generated_Source\PSoC5/SPIM_1.c **** *
 953:.\Generated_Source\PSoC5/SPIM_1.c **** * Side Effects:
 954:.\Generated_Source\PSoC5/SPIM_1.c **** *  Will stay in this routine until all data has been sent.  May get locked in
 955:.\Generated_Source\PSoC5/SPIM_1.c **** *  this loop if data is not being initiated by the master if there is not
 956:.\Generated_Source\PSoC5/SPIM_1.c **** *  enough room in the TX FIFO.
 957:.\Generated_Source\PSoC5/SPIM_1.c **** *
 958:.\Generated_Source\PSoC5/SPIM_1.c **** * Reentrant:
 959:.\Generated_Source\PSoC5/SPIM_1.c **** *  No.
 960:.\Generated_Source\PSoC5/SPIM_1.c **** *
 961:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 962:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_PutArray(const uint8 buffer[], uint8 byteCount)
 963:.\Generated_Source\PSoC5/SPIM_1.c ****                                                                           
 964:.\Generated_Source\PSoC5/SPIM_1.c **** {
 497              		.loc 1 964 0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 0
 500              		@ frame_needed = 0, uses_anonymous_args = 0
 501              	.LVL18:
 502 0000 38B5     		push	{r3, r4, r5, lr}
 503              		.cfi_def_cfa_offset 16
 504              		.cfi_offset 3, -16
 505              		.cfi_offset 4, -12
 506              		.cfi_offset 5, -8
 507              		.cfi_offset 14, -4
 508              		.loc 1 964 0
 509 0002 0C46     		mov	r4, r1
 510 0004 451E     		subs	r5, r0, #1
 511              	.LVL19:
 512              	.L52:
 965:.\Generated_Source\PSoC5/SPIM_1.c ****     uint8 bufIndex;
 966:.\Generated_Source\PSoC5/SPIM_1.c **** 
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 27


 967:.\Generated_Source\PSoC5/SPIM_1.c ****     bufIndex = 0u;
 968:.\Generated_Source\PSoC5/SPIM_1.c **** 
 969:.\Generated_Source\PSoC5/SPIM_1.c ****     while(byteCount > 0u)
 513              		.loc 1 969 0
 514 0006 34B1     		cbz	r4, .L54
 970:.\Generated_Source\PSoC5/SPIM_1.c ****     {
 971:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_WriteTxData(buffer[bufIndex]);
 515              		.loc 1 971 0
 516 0008 15F8010F 		ldrb	r0, [r5, #1]!	@ zero_extendqisi2
 517              	.LVL20:
 972:.\Generated_Source\PSoC5/SPIM_1.c ****         bufIndex++;
 973:.\Generated_Source\PSoC5/SPIM_1.c ****         byteCount--;
 518              		.loc 1 973 0
 519 000c 013C     		subs	r4, r4, #1
 520              	.LVL21:
 971:.\Generated_Source\PSoC5/SPIM_1.c ****         bufIndex++;
 521              		.loc 1 971 0
 522 000e FFF7FEFF 		bl	SPIM_1_WriteTxData
 523              	.LVL22:
 524              		.loc 1 973 0
 525 0012 E4B2     		uxtb	r4, r4
 526              	.LVL23:
 527 0014 F7E7     		b	.L52
 528              	.L54:
 974:.\Generated_Source\PSoC5/SPIM_1.c ****     }
 975:.\Generated_Source\PSoC5/SPIM_1.c **** }
 529              		.loc 1 975 0
 530 0016 38BD     		pop	{r3, r4, r5, pc}
 531              		.cfi_endproc
 532              	.LFE18:
 533              		.size	SPIM_1_PutArray, .-SPIM_1_PutArray
 534              		.section	.text.SPIM_1_ClearFIFO,"ax",%progbits
 535              		.align	1
 536              		.global	SPIM_1_ClearFIFO
 537              		.thumb
 538              		.thumb_func
 539              		.type	SPIM_1_ClearFIFO, %function
 540              	SPIM_1_ClearFIFO:
 541              	.LFB19:
 976:.\Generated_Source\PSoC5/SPIM_1.c **** 
 977:.\Generated_Source\PSoC5/SPIM_1.c **** 
 978:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
 979:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_ClearFIFO
 980:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
 981:.\Generated_Source\PSoC5/SPIM_1.c **** *
 982:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
 983:.\Generated_Source\PSoC5/SPIM_1.c **** *  Clear the RX and TX FIFO's of all data for a fresh start.
 984:.\Generated_Source\PSoC5/SPIM_1.c **** *
 985:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
 986:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 987:.\Generated_Source\PSoC5/SPIM_1.c **** *
 988:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
 989:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
 990:.\Generated_Source\PSoC5/SPIM_1.c **** *
 991:.\Generated_Source\PSoC5/SPIM_1.c **** * Side Effects:
 992:.\Generated_Source\PSoC5/SPIM_1.c **** *  Clear status register of the component.
 993:.\Generated_Source\PSoC5/SPIM_1.c **** *
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 28


 994:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
 995:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_ClearFIFO(void) 
 996:.\Generated_Source\PSoC5/SPIM_1.c **** {
 542              		.loc 1 996 0
 543              		.cfi_startproc
 544              		@ args = 0, pretend = 0, frame = 0
 545              		@ frame_needed = 0, uses_anonymous_args = 0
 546 0000 08B5     		push	{r3, lr}
 547              		.cfi_def_cfa_offset 8
 548              		.cfi_offset 3, -8
 549              		.cfi_offset 14, -4
 550              	.L56:
 997:.\Generated_Source\PSoC5/SPIM_1.c ****     uint8 enableInterrupts;
 998:.\Generated_Source\PSoC5/SPIM_1.c **** 
 999:.\Generated_Source\PSoC5/SPIM_1.c ****     /* Clear Hardware RX FIFO */
1000:.\Generated_Source\PSoC5/SPIM_1.c ****     while(0u !=(SPIM_1_RX_STATUS_REG & SPIM_1_STS_RX_FIFO_NOT_EMPTY))
 551              		.loc 1 1000 0
 552 0002 0B4B     		ldr	r3, .L59
 553 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 554 0006 9B06     		lsls	r3, r3, #26
 555 0008 02D5     		bpl	.L58
1001:.\Generated_Source\PSoC5/SPIM_1.c ****     {
1002:.\Generated_Source\PSoC5/SPIM_1.c ****         (void) CY_GET_REG8(SPIM_1_RXDATA_PTR);
 556              		.loc 1 1002 0
 557 000a 0A4B     		ldr	r3, .L59+4
 558 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 559 000e F8E7     		b	.L56
 560              	.L58:
1003:.\Generated_Source\PSoC5/SPIM_1.c ****     }
1004:.\Generated_Source\PSoC5/SPIM_1.c **** 
1005:.\Generated_Source\PSoC5/SPIM_1.c ****     enableInterrupts = CyEnterCriticalSection();
 561              		.loc 1 1005 0
 562 0010 FFF7FEFF 		bl	CyEnterCriticalSection
 563              	.LVL24:
1006:.\Generated_Source\PSoC5/SPIM_1.c ****     /* Clear TX FIFO */
1007:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_AUX_CONTROL_DP0_REG |= ((uint8)  SPIM_1_TX_FIFO_CLR);
 564              		.loc 1 1007 0
 565 0014 084B     		ldr	r3, .L59+8
 566 0016 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 567 0018 42F00102 		orr	r2, r2, #1
 568 001c 1A70     		strb	r2, [r3]
1008:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_AUX_CONTROL_DP0_REG &= ((uint8) ~SPIM_1_TX_FIFO_CLR);
 569              		.loc 1 1008 0
 570 001e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 571 0020 02F0FE02 		and	r2, r2, #254
 572 0024 1A70     		strb	r2, [r3]
1009:.\Generated_Source\PSoC5/SPIM_1.c **** 
1010:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(SPIM_1_USE_SECOND_DATAPATH)
1011:.\Generated_Source\PSoC5/SPIM_1.c ****         /* Clear TX FIFO for 2nd Datapath */
1012:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_AUX_CONTROL_DP1_REG |= ((uint8)  SPIM_1_TX_FIFO_CLR);
1013:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_AUX_CONTROL_DP1_REG &= ((uint8) ~SPIM_1_TX_FIFO_CLR);
1014:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (SPIM_1_USE_SECOND_DATAPATH) */
1015:.\Generated_Source\PSoC5/SPIM_1.c ****     CyExitCriticalSection(enableInterrupts);
1016:.\Generated_Source\PSoC5/SPIM_1.c **** }
 573              		.loc 1 1016 0
 574 0026 BDE80840 		pop	{r3, lr}
 575              		.cfi_restore 14
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 29


 576              		.cfi_restore 3
 577              		.cfi_def_cfa_offset 0
1015:.\Generated_Source\PSoC5/SPIM_1.c **** }
 578              		.loc 1 1015 0
 579 002a FFF7FEBF 		b	CyExitCriticalSection
 580              	.LVL25:
 581              	.L60:
 582 002e 00BF     		.align	2
 583              	.L59:
 584 0030 6E640040 		.word	1073767534
 585 0034 5D640040 		.word	1073767517
 586 0038 9D640040 		.word	1073767581
 587              		.cfi_endproc
 588              	.LFE19:
 589              		.size	SPIM_1_ClearFIFO, .-SPIM_1_ClearFIFO
 590              		.section	.text.SPIM_1_Init,"ax",%progbits
 591              		.align	1
 592              		.global	SPIM_1_Init
 593              		.thumb
 594              		.thumb_func
 595              		.type	SPIM_1_Init, %function
 596              	SPIM_1_Init:
 597              	.LFB0:
  64:.\Generated_Source\PSoC5/SPIM_1.c ****     /* Initialize the Bit counter */
 598              		.loc 1 64 0
 599              		.cfi_startproc
 600              		@ args = 0, pretend = 0, frame = 0
 601              		@ frame_needed = 0, uses_anonymous_args = 0
 602 0000 08B5     		push	{r3, lr}
 603              		.cfi_def_cfa_offset 8
 604              		.cfi_offset 3, -8
 605              		.cfi_offset 14, -4
  66:.\Generated_Source\PSoC5/SPIM_1.c **** 
 606              		.loc 1 66 0
 607 0002 074B     		ldr	r3, .L62
 608 0004 0F22     		movs	r2, #15
 609 0006 1A70     		strb	r2, [r3]
  83:.\Generated_Source\PSoC5/SPIM_1.c **** 
 610              		.loc 1 83 0
 611 0008 FFF7FEFF 		bl	SPIM_1_ClearFIFO
 612              	.LVL26:
 613              	.LBB22:
 614              	.LBB23:
 401:.\Generated_Source\PSoC5/SPIM_1.c **** 
 615              		.loc 1 401 0
 616 000c 054B     		ldr	r3, .L62+4
 617              	.LBE23:
 618              	.LBE22:
 101:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_RX_STATUS_MASK_REG = SPIM_1_RX_INIT_INTERRUPTS_MASK;
 619              		.loc 1 101 0
 620 000e 064A     		ldr	r2, .L62+8
 621              	.LBB25:
 622              	.LBB24:
 401:.\Generated_Source\PSoC5/SPIM_1.c **** 
 623              		.loc 1 401 0
 624 0010 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 625              	.LVL27:
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 30


 626              	.LBE24:
 627              	.LBE25:
 628              	.LBB26:
 629              	.LBB27:
 452:.\Generated_Source\PSoC5/SPIM_1.c **** 
 630              		.loc 1 452 0
 631 0012 064B     		ldr	r3, .L62+12
 632 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 633              	.LVL28:
 634              	.LBE27:
 635              	.LBE26:
 101:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_RX_STATUS_MASK_REG = SPIM_1_RX_INIT_INTERRUPTS_MASK;
 636              		.loc 1 101 0
 637 0016 0023     		movs	r3, #0
 638 0018 1370     		strb	r3, [r2]
 102:.\Generated_Source\PSoC5/SPIM_1.c **** }
 639              		.loc 1 102 0
 640 001a 5370     		strb	r3, [r2, #1]
 641 001c 08BD     		pop	{r3, pc}
 642              	.L63:
 643 001e 00BF     		.align	2
 644              	.L62:
 645 0020 8B640040 		.word	1073767563
 646 0024 6D640040 		.word	1073767533
 647 0028 8D640040 		.word	1073767565
 648 002c 6E640040 		.word	1073767534
 649              		.cfi_endproc
 650              	.LFE0:
 651              		.size	SPIM_1_Init, .-SPIM_1_Init
 652              		.section	.text.SPIM_1_Start,"ax",%progbits
 653              		.align	1
 654              		.global	SPIM_1_Start
 655              		.thumb
 656              		.thumb_func
 657              		.type	SPIM_1_Start, %function
 658              	SPIM_1_Start:
 659              	.LFB2:
 164:.\Generated_Source\PSoC5/SPIM_1.c ****     if(0u == SPIM_1_initVar)
 660              		.loc 1 164 0
 661              		.cfi_startproc
 662              		@ args = 0, pretend = 0, frame = 0
 663              		@ frame_needed = 0, uses_anonymous_args = 0
 664 0000 10B5     		push	{r4, lr}
 665              		.cfi_def_cfa_offset 8
 666              		.cfi_offset 4, -8
 667              		.cfi_offset 14, -4
 165:.\Generated_Source\PSoC5/SPIM_1.c ****     {
 668              		.loc 1 165 0
 669 0002 054C     		ldr	r4, .L66
 670 0004 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 671 0006 1BB9     		cbnz	r3, .L65
 167:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_initVar = 1u;
 672              		.loc 1 167 0
 673 0008 FFF7FEFF 		bl	SPIM_1_Init
 674              	.LVL29:
 168:.\Generated_Source\PSoC5/SPIM_1.c ****     }
 675              		.loc 1 168 0
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 31


 676 000c 0123     		movs	r3, #1
 677 000e 2370     		strb	r3, [r4]
 678              	.L65:
 172:.\Generated_Source\PSoC5/SPIM_1.c **** 
 679              		.loc 1 172 0
 680 0010 BDE81040 		pop	{r4, lr}
 681              		.cfi_restore 14
 682              		.cfi_restore 4
 683              		.cfi_def_cfa_offset 0
 171:.\Generated_Source\PSoC5/SPIM_1.c **** }
 684              		.loc 1 171 0
 685 0014 FFF7FEBF 		b	SPIM_1_Enable
 686              	.LVL30:
 687              	.L67:
 688              		.align	2
 689              	.L66:
 690 0018 00000000 		.word	.LANCHOR0
 691              		.cfi_endproc
 692              	.LFE2:
 693              		.size	SPIM_1_Start, .-SPIM_1_Start
 694              		.section	.text.SPIM_1_EnableInt,"ax",%progbits
 695              		.align	1
 696              		.global	SPIM_1_EnableInt
 697              		.thumb
 698              		.thumb_func
 699              		.type	SPIM_1_EnableInt, %function
 700              	SPIM_1_EnableInt:
 701              	.LFB20:
1017:.\Generated_Source\PSoC5/SPIM_1.c **** 
1018:.\Generated_Source\PSoC5/SPIM_1.c **** 
1019:.\Generated_Source\PSoC5/SPIM_1.c **** /* Following functions are for version Compatibility, they are obsolete.
1020:.\Generated_Source\PSoC5/SPIM_1.c **** *  Please do not use it in new projects.
1021:.\Generated_Source\PSoC5/SPIM_1.c **** */
1022:.\Generated_Source\PSoC5/SPIM_1.c **** 
1023:.\Generated_Source\PSoC5/SPIM_1.c **** 
1024:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
1025:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_EnableInt
1026:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
1027:.\Generated_Source\PSoC5/SPIM_1.c **** *
1028:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
1029:.\Generated_Source\PSoC5/SPIM_1.c **** *  Enable internal interrupt generation.
1030:.\Generated_Source\PSoC5/SPIM_1.c **** *
1031:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
1032:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
1033:.\Generated_Source\PSoC5/SPIM_1.c **** *
1034:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
1035:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
1036:.\Generated_Source\PSoC5/SPIM_1.c **** *
1037:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
1038:.\Generated_Source\PSoC5/SPIM_1.c **** *  Enable the internal interrupt output -or- the interrupt component itself.
1039:.\Generated_Source\PSoC5/SPIM_1.c **** *
1040:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
1041:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_EnableInt(void) 
1042:.\Generated_Source\PSoC5/SPIM_1.c **** {
 702              		.loc 1 1042 0
 703              		.cfi_startproc
 704              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 32


 705              		@ frame_needed = 0, uses_anonymous_args = 0
 706              		@ link register save eliminated.
 707 0000 7047     		bx	lr
 708              		.cfi_endproc
 709              	.LFE20:
 710              		.size	SPIM_1_EnableInt, .-SPIM_1_EnableInt
 711              		.section	.text.SPIM_1_DisableInt,"ax",%progbits
 712              		.align	1
 713              		.global	SPIM_1_DisableInt
 714              		.thumb
 715              		.thumb_func
 716              		.type	SPIM_1_DisableInt, %function
 717              	SPIM_1_DisableInt:
 718              	.LFB21:
1043:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_EnableRxInt();
1044:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_EnableTxInt();
1045:.\Generated_Source\PSoC5/SPIM_1.c **** }
1046:.\Generated_Source\PSoC5/SPIM_1.c **** 
1047:.\Generated_Source\PSoC5/SPIM_1.c **** 
1048:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
1049:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_DisableInt
1050:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
1051:.\Generated_Source\PSoC5/SPIM_1.c **** *
1052:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
1053:.\Generated_Source\PSoC5/SPIM_1.c **** *  Disable internal interrupt generation.
1054:.\Generated_Source\PSoC5/SPIM_1.c **** *
1055:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
1056:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
1057:.\Generated_Source\PSoC5/SPIM_1.c **** *
1058:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
1059:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
1060:.\Generated_Source\PSoC5/SPIM_1.c **** *
1061:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
1062:.\Generated_Source\PSoC5/SPIM_1.c **** *  Disable the internal interrupt output -or- the interrupt component itself.
1063:.\Generated_Source\PSoC5/SPIM_1.c **** *
1064:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
1065:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_DisableInt(void) 
1066:.\Generated_Source\PSoC5/SPIM_1.c **** {
 719              		.loc 1 1066 0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 0
 722              		@ frame_needed = 0, uses_anonymous_args = 0
 723              		@ link register save eliminated.
 724 0000 7047     		bx	lr
 725              		.cfi_endproc
 726              	.LFE21:
 727              		.size	SPIM_1_DisableInt, .-SPIM_1_DisableInt
 728              		.section	.text.SPIM_1_SetInterruptMode,"ax",%progbits
 729              		.align	1
 730              		.global	SPIM_1_SetInterruptMode
 731              		.thumb
 732              		.thumb_func
 733              		.type	SPIM_1_SetInterruptMode, %function
 734              	SPIM_1_SetInterruptMode:
 735              	.LFB22:
1067:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_DisableTxInt();
1068:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_DisableRxInt();
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 33


1069:.\Generated_Source\PSoC5/SPIM_1.c **** }
1070:.\Generated_Source\PSoC5/SPIM_1.c **** 
1071:.\Generated_Source\PSoC5/SPIM_1.c **** 
1072:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
1073:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_SetInterruptMode
1074:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
1075:.\Generated_Source\PSoC5/SPIM_1.c **** *
1076:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
1077:.\Generated_Source\PSoC5/SPIM_1.c **** *  Configure which status bits trigger an interrupt event.
1078:.\Generated_Source\PSoC5/SPIM_1.c **** *
1079:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
1080:.\Generated_Source\PSoC5/SPIM_1.c **** *  intSrc: An or'd combination of the desired status bit masks (defined in the
1081:.\Generated_Source\PSoC5/SPIM_1.c **** *  header file).
1082:.\Generated_Source\PSoC5/SPIM_1.c **** *
1083:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
1084:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
1085:.\Generated_Source\PSoC5/SPIM_1.c **** *
1086:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
1087:.\Generated_Source\PSoC5/SPIM_1.c **** *  Enables the output of specific status bits to the interrupt controller.
1088:.\Generated_Source\PSoC5/SPIM_1.c **** *
1089:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
1090:.\Generated_Source\PSoC5/SPIM_1.c **** void SPIM_1_SetInterruptMode(uint8 intSrc) 
1091:.\Generated_Source\PSoC5/SPIM_1.c **** {
 736              		.loc 1 1091 0
 737              		.cfi_startproc
 738              		@ args = 0, pretend = 0, frame = 0
 739              		@ frame_needed = 0, uses_anonymous_args = 0
 740              		@ link register save eliminated.
 741              	.LVL31:
1092:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_TX_STATUS_MASK_REG  = (intSrc & ((uint8) ~SPIM_1_STS_SPI_IDLE));
 742              		.loc 1 1092 0
 743 0000 024B     		ldr	r3, .L71
 744 0002 00F0EF02 		and	r2, r0, #239
 745 0006 1A70     		strb	r2, [r3]
1093:.\Generated_Source\PSoC5/SPIM_1.c ****     SPIM_1_RX_STATUS_MASK_REG  =  intSrc;
 746              		.loc 1 1093 0
 747 0008 5870     		strb	r0, [r3, #1]
 748 000a 7047     		bx	lr
 749              	.L72:
 750              		.align	2
 751              	.L71:
 752 000c 8D640040 		.word	1073767565
 753              		.cfi_endproc
 754              	.LFE22:
 755              		.size	SPIM_1_SetInterruptMode, .-SPIM_1_SetInterruptMode
 756              		.section	.text.SPIM_1_ReadStatus,"ax",%progbits
 757              		.align	1
 758              		.global	SPIM_1_ReadStatus
 759              		.thumb
 760              		.thumb_func
 761              		.type	SPIM_1_ReadStatus, %function
 762              	SPIM_1_ReadStatus:
 763              	.LFB23:
1094:.\Generated_Source\PSoC5/SPIM_1.c **** }
1095:.\Generated_Source\PSoC5/SPIM_1.c **** 
1096:.\Generated_Source\PSoC5/SPIM_1.c **** 
1097:.\Generated_Source\PSoC5/SPIM_1.c **** /*******************************************************************************
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 34


1098:.\Generated_Source\PSoC5/SPIM_1.c **** * Function Name: SPIM_1_ReadStatus
1099:.\Generated_Source\PSoC5/SPIM_1.c **** ********************************************************************************
1100:.\Generated_Source\PSoC5/SPIM_1.c **** *
1101:.\Generated_Source\PSoC5/SPIM_1.c **** * Summary:
1102:.\Generated_Source\PSoC5/SPIM_1.c **** *  Read the status register for the component.
1103:.\Generated_Source\PSoC5/SPIM_1.c **** *
1104:.\Generated_Source\PSoC5/SPIM_1.c **** * Parameters:
1105:.\Generated_Source\PSoC5/SPIM_1.c **** *  None.
1106:.\Generated_Source\PSoC5/SPIM_1.c **** *
1107:.\Generated_Source\PSoC5/SPIM_1.c **** * Return:
1108:.\Generated_Source\PSoC5/SPIM_1.c **** *  Contents of the status register.
1109:.\Generated_Source\PSoC5/SPIM_1.c **** *
1110:.\Generated_Source\PSoC5/SPIM_1.c **** * Global variables:
1111:.\Generated_Source\PSoC5/SPIM_1.c **** *  SPIM_1_swStatus - used to store in software status register,
1112:.\Generated_Source\PSoC5/SPIM_1.c **** *  modified every function call - resets to zero.
1113:.\Generated_Source\PSoC5/SPIM_1.c **** *
1114:.\Generated_Source\PSoC5/SPIM_1.c **** * Theory:
1115:.\Generated_Source\PSoC5/SPIM_1.c **** *  Allows the user and the API to read the status register for error detection
1116:.\Generated_Source\PSoC5/SPIM_1.c **** *  and flow control.
1117:.\Generated_Source\PSoC5/SPIM_1.c **** *
1118:.\Generated_Source\PSoC5/SPIM_1.c **** * Side Effects:
1119:.\Generated_Source\PSoC5/SPIM_1.c **** *  Clear status register of the component.
1120:.\Generated_Source\PSoC5/SPIM_1.c **** *
1121:.\Generated_Source\PSoC5/SPIM_1.c **** * Reentrant:
1122:.\Generated_Source\PSoC5/SPIM_1.c **** *  No.
1123:.\Generated_Source\PSoC5/SPIM_1.c **** *
1124:.\Generated_Source\PSoC5/SPIM_1.c **** *******************************************************************************/
1125:.\Generated_Source\PSoC5/SPIM_1.c **** uint8 SPIM_1_ReadStatus(void) 
1126:.\Generated_Source\PSoC5/SPIM_1.c **** {
 764              		.loc 1 1126 0
 765              		.cfi_startproc
 766              		@ args = 0, pretend = 0, frame = 0
 767              		@ frame_needed = 0, uses_anonymous_args = 0
 768              		@ link register save eliminated.
1127:.\Generated_Source\PSoC5/SPIM_1.c ****     uint8 tmpStatus;
1128:.\Generated_Source\PSoC5/SPIM_1.c **** 
1129:.\Generated_Source\PSoC5/SPIM_1.c ****     #if(SPIM_1_TX_SOFTWARE_BUF_ENABLED || SPIM_1_RX_SOFTWARE_BUF_ENABLED)
1130:.\Generated_Source\PSoC5/SPIM_1.c **** 
1131:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_DisableInt();
1132:.\Generated_Source\PSoC5/SPIM_1.c **** 
1133:.\Generated_Source\PSoC5/SPIM_1.c ****         tmpStatus  = SPIM_1_GET_STATUS_RX(SPIM_1_swStatusRx);
1134:.\Generated_Source\PSoC5/SPIM_1.c ****         tmpStatus |= SPIM_1_GET_STATUS_TX(SPIM_1_swStatusTx);
1135:.\Generated_Source\PSoC5/SPIM_1.c ****         tmpStatus &= ((uint8) ~SPIM_1_STS_SPI_IDLE);
1136:.\Generated_Source\PSoC5/SPIM_1.c **** 
1137:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_swStatusTx = 0u;
1138:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_swStatusRx = 0u;
1139:.\Generated_Source\PSoC5/SPIM_1.c **** 
1140:.\Generated_Source\PSoC5/SPIM_1.c ****         SPIM_1_EnableInt();
1141:.\Generated_Source\PSoC5/SPIM_1.c **** 
1142:.\Generated_Source\PSoC5/SPIM_1.c ****     #else
1143:.\Generated_Source\PSoC5/SPIM_1.c **** 
1144:.\Generated_Source\PSoC5/SPIM_1.c ****         tmpStatus  = SPIM_1_RX_STATUS_REG;
1145:.\Generated_Source\PSoC5/SPIM_1.c ****         tmpStatus |= SPIM_1_TX_STATUS_REG;
 769              		.loc 1 1145 0
 770 0000 034A     		ldr	r2, .L74
1144:.\Generated_Source\PSoC5/SPIM_1.c ****         tmpStatus |= SPIM_1_TX_STATUS_REG;
 771              		.loc 1 1144 0
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 35


 772 0002 044B     		ldr	r3, .L74+4
 773 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 774              	.LVL32:
 775              		.loc 1 1145 0
 776 0006 1078     		ldrb	r0, [r2]	@ zero_extendqisi2
 777 0008 1843     		orrs	r0, r0, r3
 778              	.LVL33:
1146:.\Generated_Source\PSoC5/SPIM_1.c ****         tmpStatus &= ((uint8) ~SPIM_1_STS_SPI_IDLE);
1147:.\Generated_Source\PSoC5/SPIM_1.c **** 
1148:.\Generated_Source\PSoC5/SPIM_1.c ****     #endif /* (SPIM_1_TX_SOFTWARE_BUF_ENABLED || SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
1149:.\Generated_Source\PSoC5/SPIM_1.c **** 
1150:.\Generated_Source\PSoC5/SPIM_1.c ****     return(tmpStatus);
1151:.\Generated_Source\PSoC5/SPIM_1.c **** }
 779              		.loc 1 1151 0
 780 000a 00F0EF00 		and	r0, r0, #239
 781              	.LVL34:
 782 000e 7047     		bx	lr
 783              	.L75:
 784              		.align	2
 785              	.L74:
 786 0010 6D640040 		.word	1073767533
 787 0014 6E640040 		.word	1073767534
 788              		.cfi_endproc
 789              	.LFE23:
 790              		.size	SPIM_1_ReadStatus, .-SPIM_1_ReadStatus
 791              		.comm	SPIM_1_swStatusRx,1,1
 792              		.comm	SPIM_1_swStatusTx,1,1
 793              		.global	SPIM_1_initVar
 794              		.bss
 795              		.set	.LANCHOR0,. + 0
 796              		.type	SPIM_1_initVar, %object
 797              		.size	SPIM_1_initVar, 1
 798              	SPIM_1_initVar:
 799 0000 00       		.space	1
 800              		.text
 801              	.Letext0:
 802              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 803              		.file 3 ".\\Generated_Source\\PSoC5\\SPIM_1_IntClock.h"
 804              		.file 4 ".\\Generated_Source\\PSoC5\\CyLib.h"
 805              		.section	.debug_info,"",%progbits
 806              	.Ldebug_info0:
 807 0000 18050000 		.4byte	0x518
 808 0004 0400     		.2byte	0x4
 809 0006 00000000 		.4byte	.Ldebug_abbrev0
 810 000a 04       		.byte	0x4
 811 000b 01       		.uleb128 0x1
 812 000c 77010000 		.4byte	.LASF53
 813 0010 01       		.byte	0x1
 814 0011 00000000 		.4byte	.LASF54
 815 0015 BC020000 		.4byte	.LASF55
 816 0019 18000000 		.4byte	.Ldebug_ranges0+0x18
 817 001d 00000000 		.4byte	0
 818 0021 00000000 		.4byte	.Ldebug_line0
 819 0025 02       		.uleb128 0x2
 820 0026 01       		.byte	0x1
 821 0027 06       		.byte	0x6
 822 0028 23040000 		.4byte	.LASF0
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 36


 823 002c 02       		.uleb128 0x2
 824 002d 01       		.byte	0x1
 825 002e 08       		.byte	0x8
 826 002f 32020000 		.4byte	.LASF1
 827 0033 02       		.uleb128 0x2
 828 0034 02       		.byte	0x2
 829 0035 05       		.byte	0x5
 830 0036 C6030000 		.4byte	.LASF2
 831 003a 02       		.uleb128 0x2
 832 003b 02       		.byte	0x2
 833 003c 07       		.byte	0x7
 834 003d 83000000 		.4byte	.LASF3
 835 0041 02       		.uleb128 0x2
 836 0042 04       		.byte	0x4
 837 0043 05       		.byte	0x5
 838 0044 FE030000 		.4byte	.LASF4
 839 0048 02       		.uleb128 0x2
 840 0049 04       		.byte	0x4
 841 004a 07       		.byte	0x7
 842 004b 49010000 		.4byte	.LASF5
 843 004f 02       		.uleb128 0x2
 844 0050 08       		.byte	0x8
 845 0051 05       		.byte	0x5
 846 0052 8F030000 		.4byte	.LASF6
 847 0056 02       		.uleb128 0x2
 848 0057 08       		.byte	0x8
 849 0058 07       		.byte	0x7
 850 0059 18010000 		.4byte	.LASF7
 851 005d 03       		.uleb128 0x3
 852 005e 04       		.byte	0x4
 853 005f 05       		.byte	0x5
 854 0060 696E7400 		.ascii	"int\000"
 855 0064 02       		.uleb128 0x2
 856 0065 04       		.byte	0x4
 857 0066 07       		.byte	0x7
 858 0067 96000000 		.4byte	.LASF8
 859 006b 04       		.uleb128 0x4
 860 006c 71010000 		.4byte	.LASF12
 861 0070 02       		.byte	0x2
 862 0071 9201     		.2byte	0x192
 863 0073 2C000000 		.4byte	0x2c
 864 0077 02       		.uleb128 0x2
 865 0078 04       		.byte	0x4
 866 0079 04       		.byte	0x4
 867 007a 9D030000 		.4byte	.LASF9
 868 007e 02       		.uleb128 0x2
 869 007f 08       		.byte	0x8
 870 0080 04       		.byte	0x4
 871 0081 52020000 		.4byte	.LASF10
 872 0085 02       		.uleb128 0x2
 873 0086 01       		.byte	0x1
 874 0087 08       		.byte	0x8
 875 0088 A3030000 		.4byte	.LASF11
 876 008c 04       		.uleb128 0x4
 877 008d 81030000 		.4byte	.LASF13
 878 0091 02       		.byte	0x2
 879 0092 3C02     		.2byte	0x23c
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 37


 880 0094 98000000 		.4byte	0x98
 881 0098 05       		.uleb128 0x5
 882 0099 6B000000 		.4byte	0x6b
 883 009d 02       		.uleb128 0x2
 884 009e 04       		.byte	0x4
 885 009f 07       		.byte	0x7
 886 00a0 86030000 		.4byte	.LASF14
 887 00a4 06       		.uleb128 0x6
 888 00a5 5B000000 		.4byte	.LASF15
 889 00a9 01       		.byte	0x1
 890 00aa E3       		.byte	0xe3
 891 00ab 01       		.byte	0x1
 892 00ac 06       		.uleb128 0x6
 893 00ad 3F030000 		.4byte	.LASF16
 894 00b1 01       		.byte	0x1
 895 00b2 FC       		.byte	0xfc
 896 00b3 01       		.byte	0x1
 897 00b4 07       		.uleb128 0x7
 898 00b5 5B030000 		.4byte	.LASF17
 899 00b9 01       		.byte	0x1
 900 00ba 1501     		.2byte	0x115
 901 00bc 01       		.byte	0x1
 902 00bd 07       		.uleb128 0x7
 903 00be 42040000 		.4byte	.LASF18
 904 00c2 01       		.byte	0x1
 905 00c3 2E01     		.2byte	0x12e
 906 00c5 01       		.byte	0x1
 907 00c6 08       		.uleb128 0x8
 908 00c7 DB000000 		.4byte	.LASF19
 909 00cb 01       		.byte	0x1
 910 00cc 8201     		.2byte	0x182
 911 00ce 6B000000 		.4byte	0x6b
 912 00d2 01       		.byte	0x1
 913 00d3 E4000000 		.4byte	0xe4
 914 00d7 09       		.uleb128 0x9
 915 00d8 07040000 		.4byte	.LASF21
 916 00dc 01       		.byte	0x1
 917 00dd 8401     		.2byte	0x184
 918 00df 6B000000 		.4byte	0x6b
 919 00e3 00       		.byte	0
 920 00e4 08       		.uleb128 0x8
 921 00e5 0B030000 		.4byte	.LASF20
 922 00e9 01       		.byte	0x1
 923 00ea B501     		.2byte	0x1b5
 924 00ec 6B000000 		.4byte	0x6b
 925 00f0 01       		.byte	0x1
 926 00f1 02010000 		.4byte	0x102
 927 00f5 09       		.uleb128 0x9
 928 00f6 07040000 		.4byte	.LASF21
 929 00fa 01       		.byte	0x1
 930 00fb B701     		.2byte	0x1b7
 931 00fd 6B000000 		.4byte	0x6b
 932 0101 00       		.byte	0
 933 0102 0A       		.uleb128 0xa
 934 0103 4D000000 		.4byte	.LASF22
 935 0107 01       		.byte	0x1
 936 0108 78       		.byte	0x78
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 38


 937 0109 00000000 		.4byte	.LFB1
 938 010d 30000000 		.4byte	.LFE1-.LFB1
 939 0111 01       		.uleb128 0x1
 940 0112 9C       		.byte	0x9c
 941 0113 42010000 		.4byte	0x142
 942 0117 0B       		.uleb128 0xb
 943 0118 21020000 		.4byte	.LASF24
 944 011c 01       		.byte	0x1
 945 011d 7A       		.byte	0x7a
 946 011e 6B000000 		.4byte	0x6b
 947 0122 00000000 		.4byte	.LLST0
 948 0126 0C       		.uleb128 0xc
 949 0127 06000000 		.4byte	.LVL0
 950 012b F1040000 		.4byte	0x4f1
 951 012f 0C       		.uleb128 0xc
 952 0130 24000000 		.4byte	.LVL1
 953 0134 FC040000 		.4byte	0x4fc
 954 0138 0D       		.uleb128 0xd
 955 0139 2C000000 		.4byte	.LVL2
 956 013d 0D050000 		.4byte	0x50d
 957 0141 00       		.byte	0
 958 0142 0A       		.uleb128 0xa
 959 0143 A8030000 		.4byte	.LASF23
 960 0147 01       		.byte	0x1
 961 0148 C0       		.byte	0xc0
 962 0149 00000000 		.4byte	.LFB3
 963 014d 28000000 		.4byte	.LFE3-.LFB3
 964 0151 01       		.uleb128 0x1
 965 0152 9C       		.byte	0x9c
 966 0153 82010000 		.4byte	0x182
 967 0157 0B       		.uleb128 0xb
 968 0158 21020000 		.4byte	.LASF24
 969 015c 01       		.byte	0x1
 970 015d C2       		.byte	0xc2
 971 015e 6B000000 		.4byte	0x6b
 972 0162 13000000 		.4byte	.LLST1
 973 0166 0C       		.uleb128 0xc
 974 0167 06000000 		.4byte	.LVL3
 975 016b F1040000 		.4byte	0x4f1
 976 016f 0C       		.uleb128 0xc
 977 0170 1C000000 		.4byte	.LVL4
 978 0174 FC040000 		.4byte	0x4fc
 979 0178 0D       		.uleb128 0xd
 980 0179 24000000 		.4byte	.LVL5
 981 017d 14050000 		.4byte	0x514
 982 0181 00       		.byte	0
 983 0182 0E       		.uleb128 0xe
 984 0183 A4000000 		.4byte	0xa4
 985 0187 00000000 		.4byte	.LFB4
 986 018b 02000000 		.4byte	.LFE4-.LFB4
 987 018f 01       		.uleb128 0x1
 988 0190 9C       		.byte	0x9c
 989 0191 0E       		.uleb128 0xe
 990 0192 AC000000 		.4byte	0xac
 991 0196 00000000 		.4byte	.LFB5
 992 019a 02000000 		.4byte	.LFE5-.LFB5
 993 019e 01       		.uleb128 0x1
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 39


 994 019f 9C       		.byte	0x9c
 995 01a0 0E       		.uleb128 0xe
 996 01a1 B4000000 		.4byte	0xb4
 997 01a5 00000000 		.4byte	.LFB6
 998 01a9 02000000 		.4byte	.LFE6-.LFB6
 999 01ad 01       		.uleb128 0x1
 1000 01ae 9C       		.byte	0x9c
 1001 01af 0E       		.uleb128 0xe
 1002 01b0 BD000000 		.4byte	0xbd
 1003 01b4 00000000 		.4byte	.LFB7
 1004 01b8 02000000 		.4byte	.LFE7-.LFB7
 1005 01bc 01       		.uleb128 0x1
 1006 01bd 9C       		.byte	0x9c
 1007 01be 0F       		.uleb128 0xf
 1008 01bf C1000000 		.4byte	.LASF25
 1009 01c3 01       		.byte	0x1
 1010 01c4 4801     		.2byte	0x148
 1011 01c6 00000000 		.4byte	.LFB8
 1012 01ca 0C000000 		.4byte	.LFE8-.LFB8
 1013 01ce 01       		.uleb128 0x1
 1014 01cf 9C       		.byte	0x9c
 1015 01d0 E3010000 		.4byte	0x1e3
 1016 01d4 10       		.uleb128 0x10
 1017 01d5 59020000 		.4byte	.LASF27
 1018 01d9 01       		.byte	0x1
 1019 01da 4801     		.2byte	0x148
 1020 01dc 6B000000 		.4byte	0x6b
 1021 01e0 01       		.uleb128 0x1
 1022 01e1 50       		.byte	0x50
 1023 01e2 00       		.byte	0
 1024 01e3 0F       		.uleb128 0xf
 1025 01e4 EF000000 		.4byte	.LASF26
 1026 01e8 01       		.byte	0x1
 1027 01e9 6001     		.2byte	0x160
 1028 01eb 00000000 		.4byte	.LFB9
 1029 01ef 0C000000 		.4byte	.LFE9-.LFB9
 1030 01f3 01       		.uleb128 0x1
 1031 01f4 9C       		.byte	0x9c
 1032 01f5 08020000 		.4byte	0x208
 1033 01f9 10       		.uleb128 0x10
 1034 01fa 59020000 		.4byte	.LASF27
 1035 01fe 01       		.byte	0x1
 1036 01ff 6001     		.2byte	0x160
 1037 0201 6B000000 		.4byte	0x6b
 1038 0205 01       		.uleb128 0x1
 1039 0206 50       		.byte	0x50
 1040 0207 00       		.byte	0
 1041 0208 11       		.uleb128 0x11
 1042 0209 C6000000 		.4byte	0xc6
 1043 020d 00000000 		.4byte	.LFB10
 1044 0211 0C000000 		.4byte	.LFE10-.LFB10
 1045 0215 01       		.uleb128 0x1
 1046 0216 9C       		.byte	0x9c
 1047 0217 23020000 		.4byte	0x223
 1048 021b 12       		.uleb128 0x12
 1049 021c D7000000 		.4byte	0xd7
 1050 0220 01       		.uleb128 0x1
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 40


 1051 0221 50       		.byte	0x50
 1052 0222 00       		.byte	0
 1053 0223 11       		.uleb128 0x11
 1054 0224 E4000000 		.4byte	0xe4
 1055 0228 00000000 		.4byte	.LFB11
 1056 022c 0C000000 		.4byte	.LFE11-.LFB11
 1057 0230 01       		.uleb128 0x1
 1058 0231 9C       		.byte	0x9c
 1059 0232 3E020000 		.4byte	0x23e
 1060 0236 12       		.uleb128 0x12
 1061 0237 F5000000 		.4byte	0xf5
 1062 023b 01       		.uleb128 0x1
 1063 023c 50       		.byte	0x50
 1064 023d 00       		.byte	0
 1065 023e 0F       		.uleb128 0xf
 1066 023f 2F040000 		.4byte	.LASF28
 1067 0243 01       		.byte	0x1
 1068 0244 EE01     		.2byte	0x1ee
 1069 0246 00000000 		.4byte	.LFB12
 1070 024a 18000000 		.4byte	.LFE12-.LFB12
 1071 024e 01       		.uleb128 0x1
 1072 024f 9C       		.byte	0x9c
 1073 0250 63020000 		.4byte	0x263
 1074 0254 10       		.uleb128 0x10
 1075 0255 A3000000 		.4byte	.LASF29
 1076 0259 01       		.byte	0x1
 1077 025a EE01     		.2byte	0x1ee
 1078 025c 6B000000 		.4byte	0x6b
 1079 0260 01       		.uleb128 0x1
 1080 0261 50       		.byte	0x50
 1081 0262 00       		.byte	0
 1082 0263 13       		.uleb128 0x13
 1083 0264 B4030000 		.4byte	.LASF31
 1084 0268 01       		.byte	0x1
 1085 0269 5A02     		.2byte	0x25a
 1086 026b 6B000000 		.4byte	0x6b
 1087 026f 00000000 		.4byte	.LFB13
 1088 0273 0C000000 		.4byte	.LFE13-.LFB13
 1089 0277 01       		.uleb128 0x1
 1090 0278 9C       		.byte	0x9c
 1091 0279 8C020000 		.4byte	0x28c
 1092 027d 14       		.uleb128 0x14
 1093 027e 46000000 		.4byte	.LASF30
 1094 0282 01       		.byte	0x1
 1095 0283 5C02     		.2byte	0x25c
 1096 0285 6B000000 		.4byte	0x6b
 1097 0289 01       		.uleb128 0x1
 1098 028a 50       		.byte	0x50
 1099 028b 00       		.byte	0
 1100 028c 13       		.uleb128 0x13
 1101 028d AA000000 		.4byte	.LASF32
 1102 0291 01       		.byte	0x1
 1103 0292 9A02     		.2byte	0x29a
 1104 0294 6B000000 		.4byte	0x6b
 1105 0298 00000000 		.4byte	.LFB14
 1106 029c 10000000 		.4byte	.LFE14-.LFB14
 1107 02a0 01       		.uleb128 0x1
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 41


 1108 02a1 9C       		.byte	0x9c
 1109 02a2 B7020000 		.4byte	0x2b7
 1110 02a6 15       		.uleb128 0x15
 1111 02a7 2F010000 		.4byte	.LASF33
 1112 02ab 01       		.byte	0x1
 1113 02ac 9C02     		.2byte	0x29c
 1114 02ae 6B000000 		.4byte	0x6b
 1115 02b2 26000000 		.4byte	.LLST2
 1116 02b6 00       		.byte	0
 1117 02b7 13       		.uleb128 0x13
 1118 02b8 22000000 		.4byte	.LASF34
 1119 02bc 01       		.byte	0x1
 1120 02bd D702     		.2byte	0x2d7
 1121 02bf 6B000000 		.4byte	0x6b
 1122 02c3 00000000 		.4byte	.LFB15
 1123 02c7 20000000 		.4byte	.LFE15-.LFB15
 1124 02cb 01       		.uleb128 0x1
 1125 02cc 9C       		.byte	0x9c
 1126 02cd E2020000 		.4byte	0x2e2
 1127 02d1 15       		.uleb128 0x15
 1128 02d2 2F010000 		.4byte	.LASF33
 1129 02d6 01       		.byte	0x1
 1130 02d7 D902     		.2byte	0x2d9
 1131 02d9 6B000000 		.4byte	0x6b
 1132 02dd 42000000 		.4byte	.LLST3
 1133 02e1 00       		.byte	0
 1134 02e2 16       		.uleb128 0x16
 1135 02e3 D0030000 		.4byte	.LASF43
 1136 02e7 01       		.byte	0x1
 1137 02e8 2603     		.2byte	0x326
 1138 02ea 00000000 		.4byte	.LFB16
 1139 02ee 18000000 		.4byte	.LFE16-.LFB16
 1140 02f2 01       		.uleb128 0x1
 1141 02f3 9C       		.byte	0x9c
 1142 02f4 0F       		.uleb128 0xf
 1143 02f5 6E000000 		.4byte	.LASF35
 1144 02f9 01       		.byte	0x1
 1145 02fa 5D03     		.2byte	0x35d
 1146 02fc 00000000 		.4byte	.LFB17
 1147 0300 24000000 		.4byte	.LFE17-.LFB17
 1148 0304 01       		.uleb128 0x1
 1149 0305 9C       		.byte	0x9c
 1150 0306 2D030000 		.4byte	0x32d
 1151 030a 15       		.uleb128 0x15
 1152 030b 21020000 		.4byte	.LASF24
 1153 030f 01       		.byte	0x1
 1154 0310 5F03     		.2byte	0x35f
 1155 0312 6B000000 		.4byte	0x6b
 1156 0316 60000000 		.4byte	.LLST4
 1157 031a 0C       		.uleb128 0xc
 1158 031b 06000000 		.4byte	.LVL16
 1159 031f F1040000 		.4byte	0x4f1
 1160 0323 0D       		.uleb128 0xd
 1161 0324 20000000 		.4byte	.LVL17
 1162 0328 FC040000 		.4byte	0x4fc
 1163 032c 00       		.byte	0
 1164 032d 0F       		.uleb128 0xf
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 42


 1165 032e 7D020000 		.4byte	.LASF36
 1166 0332 01       		.byte	0x1
 1167 0333 C203     		.2byte	0x3c2
 1168 0335 00000000 		.4byte	.LFB18
 1169 0339 18000000 		.4byte	.LFE18-.LFB18
 1170 033d 01       		.uleb128 0x1
 1171 033e 9C       		.byte	0x9c
 1172 033f 7D030000 		.4byte	0x37d
 1173 0343 17       		.uleb128 0x17
 1174 0344 E5030000 		.4byte	.LASF37
 1175 0348 01       		.byte	0x1
 1176 0349 C203     		.2byte	0x3c2
 1177 034b 7D030000 		.4byte	0x37d
 1178 034f 73000000 		.4byte	.LLST5
 1179 0353 17       		.uleb128 0x17
 1180 0354 35030000 		.4byte	.LASF38
 1181 0358 01       		.byte	0x1
 1182 0359 C203     		.2byte	0x3c2
 1183 035b 6B000000 		.4byte	0x6b
 1184 035f 94000000 		.4byte	.LLST6
 1185 0363 15       		.uleb128 0x15
 1186 0364 52030000 		.4byte	.LASF39
 1187 0368 01       		.byte	0x1
 1188 0369 C503     		.2byte	0x3c5
 1189 036b 6B000000 		.4byte	0x6b
 1190 036f BD000000 		.4byte	.LLST7
 1191 0373 0C       		.uleb128 0xc
 1192 0374 12000000 		.4byte	.LVL22
 1193 0378 3E020000 		.4byte	0x23e
 1194 037c 00       		.byte	0
 1195 037d 18       		.uleb128 0x18
 1196 037e 04       		.byte	0x4
 1197 037f 83030000 		.4byte	0x383
 1198 0383 19       		.uleb128 0x19
 1199 0384 6B000000 		.4byte	0x6b
 1200 0388 0F       		.uleb128 0xf
 1201 0389 60020000 		.4byte	.LASF40
 1202 038d 01       		.byte	0x1
 1203 038e E303     		.2byte	0x3e3
 1204 0390 00000000 		.4byte	.LFB19
 1205 0394 3C000000 		.4byte	.LFE19-.LFB19
 1206 0398 01       		.uleb128 0x1
 1207 0399 9C       		.byte	0x9c
 1208 039a C1030000 		.4byte	0x3c1
 1209 039e 15       		.uleb128 0x15
 1210 039f 21020000 		.4byte	.LASF24
 1211 03a3 01       		.byte	0x1
 1212 03a4 E503     		.2byte	0x3e5
 1213 03a6 6B000000 		.4byte	0x6b
 1214 03aa F7000000 		.4byte	.LLST8
 1215 03ae 0C       		.uleb128 0xc
 1216 03af 14000000 		.4byte	.LVL24
 1217 03b3 F1040000 		.4byte	0x4f1
 1218 03b7 0D       		.uleb128 0xd
 1219 03b8 2E000000 		.4byte	.LVL25
 1220 03bc FC040000 		.4byte	0x4fc
 1221 03c0 00       		.byte	0
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 43


 1222 03c1 0A       		.uleb128 0xa
 1223 03c2 71020000 		.4byte	.LASF41
 1224 03c6 01       		.byte	0x1
 1225 03c7 3F       		.byte	0x3f
 1226 03c8 00000000 		.4byte	.LFB0
 1227 03cc 30000000 		.4byte	.LFE0-.LFB0
 1228 03d0 01       		.uleb128 0x1
 1229 03d1 9C       		.byte	0x9c
 1230 03d2 22040000 		.4byte	0x422
 1231 03d6 1A       		.uleb128 0x1a
 1232 03d7 C6000000 		.4byte	0xc6
 1233 03db 0C000000 		.4byte	.LBB22
 1234 03df 00000000 		.4byte	.Ldebug_ranges0+0
 1235 03e3 01       		.byte	0x1
 1236 03e4 61       		.byte	0x61
 1237 03e5 F5030000 		.4byte	0x3f5
 1238 03e9 1B       		.uleb128 0x1b
 1239 03ea 00000000 		.4byte	.Ldebug_ranges0+0
 1240 03ee 1C       		.uleb128 0x1c
 1241 03ef D7000000 		.4byte	0xd7
 1242 03f3 00       		.byte	0
 1243 03f4 00       		.byte	0
 1244 03f5 1D       		.uleb128 0x1d
 1245 03f6 E4000000 		.4byte	0xe4
 1246 03fa 12000000 		.4byte	.LBB26
 1247 03fe 04000000 		.4byte	.LBE26-.LBB26
 1248 0402 01       		.byte	0x1
 1249 0403 62       		.byte	0x62
 1250 0404 18040000 		.4byte	0x418
 1251 0408 1E       		.uleb128 0x1e
 1252 0409 12000000 		.4byte	.LBB27
 1253 040d 04000000 		.4byte	.LBE27-.LBB27
 1254 0411 1C       		.uleb128 0x1c
 1255 0412 F5000000 		.4byte	0xf5
 1256 0416 00       		.byte	0
 1257 0417 00       		.byte	0
 1258 0418 0C       		.uleb128 0xc
 1259 0419 0C000000 		.4byte	.LVL26
 1260 041d 88030000 		.4byte	0x388
 1261 0421 00       		.byte	0
 1262 0422 0A       		.uleb128 0xa
 1263 0423 39000000 		.4byte	.LASF42
 1264 0427 01       		.byte	0x1
 1265 0428 A3       		.byte	0xa3
 1266 0429 00000000 		.4byte	.LFB2
 1267 042d 1C000000 		.4byte	.LFE2-.LFB2
 1268 0431 01       		.uleb128 0x1
 1269 0432 9C       		.byte	0x9c
 1270 0433 4A040000 		.4byte	0x44a
 1271 0437 0C       		.uleb128 0xc
 1272 0438 0C000000 		.4byte	.LVL29
 1273 043c C1030000 		.4byte	0x3c1
 1274 0440 0D       		.uleb128 0xd
 1275 0441 18000000 		.4byte	.LVL30
 1276 0445 02010000 		.4byte	0x102
 1277 0449 00       		.byte	0
 1278 044a 16       		.uleb128 0x16
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 44


 1279 044b 10020000 		.4byte	.LASF44
 1280 044f 01       		.byte	0x1
 1281 0450 1104     		.2byte	0x411
 1282 0452 00000000 		.4byte	.LFB20
 1283 0456 02000000 		.4byte	.LFE20-.LFB20
 1284 045a 01       		.uleb128 0x1
 1285 045b 9C       		.byte	0x9c
 1286 045c 16       		.uleb128 0x16
 1287 045d 40020000 		.4byte	.LASF45
 1288 0461 01       		.byte	0x1
 1289 0462 2904     		.2byte	0x429
 1290 0464 00000000 		.4byte	.LFB21
 1291 0468 02000000 		.4byte	.LFE21-.LFB21
 1292 046c 01       		.uleb128 0x1
 1293 046d 9C       		.byte	0x9c
 1294 046e 0F       		.uleb128 0xf
 1295 046f A4020000 		.4byte	.LASF46
 1296 0473 01       		.byte	0x1
 1297 0474 4204     		.2byte	0x442
 1298 0476 00000000 		.4byte	.LFB22
 1299 047a 10000000 		.4byte	.LFE22-.LFB22
 1300 047e 01       		.uleb128 0x1
 1301 047f 9C       		.byte	0x9c
 1302 0480 93040000 		.4byte	0x493
 1303 0484 10       		.uleb128 0x10
 1304 0485 59020000 		.4byte	.LASF27
 1305 0489 01       		.byte	0x1
 1306 048a 4204     		.2byte	0x442
 1307 048c 6B000000 		.4byte	0x6b
 1308 0490 01       		.uleb128 0x1
 1309 0491 50       		.byte	0x50
 1310 0492 00       		.byte	0
 1311 0493 13       		.uleb128 0x13
 1312 0494 6F030000 		.4byte	.LASF47
 1313 0498 01       		.byte	0x1
 1314 0499 6504     		.2byte	0x465
 1315 049b 6B000000 		.4byte	0x6b
 1316 049f 00000000 		.4byte	.LFB23
 1317 04a3 18000000 		.4byte	.LFE23-.LFB23
 1318 04a7 01       		.uleb128 0x1
 1319 04a8 9C       		.byte	0x9c
 1320 04a9 BE040000 		.4byte	0x4be
 1321 04ad 15       		.uleb128 0x15
 1322 04ae 07040000 		.4byte	.LASF21
 1323 04b2 01       		.byte	0x1
 1324 04b3 6704     		.2byte	0x467
 1325 04b5 6B000000 		.4byte	0x6b
 1326 04b9 0A010000 		.4byte	.LLST9
 1327 04bd 00       		.byte	0
 1328 04be 1F       		.uleb128 0x1f
 1329 04bf 09010000 		.4byte	.LASF48
 1330 04c3 01       		.byte	0x1
 1331 04c4 22       		.byte	0x22
 1332 04c5 6B000000 		.4byte	0x6b
 1333 04c9 05       		.uleb128 0x5
 1334 04ca 03       		.byte	0x3
 1335 04cb 00000000 		.4byte	SPIM_1_initVar
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 45


 1336 04cf 1F       		.uleb128 0x1f
 1337 04d0 11040000 		.4byte	.LASF49
 1338 04d4 01       		.byte	0x1
 1339 04d5 24       		.byte	0x24
 1340 04d6 98000000 		.4byte	0x98
 1341 04da 05       		.uleb128 0x5
 1342 04db 03       		.byte	0x3
 1343 04dc 00000000 		.4byte	SPIM_1_swStatusTx
 1344 04e0 1F       		.uleb128 0x1f
 1345 04e1 EC030000 		.4byte	.LASF50
 1346 04e5 01       		.byte	0x1
 1347 04e6 25       		.byte	0x25
 1348 04e7 98000000 		.4byte	0x98
 1349 04eb 05       		.uleb128 0x5
 1350 04ec 03       		.byte	0x3
 1351 04ed 00000000 		.4byte	SPIM_1_swStatusRx
 1352 04f1 20       		.uleb128 0x20
 1353 04f2 8D020000 		.4byte	.LASF56
 1354 04f6 04       		.byte	0x4
 1355 04f7 7D       		.byte	0x7d
 1356 04f8 6B000000 		.4byte	0x6b
 1357 04fc 21       		.uleb128 0x21
 1358 04fd 1F030000 		.4byte	.LASF57
 1359 0501 04       		.byte	0x4
 1360 0502 7E       		.byte	0x7e
 1361 0503 0D050000 		.4byte	0x50d
 1362 0507 22       		.uleb128 0x22
 1363 0508 6B000000 		.4byte	0x6b
 1364 050c 00       		.byte	0
 1365 050d 23       		.uleb128 0x23
 1366 050e 5B010000 		.4byte	.LASF51
 1367 0512 03       		.byte	0x3
 1368 0513 27       		.byte	0x27
 1369 0514 23       		.uleb128 0x23
 1370 0515 34010000 		.4byte	.LASF52
 1371 0519 03       		.byte	0x3
 1372 051a 28       		.byte	0x28
 1373 051b 00       		.byte	0
 1374              		.section	.debug_abbrev,"",%progbits
 1375              	.Ldebug_abbrev0:
 1376 0000 01       		.uleb128 0x1
 1377 0001 11       		.uleb128 0x11
 1378 0002 01       		.byte	0x1
 1379 0003 25       		.uleb128 0x25
 1380 0004 0E       		.uleb128 0xe
 1381 0005 13       		.uleb128 0x13
 1382 0006 0B       		.uleb128 0xb
 1383 0007 03       		.uleb128 0x3
 1384 0008 0E       		.uleb128 0xe
 1385 0009 1B       		.uleb128 0x1b
 1386 000a 0E       		.uleb128 0xe
 1387 000b 55       		.uleb128 0x55
 1388 000c 17       		.uleb128 0x17
 1389 000d 11       		.uleb128 0x11
 1390 000e 01       		.uleb128 0x1
 1391 000f 10       		.uleb128 0x10
 1392 0010 17       		.uleb128 0x17
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 46


 1393 0011 00       		.byte	0
 1394 0012 00       		.byte	0
 1395 0013 02       		.uleb128 0x2
 1396 0014 24       		.uleb128 0x24
 1397 0015 00       		.byte	0
 1398 0016 0B       		.uleb128 0xb
 1399 0017 0B       		.uleb128 0xb
 1400 0018 3E       		.uleb128 0x3e
 1401 0019 0B       		.uleb128 0xb
 1402 001a 03       		.uleb128 0x3
 1403 001b 0E       		.uleb128 0xe
 1404 001c 00       		.byte	0
 1405 001d 00       		.byte	0
 1406 001e 03       		.uleb128 0x3
 1407 001f 24       		.uleb128 0x24
 1408 0020 00       		.byte	0
 1409 0021 0B       		.uleb128 0xb
 1410 0022 0B       		.uleb128 0xb
 1411 0023 3E       		.uleb128 0x3e
 1412 0024 0B       		.uleb128 0xb
 1413 0025 03       		.uleb128 0x3
 1414 0026 08       		.uleb128 0x8
 1415 0027 00       		.byte	0
 1416 0028 00       		.byte	0
 1417 0029 04       		.uleb128 0x4
 1418 002a 16       		.uleb128 0x16
 1419 002b 00       		.byte	0
 1420 002c 03       		.uleb128 0x3
 1421 002d 0E       		.uleb128 0xe
 1422 002e 3A       		.uleb128 0x3a
 1423 002f 0B       		.uleb128 0xb
 1424 0030 3B       		.uleb128 0x3b
 1425 0031 05       		.uleb128 0x5
 1426 0032 49       		.uleb128 0x49
 1427 0033 13       		.uleb128 0x13
 1428 0034 00       		.byte	0
 1429 0035 00       		.byte	0
 1430 0036 05       		.uleb128 0x5
 1431 0037 35       		.uleb128 0x35
 1432 0038 00       		.byte	0
 1433 0039 49       		.uleb128 0x49
 1434 003a 13       		.uleb128 0x13
 1435 003b 00       		.byte	0
 1436 003c 00       		.byte	0
 1437 003d 06       		.uleb128 0x6
 1438 003e 2E       		.uleb128 0x2e
 1439 003f 00       		.byte	0
 1440 0040 3F       		.uleb128 0x3f
 1441 0041 19       		.uleb128 0x19
 1442 0042 03       		.uleb128 0x3
 1443 0043 0E       		.uleb128 0xe
 1444 0044 3A       		.uleb128 0x3a
 1445 0045 0B       		.uleb128 0xb
 1446 0046 3B       		.uleb128 0x3b
 1447 0047 0B       		.uleb128 0xb
 1448 0048 27       		.uleb128 0x27
 1449 0049 19       		.uleb128 0x19
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 47


 1450 004a 20       		.uleb128 0x20
 1451 004b 0B       		.uleb128 0xb
 1452 004c 00       		.byte	0
 1453 004d 00       		.byte	0
 1454 004e 07       		.uleb128 0x7
 1455 004f 2E       		.uleb128 0x2e
 1456 0050 00       		.byte	0
 1457 0051 3F       		.uleb128 0x3f
 1458 0052 19       		.uleb128 0x19
 1459 0053 03       		.uleb128 0x3
 1460 0054 0E       		.uleb128 0xe
 1461 0055 3A       		.uleb128 0x3a
 1462 0056 0B       		.uleb128 0xb
 1463 0057 3B       		.uleb128 0x3b
 1464 0058 05       		.uleb128 0x5
 1465 0059 27       		.uleb128 0x27
 1466 005a 19       		.uleb128 0x19
 1467 005b 20       		.uleb128 0x20
 1468 005c 0B       		.uleb128 0xb
 1469 005d 00       		.byte	0
 1470 005e 00       		.byte	0
 1471 005f 08       		.uleb128 0x8
 1472 0060 2E       		.uleb128 0x2e
 1473 0061 01       		.byte	0x1
 1474 0062 3F       		.uleb128 0x3f
 1475 0063 19       		.uleb128 0x19
 1476 0064 03       		.uleb128 0x3
 1477 0065 0E       		.uleb128 0xe
 1478 0066 3A       		.uleb128 0x3a
 1479 0067 0B       		.uleb128 0xb
 1480 0068 3B       		.uleb128 0x3b
 1481 0069 05       		.uleb128 0x5
 1482 006a 27       		.uleb128 0x27
 1483 006b 19       		.uleb128 0x19
 1484 006c 49       		.uleb128 0x49
 1485 006d 13       		.uleb128 0x13
 1486 006e 20       		.uleb128 0x20
 1487 006f 0B       		.uleb128 0xb
 1488 0070 01       		.uleb128 0x1
 1489 0071 13       		.uleb128 0x13
 1490 0072 00       		.byte	0
 1491 0073 00       		.byte	0
 1492 0074 09       		.uleb128 0x9
 1493 0075 34       		.uleb128 0x34
 1494 0076 00       		.byte	0
 1495 0077 03       		.uleb128 0x3
 1496 0078 0E       		.uleb128 0xe
 1497 0079 3A       		.uleb128 0x3a
 1498 007a 0B       		.uleb128 0xb
 1499 007b 3B       		.uleb128 0x3b
 1500 007c 05       		.uleb128 0x5
 1501 007d 49       		.uleb128 0x49
 1502 007e 13       		.uleb128 0x13
 1503 007f 00       		.byte	0
 1504 0080 00       		.byte	0
 1505 0081 0A       		.uleb128 0xa
 1506 0082 2E       		.uleb128 0x2e
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 48


 1507 0083 01       		.byte	0x1
 1508 0084 3F       		.uleb128 0x3f
 1509 0085 19       		.uleb128 0x19
 1510 0086 03       		.uleb128 0x3
 1511 0087 0E       		.uleb128 0xe
 1512 0088 3A       		.uleb128 0x3a
 1513 0089 0B       		.uleb128 0xb
 1514 008a 3B       		.uleb128 0x3b
 1515 008b 0B       		.uleb128 0xb
 1516 008c 27       		.uleb128 0x27
 1517 008d 19       		.uleb128 0x19
 1518 008e 11       		.uleb128 0x11
 1519 008f 01       		.uleb128 0x1
 1520 0090 12       		.uleb128 0x12
 1521 0091 06       		.uleb128 0x6
 1522 0092 40       		.uleb128 0x40
 1523 0093 18       		.uleb128 0x18
 1524 0094 9742     		.uleb128 0x2117
 1525 0096 19       		.uleb128 0x19
 1526 0097 01       		.uleb128 0x1
 1527 0098 13       		.uleb128 0x13
 1528 0099 00       		.byte	0
 1529 009a 00       		.byte	0
 1530 009b 0B       		.uleb128 0xb
 1531 009c 34       		.uleb128 0x34
 1532 009d 00       		.byte	0
 1533 009e 03       		.uleb128 0x3
 1534 009f 0E       		.uleb128 0xe
 1535 00a0 3A       		.uleb128 0x3a
 1536 00a1 0B       		.uleb128 0xb
 1537 00a2 3B       		.uleb128 0x3b
 1538 00a3 0B       		.uleb128 0xb
 1539 00a4 49       		.uleb128 0x49
 1540 00a5 13       		.uleb128 0x13
 1541 00a6 02       		.uleb128 0x2
 1542 00a7 17       		.uleb128 0x17
 1543 00a8 00       		.byte	0
 1544 00a9 00       		.byte	0
 1545 00aa 0C       		.uleb128 0xc
 1546 00ab 898201   		.uleb128 0x4109
 1547 00ae 00       		.byte	0
 1548 00af 11       		.uleb128 0x11
 1549 00b0 01       		.uleb128 0x1
 1550 00b1 31       		.uleb128 0x31
 1551 00b2 13       		.uleb128 0x13
 1552 00b3 00       		.byte	0
 1553 00b4 00       		.byte	0
 1554 00b5 0D       		.uleb128 0xd
 1555 00b6 898201   		.uleb128 0x4109
 1556 00b9 00       		.byte	0
 1557 00ba 11       		.uleb128 0x11
 1558 00bb 01       		.uleb128 0x1
 1559 00bc 9542     		.uleb128 0x2115
 1560 00be 19       		.uleb128 0x19
 1561 00bf 31       		.uleb128 0x31
 1562 00c0 13       		.uleb128 0x13
 1563 00c1 00       		.byte	0
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 49


 1564 00c2 00       		.byte	0
 1565 00c3 0E       		.uleb128 0xe
 1566 00c4 2E       		.uleb128 0x2e
 1567 00c5 00       		.byte	0
 1568 00c6 31       		.uleb128 0x31
 1569 00c7 13       		.uleb128 0x13
 1570 00c8 11       		.uleb128 0x11
 1571 00c9 01       		.uleb128 0x1
 1572 00ca 12       		.uleb128 0x12
 1573 00cb 06       		.uleb128 0x6
 1574 00cc 40       		.uleb128 0x40
 1575 00cd 18       		.uleb128 0x18
 1576 00ce 9742     		.uleb128 0x2117
 1577 00d0 19       		.uleb128 0x19
 1578 00d1 00       		.byte	0
 1579 00d2 00       		.byte	0
 1580 00d3 0F       		.uleb128 0xf
 1581 00d4 2E       		.uleb128 0x2e
 1582 00d5 01       		.byte	0x1
 1583 00d6 3F       		.uleb128 0x3f
 1584 00d7 19       		.uleb128 0x19
 1585 00d8 03       		.uleb128 0x3
 1586 00d9 0E       		.uleb128 0xe
 1587 00da 3A       		.uleb128 0x3a
 1588 00db 0B       		.uleb128 0xb
 1589 00dc 3B       		.uleb128 0x3b
 1590 00dd 05       		.uleb128 0x5
 1591 00de 27       		.uleb128 0x27
 1592 00df 19       		.uleb128 0x19
 1593 00e0 11       		.uleb128 0x11
 1594 00e1 01       		.uleb128 0x1
 1595 00e2 12       		.uleb128 0x12
 1596 00e3 06       		.uleb128 0x6
 1597 00e4 40       		.uleb128 0x40
 1598 00e5 18       		.uleb128 0x18
 1599 00e6 9742     		.uleb128 0x2117
 1600 00e8 19       		.uleb128 0x19
 1601 00e9 01       		.uleb128 0x1
 1602 00ea 13       		.uleb128 0x13
 1603 00eb 00       		.byte	0
 1604 00ec 00       		.byte	0
 1605 00ed 10       		.uleb128 0x10
 1606 00ee 05       		.uleb128 0x5
 1607 00ef 00       		.byte	0
 1608 00f0 03       		.uleb128 0x3
 1609 00f1 0E       		.uleb128 0xe
 1610 00f2 3A       		.uleb128 0x3a
 1611 00f3 0B       		.uleb128 0xb
 1612 00f4 3B       		.uleb128 0x3b
 1613 00f5 05       		.uleb128 0x5
 1614 00f6 49       		.uleb128 0x49
 1615 00f7 13       		.uleb128 0x13
 1616 00f8 02       		.uleb128 0x2
 1617 00f9 18       		.uleb128 0x18
 1618 00fa 00       		.byte	0
 1619 00fb 00       		.byte	0
 1620 00fc 11       		.uleb128 0x11
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 50


 1621 00fd 2E       		.uleb128 0x2e
 1622 00fe 01       		.byte	0x1
 1623 00ff 31       		.uleb128 0x31
 1624 0100 13       		.uleb128 0x13
 1625 0101 11       		.uleb128 0x11
 1626 0102 01       		.uleb128 0x1
 1627 0103 12       		.uleb128 0x12
 1628 0104 06       		.uleb128 0x6
 1629 0105 40       		.uleb128 0x40
 1630 0106 18       		.uleb128 0x18
 1631 0107 9742     		.uleb128 0x2117
 1632 0109 19       		.uleb128 0x19
 1633 010a 01       		.uleb128 0x1
 1634 010b 13       		.uleb128 0x13
 1635 010c 00       		.byte	0
 1636 010d 00       		.byte	0
 1637 010e 12       		.uleb128 0x12
 1638 010f 34       		.uleb128 0x34
 1639 0110 00       		.byte	0
 1640 0111 31       		.uleb128 0x31
 1641 0112 13       		.uleb128 0x13
 1642 0113 02       		.uleb128 0x2
 1643 0114 18       		.uleb128 0x18
 1644 0115 00       		.byte	0
 1645 0116 00       		.byte	0
 1646 0117 13       		.uleb128 0x13
 1647 0118 2E       		.uleb128 0x2e
 1648 0119 01       		.byte	0x1
 1649 011a 3F       		.uleb128 0x3f
 1650 011b 19       		.uleb128 0x19
 1651 011c 03       		.uleb128 0x3
 1652 011d 0E       		.uleb128 0xe
 1653 011e 3A       		.uleb128 0x3a
 1654 011f 0B       		.uleb128 0xb
 1655 0120 3B       		.uleb128 0x3b
 1656 0121 05       		.uleb128 0x5
 1657 0122 27       		.uleb128 0x27
 1658 0123 19       		.uleb128 0x19
 1659 0124 49       		.uleb128 0x49
 1660 0125 13       		.uleb128 0x13
 1661 0126 11       		.uleb128 0x11
 1662 0127 01       		.uleb128 0x1
 1663 0128 12       		.uleb128 0x12
 1664 0129 06       		.uleb128 0x6
 1665 012a 40       		.uleb128 0x40
 1666 012b 18       		.uleb128 0x18
 1667 012c 9742     		.uleb128 0x2117
 1668 012e 19       		.uleb128 0x19
 1669 012f 01       		.uleb128 0x1
 1670 0130 13       		.uleb128 0x13
 1671 0131 00       		.byte	0
 1672 0132 00       		.byte	0
 1673 0133 14       		.uleb128 0x14
 1674 0134 34       		.uleb128 0x34
 1675 0135 00       		.byte	0
 1676 0136 03       		.uleb128 0x3
 1677 0137 0E       		.uleb128 0xe
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 51


 1678 0138 3A       		.uleb128 0x3a
 1679 0139 0B       		.uleb128 0xb
 1680 013a 3B       		.uleb128 0x3b
 1681 013b 05       		.uleb128 0x5
 1682 013c 49       		.uleb128 0x49
 1683 013d 13       		.uleb128 0x13
 1684 013e 02       		.uleb128 0x2
 1685 013f 18       		.uleb128 0x18
 1686 0140 00       		.byte	0
 1687 0141 00       		.byte	0
 1688 0142 15       		.uleb128 0x15
 1689 0143 34       		.uleb128 0x34
 1690 0144 00       		.byte	0
 1691 0145 03       		.uleb128 0x3
 1692 0146 0E       		.uleb128 0xe
 1693 0147 3A       		.uleb128 0x3a
 1694 0148 0B       		.uleb128 0xb
 1695 0149 3B       		.uleb128 0x3b
 1696 014a 05       		.uleb128 0x5
 1697 014b 49       		.uleb128 0x49
 1698 014c 13       		.uleb128 0x13
 1699 014d 02       		.uleb128 0x2
 1700 014e 17       		.uleb128 0x17
 1701 014f 00       		.byte	0
 1702 0150 00       		.byte	0
 1703 0151 16       		.uleb128 0x16
 1704 0152 2E       		.uleb128 0x2e
 1705 0153 00       		.byte	0
 1706 0154 3F       		.uleb128 0x3f
 1707 0155 19       		.uleb128 0x19
 1708 0156 03       		.uleb128 0x3
 1709 0157 0E       		.uleb128 0xe
 1710 0158 3A       		.uleb128 0x3a
 1711 0159 0B       		.uleb128 0xb
 1712 015a 3B       		.uleb128 0x3b
 1713 015b 05       		.uleb128 0x5
 1714 015c 27       		.uleb128 0x27
 1715 015d 19       		.uleb128 0x19
 1716 015e 11       		.uleb128 0x11
 1717 015f 01       		.uleb128 0x1
 1718 0160 12       		.uleb128 0x12
 1719 0161 06       		.uleb128 0x6
 1720 0162 40       		.uleb128 0x40
 1721 0163 18       		.uleb128 0x18
 1722 0164 9742     		.uleb128 0x2117
 1723 0166 19       		.uleb128 0x19
 1724 0167 00       		.byte	0
 1725 0168 00       		.byte	0
 1726 0169 17       		.uleb128 0x17
 1727 016a 05       		.uleb128 0x5
 1728 016b 00       		.byte	0
 1729 016c 03       		.uleb128 0x3
 1730 016d 0E       		.uleb128 0xe
 1731 016e 3A       		.uleb128 0x3a
 1732 016f 0B       		.uleb128 0xb
 1733 0170 3B       		.uleb128 0x3b
 1734 0171 05       		.uleb128 0x5
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 52


 1735 0172 49       		.uleb128 0x49
 1736 0173 13       		.uleb128 0x13
 1737 0174 02       		.uleb128 0x2
 1738 0175 17       		.uleb128 0x17
 1739 0176 00       		.byte	0
 1740 0177 00       		.byte	0
 1741 0178 18       		.uleb128 0x18
 1742 0179 0F       		.uleb128 0xf
 1743 017a 00       		.byte	0
 1744 017b 0B       		.uleb128 0xb
 1745 017c 0B       		.uleb128 0xb
 1746 017d 49       		.uleb128 0x49
 1747 017e 13       		.uleb128 0x13
 1748 017f 00       		.byte	0
 1749 0180 00       		.byte	0
 1750 0181 19       		.uleb128 0x19
 1751 0182 26       		.uleb128 0x26
 1752 0183 00       		.byte	0
 1753 0184 49       		.uleb128 0x49
 1754 0185 13       		.uleb128 0x13
 1755 0186 00       		.byte	0
 1756 0187 00       		.byte	0
 1757 0188 1A       		.uleb128 0x1a
 1758 0189 1D       		.uleb128 0x1d
 1759 018a 01       		.byte	0x1
 1760 018b 31       		.uleb128 0x31
 1761 018c 13       		.uleb128 0x13
 1762 018d 52       		.uleb128 0x52
 1763 018e 01       		.uleb128 0x1
 1764 018f 55       		.uleb128 0x55
 1765 0190 17       		.uleb128 0x17
 1766 0191 58       		.uleb128 0x58
 1767 0192 0B       		.uleb128 0xb
 1768 0193 59       		.uleb128 0x59
 1769 0194 0B       		.uleb128 0xb
 1770 0195 01       		.uleb128 0x1
 1771 0196 13       		.uleb128 0x13
 1772 0197 00       		.byte	0
 1773 0198 00       		.byte	0
 1774 0199 1B       		.uleb128 0x1b
 1775 019a 0B       		.uleb128 0xb
 1776 019b 01       		.byte	0x1
 1777 019c 55       		.uleb128 0x55
 1778 019d 17       		.uleb128 0x17
 1779 019e 00       		.byte	0
 1780 019f 00       		.byte	0
 1781 01a0 1C       		.uleb128 0x1c
 1782 01a1 34       		.uleb128 0x34
 1783 01a2 00       		.byte	0
 1784 01a3 31       		.uleb128 0x31
 1785 01a4 13       		.uleb128 0x13
 1786 01a5 00       		.byte	0
 1787 01a6 00       		.byte	0
 1788 01a7 1D       		.uleb128 0x1d
 1789 01a8 1D       		.uleb128 0x1d
 1790 01a9 01       		.byte	0x1
 1791 01aa 31       		.uleb128 0x31
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 53


 1792 01ab 13       		.uleb128 0x13
 1793 01ac 11       		.uleb128 0x11
 1794 01ad 01       		.uleb128 0x1
 1795 01ae 12       		.uleb128 0x12
 1796 01af 06       		.uleb128 0x6
 1797 01b0 58       		.uleb128 0x58
 1798 01b1 0B       		.uleb128 0xb
 1799 01b2 59       		.uleb128 0x59
 1800 01b3 0B       		.uleb128 0xb
 1801 01b4 01       		.uleb128 0x1
 1802 01b5 13       		.uleb128 0x13
 1803 01b6 00       		.byte	0
 1804 01b7 00       		.byte	0
 1805 01b8 1E       		.uleb128 0x1e
 1806 01b9 0B       		.uleb128 0xb
 1807 01ba 01       		.byte	0x1
 1808 01bb 11       		.uleb128 0x11
 1809 01bc 01       		.uleb128 0x1
 1810 01bd 12       		.uleb128 0x12
 1811 01be 06       		.uleb128 0x6
 1812 01bf 00       		.byte	0
 1813 01c0 00       		.byte	0
 1814 01c1 1F       		.uleb128 0x1f
 1815 01c2 34       		.uleb128 0x34
 1816 01c3 00       		.byte	0
 1817 01c4 03       		.uleb128 0x3
 1818 01c5 0E       		.uleb128 0xe
 1819 01c6 3A       		.uleb128 0x3a
 1820 01c7 0B       		.uleb128 0xb
 1821 01c8 3B       		.uleb128 0x3b
 1822 01c9 0B       		.uleb128 0xb
 1823 01ca 49       		.uleb128 0x49
 1824 01cb 13       		.uleb128 0x13
 1825 01cc 3F       		.uleb128 0x3f
 1826 01cd 19       		.uleb128 0x19
 1827 01ce 02       		.uleb128 0x2
 1828 01cf 18       		.uleb128 0x18
 1829 01d0 00       		.byte	0
 1830 01d1 00       		.byte	0
 1831 01d2 20       		.uleb128 0x20
 1832 01d3 2E       		.uleb128 0x2e
 1833 01d4 00       		.byte	0
 1834 01d5 3F       		.uleb128 0x3f
 1835 01d6 19       		.uleb128 0x19
 1836 01d7 03       		.uleb128 0x3
 1837 01d8 0E       		.uleb128 0xe
 1838 01d9 3A       		.uleb128 0x3a
 1839 01da 0B       		.uleb128 0xb
 1840 01db 3B       		.uleb128 0x3b
 1841 01dc 0B       		.uleb128 0xb
 1842 01dd 27       		.uleb128 0x27
 1843 01de 19       		.uleb128 0x19
 1844 01df 49       		.uleb128 0x49
 1845 01e0 13       		.uleb128 0x13
 1846 01e1 3C       		.uleb128 0x3c
 1847 01e2 19       		.uleb128 0x19
 1848 01e3 00       		.byte	0
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 54


 1849 01e4 00       		.byte	0
 1850 01e5 21       		.uleb128 0x21
 1851 01e6 2E       		.uleb128 0x2e
 1852 01e7 01       		.byte	0x1
 1853 01e8 3F       		.uleb128 0x3f
 1854 01e9 19       		.uleb128 0x19
 1855 01ea 03       		.uleb128 0x3
 1856 01eb 0E       		.uleb128 0xe
 1857 01ec 3A       		.uleb128 0x3a
 1858 01ed 0B       		.uleb128 0xb
 1859 01ee 3B       		.uleb128 0x3b
 1860 01ef 0B       		.uleb128 0xb
 1861 01f0 27       		.uleb128 0x27
 1862 01f1 19       		.uleb128 0x19
 1863 01f2 3C       		.uleb128 0x3c
 1864 01f3 19       		.uleb128 0x19
 1865 01f4 01       		.uleb128 0x1
 1866 01f5 13       		.uleb128 0x13
 1867 01f6 00       		.byte	0
 1868 01f7 00       		.byte	0
 1869 01f8 22       		.uleb128 0x22
 1870 01f9 05       		.uleb128 0x5
 1871 01fa 00       		.byte	0
 1872 01fb 49       		.uleb128 0x49
 1873 01fc 13       		.uleb128 0x13
 1874 01fd 00       		.byte	0
 1875 01fe 00       		.byte	0
 1876 01ff 23       		.uleb128 0x23
 1877 0200 2E       		.uleb128 0x2e
 1878 0201 00       		.byte	0
 1879 0202 3F       		.uleb128 0x3f
 1880 0203 19       		.uleb128 0x19
 1881 0204 03       		.uleb128 0x3
 1882 0205 0E       		.uleb128 0xe
 1883 0206 3A       		.uleb128 0x3a
 1884 0207 0B       		.uleb128 0xb
 1885 0208 3B       		.uleb128 0x3b
 1886 0209 0B       		.uleb128 0xb
 1887 020a 27       		.uleb128 0x27
 1888 020b 19       		.uleb128 0x19
 1889 020c 3C       		.uleb128 0x3c
 1890 020d 19       		.uleb128 0x19
 1891 020e 00       		.byte	0
 1892 020f 00       		.byte	0
 1893 0210 00       		.byte	0
 1894              		.section	.debug_loc,"",%progbits
 1895              	.Ldebug_loc0:
 1896              	.LLST0:
 1897 0000 06000000 		.4byte	.LVL0
 1898 0004 23000000 		.4byte	.LVL1-1
 1899 0008 0100     		.2byte	0x1
 1900 000a 50       		.byte	0x50
 1901 000b 00000000 		.4byte	0
 1902 000f 00000000 		.4byte	0
 1903              	.LLST1:
 1904 0013 06000000 		.4byte	.LVL3
 1905 0017 1B000000 		.4byte	.LVL4-1
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 55


 1906 001b 0100     		.2byte	0x1
 1907 001d 50       		.byte	0x50
 1908 001e 00000000 		.4byte	0
 1909 0022 00000000 		.4byte	0
 1910              	.LLST2:
 1911 0026 04000000 		.4byte	.LVL12
 1912 002a 08000000 		.4byte	.LVL13
 1913 002e 0A00     		.2byte	0xa
 1914 0030 70       		.byte	0x70
 1915 0031 00       		.sleb128 0
 1916 0032 08       		.byte	0x8
 1917 0033 20       		.byte	0x20
 1918 0034 1A       		.byte	0x1a
 1919 0035 48       		.byte	0x48
 1920 0036 24       		.byte	0x24
 1921 0037 30       		.byte	0x30
 1922 0038 2E       		.byte	0x2e
 1923 0039 9F       		.byte	0x9f
 1924 003a 00000000 		.4byte	0
 1925 003e 00000000 		.4byte	0
 1926              	.LLST3:
 1927 0042 06000000 		.4byte	.LVL14
 1928 0046 18000000 		.4byte	.LVL15
 1929 004a 0100     		.2byte	0x1
 1930 004c 53       		.byte	0x53
 1931 004d 18000000 		.4byte	.LVL15
 1932 0051 20000000 		.4byte	.LFE15
 1933 0055 0100     		.2byte	0x1
 1934 0057 50       		.byte	0x50
 1935 0058 00000000 		.4byte	0
 1936 005c 00000000 		.4byte	0
 1937              	.LLST4:
 1938 0060 06000000 		.4byte	.LVL16
 1939 0064 1F000000 		.4byte	.LVL17-1
 1940 0068 0100     		.2byte	0x1
 1941 006a 50       		.byte	0x50
 1942 006b 00000000 		.4byte	0
 1943 006f 00000000 		.4byte	0
 1944              	.LLST5:
 1945 0073 00000000 		.4byte	.LVL18
 1946 0077 06000000 		.4byte	.LVL19
 1947 007b 0100     		.2byte	0x1
 1948 007d 50       		.byte	0x50
 1949 007e 06000000 		.4byte	.LVL19
 1950 0082 18000000 		.4byte	.LFE18
 1951 0086 0400     		.2byte	0x4
 1952 0088 F3       		.byte	0xf3
 1953 0089 01       		.uleb128 0x1
 1954 008a 50       		.byte	0x50
 1955 008b 9F       		.byte	0x9f
 1956 008c 00000000 		.4byte	0
 1957 0090 00000000 		.4byte	0
 1958              	.LLST6:
 1959 0094 00000000 		.4byte	.LVL18
 1960 0098 06000000 		.4byte	.LVL19
 1961 009c 0100     		.2byte	0x1
 1962 009e 51       		.byte	0x51
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 56


 1963 009f 06000000 		.4byte	.LVL19
 1964 00a3 0E000000 		.4byte	.LVL21
 1965 00a7 0100     		.2byte	0x1
 1966 00a9 54       		.byte	0x54
 1967 00aa 14000000 		.4byte	.LVL23
 1968 00ae 18000000 		.4byte	.LFE18
 1969 00b2 0100     		.2byte	0x1
 1970 00b4 54       		.byte	0x54
 1971 00b5 00000000 		.4byte	0
 1972 00b9 00000000 		.4byte	0
 1973              	.LLST7:
 1974 00bd 00000000 		.4byte	.LVL18
 1975 00c1 06000000 		.4byte	.LVL19
 1976 00c5 0200     		.2byte	0x2
 1977 00c7 30       		.byte	0x30
 1978 00c8 9F       		.byte	0x9f
 1979 00c9 06000000 		.4byte	.LVL19
 1980 00cd 0C000000 		.4byte	.LVL20
 1981 00d1 0900     		.2byte	0x9
 1982 00d3 75       		.byte	0x75
 1983 00d4 00       		.sleb128 0
 1984 00d5 F3       		.byte	0xf3
 1985 00d6 01       		.uleb128 0x1
 1986 00d7 50       		.byte	0x50
 1987 00d8 31       		.byte	0x31
 1988 00d9 1C       		.byte	0x1c
 1989 00da 1C       		.byte	0x1c
 1990 00db 9F       		.byte	0x9f
 1991 00dc 12000000 		.4byte	.LVL22
 1992 00e0 18000000 		.4byte	.LFE18
 1993 00e4 0900     		.2byte	0x9
 1994 00e6 75       		.byte	0x75
 1995 00e7 00       		.sleb128 0
 1996 00e8 F3       		.byte	0xf3
 1997 00e9 01       		.uleb128 0x1
 1998 00ea 50       		.byte	0x50
 1999 00eb 31       		.byte	0x31
 2000 00ec 1C       		.byte	0x1c
 2001 00ed 1C       		.byte	0x1c
 2002 00ee 9F       		.byte	0x9f
 2003 00ef 00000000 		.4byte	0
 2004 00f3 00000000 		.4byte	0
 2005              	.LLST8:
 2006 00f7 14000000 		.4byte	.LVL24
 2007 00fb 2D000000 		.4byte	.LVL25-1
 2008 00ff 0100     		.2byte	0x1
 2009 0101 50       		.byte	0x50
 2010 0102 00000000 		.4byte	0
 2011 0106 00000000 		.4byte	0
 2012              	.LLST9:
 2013 010a 06000000 		.4byte	.LVL32
 2014 010e 0A000000 		.4byte	.LVL33
 2015 0112 0100     		.2byte	0x1
 2016 0114 53       		.byte	0x53
 2017 0115 0A000000 		.4byte	.LVL33
 2018 0119 0E000000 		.4byte	.LVL34
 2019 011d 0600     		.2byte	0x6
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 57


 2020 011f 70       		.byte	0x70
 2021 0120 00       		.sleb128 0
 2022 0121 09       		.byte	0x9
 2023 0122 EF       		.byte	0xef
 2024 0123 1A       		.byte	0x1a
 2025 0124 9F       		.byte	0x9f
 2026 0125 00000000 		.4byte	0
 2027 0129 00000000 		.4byte	0
 2028              		.section	.debug_aranges,"",%progbits
 2029 0000 D4000000 		.4byte	0xd4
 2030 0004 0200     		.2byte	0x2
 2031 0006 00000000 		.4byte	.Ldebug_info0
 2032 000a 04       		.byte	0x4
 2033 000b 00       		.byte	0
 2034 000c 0000     		.2byte	0
 2035 000e 0000     		.2byte	0
 2036 0010 00000000 		.4byte	.LFB1
 2037 0014 30000000 		.4byte	.LFE1-.LFB1
 2038 0018 00000000 		.4byte	.LFB3
 2039 001c 28000000 		.4byte	.LFE3-.LFB3
 2040 0020 00000000 		.4byte	.LFB4
 2041 0024 02000000 		.4byte	.LFE4-.LFB4
 2042 0028 00000000 		.4byte	.LFB5
 2043 002c 02000000 		.4byte	.LFE5-.LFB5
 2044 0030 00000000 		.4byte	.LFB6
 2045 0034 02000000 		.4byte	.LFE6-.LFB6
 2046 0038 00000000 		.4byte	.LFB7
 2047 003c 02000000 		.4byte	.LFE7-.LFB7
 2048 0040 00000000 		.4byte	.LFB8
 2049 0044 0C000000 		.4byte	.LFE8-.LFB8
 2050 0048 00000000 		.4byte	.LFB9
 2051 004c 0C000000 		.4byte	.LFE9-.LFB9
 2052 0050 00000000 		.4byte	.LFB10
 2053 0054 0C000000 		.4byte	.LFE10-.LFB10
 2054 0058 00000000 		.4byte	.LFB11
 2055 005c 0C000000 		.4byte	.LFE11-.LFB11
 2056 0060 00000000 		.4byte	.LFB12
 2057 0064 18000000 		.4byte	.LFE12-.LFB12
 2058 0068 00000000 		.4byte	.LFB13
 2059 006c 0C000000 		.4byte	.LFE13-.LFB13
 2060 0070 00000000 		.4byte	.LFB14
 2061 0074 10000000 		.4byte	.LFE14-.LFB14
 2062 0078 00000000 		.4byte	.LFB15
 2063 007c 20000000 		.4byte	.LFE15-.LFB15
 2064 0080 00000000 		.4byte	.LFB16
 2065 0084 18000000 		.4byte	.LFE16-.LFB16
 2066 0088 00000000 		.4byte	.LFB17
 2067 008c 24000000 		.4byte	.LFE17-.LFB17
 2068 0090 00000000 		.4byte	.LFB18
 2069 0094 18000000 		.4byte	.LFE18-.LFB18
 2070 0098 00000000 		.4byte	.LFB19
 2071 009c 3C000000 		.4byte	.LFE19-.LFB19
 2072 00a0 00000000 		.4byte	.LFB0
 2073 00a4 30000000 		.4byte	.LFE0-.LFB0
 2074 00a8 00000000 		.4byte	.LFB2
 2075 00ac 1C000000 		.4byte	.LFE2-.LFB2
 2076 00b0 00000000 		.4byte	.LFB20
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 58


 2077 00b4 02000000 		.4byte	.LFE20-.LFB20
 2078 00b8 00000000 		.4byte	.LFB21
 2079 00bc 02000000 		.4byte	.LFE21-.LFB21
 2080 00c0 00000000 		.4byte	.LFB22
 2081 00c4 10000000 		.4byte	.LFE22-.LFB22
 2082 00c8 00000000 		.4byte	.LFB23
 2083 00cc 18000000 		.4byte	.LFE23-.LFB23
 2084 00d0 00000000 		.4byte	0
 2085 00d4 00000000 		.4byte	0
 2086              		.section	.debug_ranges,"",%progbits
 2087              	.Ldebug_ranges0:
 2088 0000 0C000000 		.4byte	.LBB22
 2089 0004 0E000000 		.4byte	.LBE22
 2090 0008 10000000 		.4byte	.LBB25
 2091 000c 12000000 		.4byte	.LBE25
 2092 0010 00000000 		.4byte	0
 2093 0014 00000000 		.4byte	0
 2094 0018 00000000 		.4byte	.LFB1
 2095 001c 30000000 		.4byte	.LFE1
 2096 0020 00000000 		.4byte	.LFB3
 2097 0024 28000000 		.4byte	.LFE3
 2098 0028 00000000 		.4byte	.LFB4
 2099 002c 02000000 		.4byte	.LFE4
 2100 0030 00000000 		.4byte	.LFB5
 2101 0034 02000000 		.4byte	.LFE5
 2102 0038 00000000 		.4byte	.LFB6
 2103 003c 02000000 		.4byte	.LFE6
 2104 0040 00000000 		.4byte	.LFB7
 2105 0044 02000000 		.4byte	.LFE7
 2106 0048 00000000 		.4byte	.LFB8
 2107 004c 0C000000 		.4byte	.LFE8
 2108 0050 00000000 		.4byte	.LFB9
 2109 0054 0C000000 		.4byte	.LFE9
 2110 0058 00000000 		.4byte	.LFB10
 2111 005c 0C000000 		.4byte	.LFE10
 2112 0060 00000000 		.4byte	.LFB11
 2113 0064 0C000000 		.4byte	.LFE11
 2114 0068 00000000 		.4byte	.LFB12
 2115 006c 18000000 		.4byte	.LFE12
 2116 0070 00000000 		.4byte	.LFB13
 2117 0074 0C000000 		.4byte	.LFE13
 2118 0078 00000000 		.4byte	.LFB14
 2119 007c 10000000 		.4byte	.LFE14
 2120 0080 00000000 		.4byte	.LFB15
 2121 0084 20000000 		.4byte	.LFE15
 2122 0088 00000000 		.4byte	.LFB16
 2123 008c 18000000 		.4byte	.LFE16
 2124 0090 00000000 		.4byte	.LFB17
 2125 0094 24000000 		.4byte	.LFE17
 2126 0098 00000000 		.4byte	.LFB18
 2127 009c 18000000 		.4byte	.LFE18
 2128 00a0 00000000 		.4byte	.LFB19
 2129 00a4 3C000000 		.4byte	.LFE19
 2130 00a8 00000000 		.4byte	.LFB0
 2131 00ac 30000000 		.4byte	.LFE0
 2132 00b0 00000000 		.4byte	.LFB2
 2133 00b4 1C000000 		.4byte	.LFE2
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 59


 2134 00b8 00000000 		.4byte	.LFB20
 2135 00bc 02000000 		.4byte	.LFE20
 2136 00c0 00000000 		.4byte	.LFB21
 2137 00c4 02000000 		.4byte	.LFE21
 2138 00c8 00000000 		.4byte	.LFB22
 2139 00cc 10000000 		.4byte	.LFE22
 2140 00d0 00000000 		.4byte	.LFB23
 2141 00d4 18000000 		.4byte	.LFE23
 2142 00d8 00000000 		.4byte	0
 2143 00dc 00000000 		.4byte	0
 2144              		.section	.debug_line,"",%progbits
 2145              	.Ldebug_line0:
 2146 0000 5E020000 		.section	.debug_str,"MS",%progbits,1
 2146      02006500 
 2146      00000201 
 2146      FB0E0D00 
 2146      01010101 
 2147              	.LASF54:
 2148 0000 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\SPIM_1.c\000"
 2148      6E657261 
 2148      7465645F 
 2148      536F7572 
 2148      63655C50 
 2149              	.LASF34:
 2150 0022 5350494D 		.ascii	"SPIM_1_GetTxBufferSize\000"
 2150      5F315F47 
 2150      65745478 
 2150      42756666 
 2150      65725369 
 2151              	.LASF42:
 2152 0039 5350494D 		.ascii	"SPIM_1_Start\000"
 2152      5F315F53 
 2152      74617274 
 2152      00
 2153              	.LASF30:
 2154 0046 72784461 		.ascii	"rxData\000"
 2154      746100
 2155              	.LASF22:
 2156 004d 5350494D 		.ascii	"SPIM_1_Enable\000"
 2156      5F315F45 
 2156      6E61626C 
 2156      6500
 2157              	.LASF15:
 2158 005b 5350494D 		.ascii	"SPIM_1_EnableTxInt\000"
 2158      5F315F45 
 2158      6E61626C 
 2158      65547849 
 2158      6E7400
 2159              	.LASF35:
 2160 006e 5350494D 		.ascii	"SPIM_1_ClearTxBuffer\000"
 2160      5F315F43 
 2160      6C656172 
 2160      54784275 
 2160      66666572 
 2161              	.LASF3:
 2162 0083 73686F72 		.ascii	"short unsigned int\000"
 2162      7420756E 
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 60


 2162      7369676E 
 2162      65642069 
 2162      6E7400
 2163              	.LASF8:
 2164 0096 756E7369 		.ascii	"unsigned int\000"
 2164      676E6564 
 2164      20696E74 
 2164      00
 2165              	.LASF29:
 2166 00a3 74784461 		.ascii	"txData\000"
 2166      746100
 2167              	.LASF32:
 2168 00aa 5350494D 		.ascii	"SPIM_1_GetRxBufferSize\000"
 2168      5F315F47 
 2168      65745278 
 2168      42756666 
 2168      65725369 
 2169              	.LASF25:
 2170 00c1 5350494D 		.ascii	"SPIM_1_SetTxInterruptMode\000"
 2170      5F315F53 
 2170      65745478 
 2170      496E7465 
 2170      72727570 
 2171              	.LASF19:
 2172 00db 5350494D 		.ascii	"SPIM_1_ReadTxStatus\000"
 2172      5F315F52 
 2172      65616454 
 2172      78537461 
 2172      74757300 
 2173              	.LASF26:
 2174 00ef 5350494D 		.ascii	"SPIM_1_SetRxInterruptMode\000"
 2174      5F315F53 
 2174      65745278 
 2174      496E7465 
 2174      72727570 
 2175              	.LASF48:
 2176 0109 5350494D 		.ascii	"SPIM_1_initVar\000"
 2176      5F315F69 
 2176      6E697456 
 2176      617200
 2177              	.LASF7:
 2178 0118 6C6F6E67 		.ascii	"long long unsigned int\000"
 2178      206C6F6E 
 2178      6720756E 
 2178      7369676E 
 2178      65642069 
 2179              	.LASF33:
 2180 012f 73697A65 		.ascii	"size\000"
 2180      00
 2181              	.LASF52:
 2182 0134 5350494D 		.ascii	"SPIM_1_IntClock_Stop\000"
 2182      5F315F49 
 2182      6E74436C 
 2182      6F636B5F 
 2182      53746F70 
 2183              	.LASF5:
 2184 0149 6C6F6E67 		.ascii	"long unsigned int\000"
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 61


 2184      20756E73 
 2184      69676E65 
 2184      6420696E 
 2184      7400
 2185              	.LASF51:
 2186 015b 5350494D 		.ascii	"SPIM_1_IntClock_Start\000"
 2186      5F315F49 
 2186      6E74436C 
 2186      6F636B5F 
 2186      53746172 
 2187              	.LASF12:
 2188 0171 75696E74 		.ascii	"uint8\000"
 2188      3800
 2189              	.LASF53:
 2190 0177 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 2190      4320342E 
 2190      392E3320 
 2190      32303135 
 2190      30333033 
 2191 01aa 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 2191      20726576 
 2191      6973696F 
 2191      6E203232 
 2191      31323230 
 2192 01dd 73202D73 		.ascii	"s -std=gnu99 -ffunction-sections -ffat-lto-objects\000"
 2192      74643D67 
 2192      6E753939 
 2192      202D6666 
 2192      756E6374 
 2193              	.LASF44:
 2194 0210 5350494D 		.ascii	"SPIM_1_EnableInt\000"
 2194      5F315F45 
 2194      6E61626C 
 2194      65496E74 
 2194      00
 2195              	.LASF24:
 2196 0221 656E6162 		.ascii	"enableInterrupts\000"
 2196      6C65496E 
 2196      74657272 
 2196      75707473 
 2196      00
 2197              	.LASF1:
 2198 0232 756E7369 		.ascii	"unsigned char\000"
 2198      676E6564 
 2198      20636861 
 2198      7200
 2199              	.LASF45:
 2200 0240 5350494D 		.ascii	"SPIM_1_DisableInt\000"
 2200      5F315F44 
 2200      69736162 
 2200      6C65496E 
 2200      7400
 2201              	.LASF10:
 2202 0252 646F7562 		.ascii	"double\000"
 2202      6C6500
 2203              	.LASF27:
 2204 0259 696E7453 		.ascii	"intSrc\000"
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 62


 2204      726300
 2205              	.LASF40:
 2206 0260 5350494D 		.ascii	"SPIM_1_ClearFIFO\000"
 2206      5F315F43 
 2206      6C656172 
 2206      4649464F 
 2206      00
 2207              	.LASF41:
 2208 0271 5350494D 		.ascii	"SPIM_1_Init\000"
 2208      5F315F49 
 2208      6E697400 
 2209              	.LASF36:
 2210 027d 5350494D 		.ascii	"SPIM_1_PutArray\000"
 2210      5F315F50 
 2210      75744172 
 2210      72617900 
 2211              	.LASF56:
 2212 028d 4379456E 		.ascii	"CyEnterCriticalSection\000"
 2212      74657243 
 2212      72697469 
 2212      63616C53 
 2212      65637469 
 2213              	.LASF46:
 2214 02a4 5350494D 		.ascii	"SPIM_1_SetInterruptMode\000"
 2214      5F315F53 
 2214      6574496E 
 2214      74657272 
 2214      7570744D 
 2215              	.LASF55:
 2216 02bc 5C5C766D 		.ascii	"\\\\vmware-host\\Shared Folders\\Documents\\PSoC Cr"
 2216      77617265 
 2216      2D686F73 
 2216      745C5368 
 2216      61726564 
 2217 02ea 6561746F 		.ascii	"eator\\FinalProject\\FinalV2.cydsn\000"
 2217      725C4669 
 2217      6E616C50 
 2217      726F6A65 
 2217      63745C46 
 2218              	.LASF20:
 2219 030b 5350494D 		.ascii	"SPIM_1_ReadRxStatus\000"
 2219      5F315F52 
 2219      65616452 
 2219      78537461 
 2219      74757300 
 2220              	.LASF57:
 2221 031f 43794578 		.ascii	"CyExitCriticalSection\000"
 2221      69744372 
 2221      69746963 
 2221      616C5365 
 2221      6374696F 
 2222              	.LASF38:
 2223 0335 62797465 		.ascii	"byteCount\000"
 2223      436F756E 
 2223      7400
 2224              	.LASF16:
 2225 033f 5350494D 		.ascii	"SPIM_1_EnableRxInt\000"
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 63


 2225      5F315F45 
 2225      6E61626C 
 2225      65527849 
 2225      6E7400
 2226              	.LASF39:
 2227 0352 62756649 		.ascii	"bufIndex\000"
 2227      6E646578 
 2227      00
 2228              	.LASF17:
 2229 035b 5350494D 		.ascii	"SPIM_1_DisableTxInt\000"
 2229      5F315F44 
 2229      69736162 
 2229      6C655478 
 2229      496E7400 
 2230              	.LASF47:
 2231 036f 5350494D 		.ascii	"SPIM_1_ReadStatus\000"
 2231      5F315F52 
 2231      65616453 
 2231      74617475 
 2231      7300
 2232              	.LASF13:
 2233 0381 72656738 		.ascii	"reg8\000"
 2233      00
 2234              	.LASF14:
 2235 0386 73697A65 		.ascii	"sizetype\000"
 2235      74797065 
 2235      00
 2236              	.LASF6:
 2237 038f 6C6F6E67 		.ascii	"long long int\000"
 2237      206C6F6E 
 2237      6720696E 
 2237      7400
 2238              	.LASF9:
 2239 039d 666C6F61 		.ascii	"float\000"
 2239      7400
 2240              	.LASF11:
 2241 03a3 63686172 		.ascii	"char\000"
 2241      00
 2242              	.LASF23:
 2243 03a8 5350494D 		.ascii	"SPIM_1_Stop\000"
 2243      5F315F53 
 2243      746F7000 
 2244              	.LASF31:
 2245 03b4 5350494D 		.ascii	"SPIM_1_ReadRxData\000"
 2245      5F315F52 
 2245      65616452 
 2245      78446174 
 2245      6100
 2246              	.LASF2:
 2247 03c6 73686F72 		.ascii	"short int\000"
 2247      7420696E 
 2247      7400
 2248              	.LASF43:
 2249 03d0 5350494D 		.ascii	"SPIM_1_ClearRxBuffer\000"
 2249      5F315F43 
 2249      6C656172 
 2249      52784275 
ARM GAS  C:\Users\IVYLIU~1\AppData\Local\Temp\cceRagnT.s 			page 64


 2249      66666572 
 2250              	.LASF37:
 2251 03e5 62756666 		.ascii	"buffer\000"
 2251      657200
 2252              	.LASF50:
 2253 03ec 5350494D 		.ascii	"SPIM_1_swStatusRx\000"
 2253      5F315F73 
 2253      77537461 
 2253      74757352 
 2253      7800
 2254              	.LASF4:
 2255 03fe 6C6F6E67 		.ascii	"long int\000"
 2255      20696E74 
 2255      00
 2256              	.LASF21:
 2257 0407 746D7053 		.ascii	"tmpStatus\000"
 2257      74617475 
 2257      7300
 2258              	.LASF49:
 2259 0411 5350494D 		.ascii	"SPIM_1_swStatusTx\000"
 2259      5F315F73 
 2259      77537461 
 2259      74757354 
 2259      7800
 2260              	.LASF0:
 2261 0423 7369676E 		.ascii	"signed char\000"
 2261      65642063 
 2261      68617200 
 2262              	.LASF28:
 2263 042f 5350494D 		.ascii	"SPIM_1_WriteTxData\000"
 2263      5F315F57 
 2263      72697465 
 2263      54784461 
 2263      746100
 2264              	.LASF18:
 2265 0442 5350494D 		.ascii	"SPIM_1_DisableRxInt\000"
 2265      5F315F44 
 2265      69736162 
 2265      6C655278 
 2265      496E7400 
 2266              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
