#add_file options
add_file -vhdl "E:/workspaces/activehdl/03_ProASIC3demo_actel/hdl/test.vhd"
set_option -top_module work.TEST

#device options
set_option -technology ProASIC3
set_option -part A3P250

#compilation/mapping options
set_option -symbolic_fsm_compiler true

#compilation/mapping options
set_option -frequency 100.000

#simulation options
impl -active "synthesis"
project -result_file "E:/workspaces/activehdl/03_ProASIC3demo_actel/synthesis/TEST.edn"
