latch:0.0635510141645
latches:0.0578729590043
logic:0.014158218831
combinational:0.0119279466122
tradeooe:0.0104174940558
reachable:0.0103986899624
encoding:0.00943120271473
bdd:0.00927051586553
sentovich:0.00868124504651
horia:0.0086426706828
removal:0.00838698634882
toma:0.00781312054186
rard:0.00768237394027
sequenceur:0.00768237394027
esterel:0.00751732411433
removable:0.00721801541386
ellen:0.00721801541386
cation:0.00720283256856
veri:0.00720108470956
trappes:0.00672207719774
blifopt:0.00672207719774
tcintnocount:0.0057617804552
circuits:0.00569646544062
bdds:0.00547652212375
berry:0.0050331545679
inria:0.00492886991138
tcint:0.00480148371267
hot:0.00476808149365
rem:0.00448559828207
removed:0.00447506475737
circuit:0.00428625032337
sis:0.00413806517025
retiming:0.00384479852749
dioeerent:0.00377486592593
dioecult:0.00373058654202
rr:0.0036524797677
foreach:0.00363970501264
nova:0.00349433853956
renault:0.0034724980186
literals:0.00342229980954
reg:0.00336599443124
cant:0.00320399877291
unreachable:0.00306161358234
transformation:0.00305848862148
designs:0.00293761062885
combopt:0.0028808902276
exorbitant:0.0028808902276
controle:0.0028808902276
fsm:0.00283709884663
descriptions:0.00278323078763
speci:0.0027587101135
encodings:0.00273935982578
runner:0.00260437351395
satis:0.00259978929474
nal:0.00259254122761
lit:0.00256319901833
synthesis:0.00255968324665
registers:0.00252453804226
migrate:0.0024844855132
signi:0.00243389198221
jrj:0.00243389198221
assignment:0.00240112206104
rst:0.00239520466423
suoeciently:0.00232756707919
redundant:0.00228168371025
cofactor:0.00223835192521
optimization:0.00220791772795
eoecient:0.00216540462416
fold:0.00200654080856
removing:0.00193996059149
snecma:0.00192059348507
ubiquitously:0.00192059348507
abcdef:0.00192059348507
controlecount:0.00192059348507
heuristics:0.00183733144573
abc:0.00179763264075
encoded:0.00177001436154
remove:0.00172669377547
reachability:0.00169066660637
literal:0.00165175709916
eoeects:0.00162833427472
reaeect:0.00162833427472
eoeect:0.00162833427472
controlling:0.00148654809874
gate:0.00146751362912
dat:0.00144360308277
resynthesis:0.00140245570051
deltar:0.00140245570051
brayton:0.00140245570051
ed:0.00135869361497
script:0.00135096602593
implementations:0.00135068566974
tiger:0.00133530050537
iterating:0.00133303920768
heuristic:0.00131026383705
decoding:0.00130748321564
simpli:0.00128159950916
jlj:0.00128159950916
traversal:0.00127412076132
exploration:0.00125917556782
iscas:0.00123682903275
symbolic:0.00121050154616
fpgas:0.0011984217605
vs:0.00118300327004
nonetheless:0.00114399278027
strive:0.00113483953865
shannon:0.00113483953865
automation:0.00113005999808
gates:0.001116408326
merge:0.00111012836762
transition:0.00110130566929
nite:0.00108539375039
blow:0.0010832990021
industrial:0.00105169659788
greedily:0.00105013865979
selecting:0.00104490245332
thoroughly:0.00103005731839
iterate:0.00101598505749
fanout:0.00101133434904
incremental:0.000987947725951
hardware:0.000982437237411
sequential:0.000961431575052
hotj:0.000960296742534
pessimize:0.000960296742534
irobustj:0.000960296742534
camurati:0.000960296742534
iredundant:0.000960296742534
resyn:0.000960296742534
mesr:0.000960296742534
gard:0.000960296742534
cumulatives:0.000960296742534
eoecacy:0.000960296742534
seawright:0.000960296742534
kalla:0.000960296742534
latchesj:0.000960296742534
priyank:0.000960296742534
resoundingly:0.000960296742534
quer:0.000960296742534
yunjian:0.000960296742534
ciesielski:0.000960296742534
remlatch:0.000960296742534
insigni:0.000960296742534
gianpiero:0.000960296742534
reaeects:0.000960296742534
igroup:0.000960296742534
extracting:0.000955590570988
favorably:0.00095423572898
replaced:0.000927874822434
expensive:0.000916673427426
subsequent:0.000915131680977
cpu:0.000912673484099
updated:0.000903589486036
machines:0.000899719471816
causal:0.000894605693408
hahnsang:0.000868124504651
epspectra:0.000868124504651
tradeooes:0.000868124504651
systemsthe:0.000868124504651
sacres:0.000868124504651
qcc:0.000868124504651
winkelmann:0.000868124504651
cabodi:0.000868124504651
genie:0.000868124504651
aoeect:0.000868124504651
aeexibility:0.000868124504651
chm:0.000868124504651
amar:0.000868124504651
traoec:0.000868124504651
bouali:0.000868124504651
metrics:0.000853650042498
benchmarks:0.000850588303437
nd:0.00082673731964
eoeciency:0.000814167137362
single latch:0.0273665753859
latch removal:0.0231563330188
logic optimization:0.0134318958095
state assignment:0.0134167340171
latch l:0.0126307271012
reachable states:0.0108950430972
m sentovich:0.0105256059177
latch logic:0.0105256059177
latch optimization:0.0105256059177
one hot:0.0104188780726
veri cation:0.00988341137062
ellen m:0.0096042432281
horia toma:0.00947304532589
removed list:0.00947304532589
circuits generated:0.00947304532589
sentovich horia:0.00947304532589
combinational logic:0.00934834534757
level descriptions:0.0089570283394
reachable state:0.0088852906159
toma g:0.00842048473412
g rard:0.00842048473412
n sigma2943:0.00842048473412
inria latch:0.00842048473412
re encoding:0.00815857248588
rard berry:0.00736792414236
rem latch:0.00736792414236
minimum latch:0.00736792414236
logic tradeooe:0.00736792414236
explicit state:0.00732847773224
rr n:0.00670836700853
combinational function:0.00543904832392
r l:0.00542053989164
state set:0.00534191162718
removable list:0.00526280295883
foreach latch:0.00526280295883
high level:0.00523523041548
one latch:0.00480212161405
redundant latches:0.00421024236706
many latches:0.00421024236706
reg lit:0.00421024236706
hot encoded:0.00421024236706
fold states:0.00421024236706
subsequent logic:0.00421024236706
logic size:0.00421024236706
redundant registers:0.00421024236706
remove latches:0.00421024236706
state l:0.0037310821693
initial implementation:0.00366752837476
transition graph:0.00350660505959
transformation 2:0.00347295935752
resulting logic:0.00347295935752
exact algorithm:0.00341741946765
signi cant:0.00317498942797
speci cation:0.00317498942797
equivalent states:0.00317498942797
remaining latches:0.0031576817753
remove latch:0.0031576817753
removing latches:0.0031576817753
best latch:0.0031576817753
states computation:0.0031576817753
tcintnocount 19:0.0031576817753
latch 2:0.0031576817753
latch cost:0.0031576817753
two latches:0.0031576817753
latch algorithms:0.0031576817753
three latches:0.0031576817753
exact single:0.0031576817753
latch encoding:0.0031576817753
nal implementation:0.0031576817753
nova sis:0.0031576817753
latch m:0.0031576817753
latch 1:0.0031576817753
list removed:0.0031576817753
migrate states:0.0031576817753
latch version:0.0031576817753
cation times:0.0031576817753
large designs:0.00310383507765
l j:0.00305119948326
small examples:0.00298486573544
care conditions:0.00288127296843
unreachable state:0.00288127296843
literal count:0.00288127296843
implementation size:0.00288127296843
encoding space:0.00288127296843
states condition:0.00288127296843
approximate reachability:0.00288127296843
reachability analysis:0.00284486001256
state machines:0.00275414075577
symbolic traversal:0.00271952416196
designs generated:0.00271952416196
bdd size:0.00260471951814
many redundant:0.00260471951814
minimum number:0.00255156486583
state encoding:0.0025156376282
state transition:0.00247427010326
logic synthesis:0.00245373631987
additional logic:0.00244282591075
removal algorithm:0.00244282591075
l 0:0.0023780379924
let l:0.00235320291275
satis ed:0.00228078723937
nite state:0.00228078723937
large circuits:0.00223864930158
r new:0.00223864930158
log 2:0.00215237519028
finite state:0.00211361402497
successively remove:0.00210512118353
maximum latch:0.00210512118353
lit reg:0.00210512118353
quite dioeerent:0.00210512118353
hot implementation:0.00210512118353
additional combinational:0.00210512118353
overall logic:0.00210512118353
list foreach:0.00210512118353
equivalent state:0.00210512118353
k brayton:0.00210512118353
good latch:0.00210512118353
e logic:0.00210512118353
re encode:0.00210512118353
number of latches:0.0288165581097
generated from high:0.0121725092226
high level descriptions:0.0111590522795
ellen m sentovich:0.0110659174751
sentovich horia toma:0.00995932572758
m sentovich horia:0.00995932572758
optimization in circuits:0.00995932572758
rr n sigma2943:0.00885273398007
inria latch optimization:0.00885273398007
horia toma g:0.00885273398007
toma g rard:0.00885273398007
single latch removal:0.00885273398007
latch logic tradeooe:0.00774614223256
g rard berry:0.00774614223256
reachable state set:0.00710121508693
set of latches:0.00663955048505
foreach latch l:0.00553295873754
one hot encoded:0.00442636699003
explicit state assignment:0.00442636699003
d and e:0.00426044286123
state transition graph:0.00407191749273
l i l:0.00368853981059
n by n:0.00353964667073
n 1 algorithm:0.00331977524253
single latch 1:0.00331977524253
latch removal algorithm:0.00331977524253
states the re:0.00331977524253
remove latch m:0.00331977524253
subsequent logic optimization:0.00331977524253
single latch 2:0.00331977524253
latch m l:0.00331977524253
single latch algorithms:0.00331977524253
best latch cost:0.00331977524253
removal and optimization:0.00331977524253
list removed list:0.00331977524253
log 2 jrj:0.00331977524253
reachable states computation:0.00331977524253
n sigma2943 ellen:0.00331977524253
veri cation times:0.00331977524253
approximate reachability analysis:0.00331977524253
far too expensive:0.0030433778944
condition the condition:0.0030433778944
state l 1:0.0030433778944
explicit state transition:0.0030433778944
l i 2:0.00254352192351
l 1 l:0.00238566907772
synthesis and optimization:0.00236296648409
hardware and software:0.00227981955278
single latch algorithm:0.00221318349502
sequenceur and trappes:0.00221318349502
assignment from high:0.00221318349502
selecting the latch:0.00221318349502
j oe return:0.00221318349502
trappes 53 154:0.00221318349502
controlling the logic:0.00221318349502
runner 6 5:0.00221318349502
implies r l:0.00221318349502
generated from esterel:0.00221318349502
latches to remove:0.00221318349502
k for r:0.00221318349502
unreachable state l:0.00221318349502
latch removal algorithms:0.00221318349502
encoding function e:0.00221318349502
couple each reachable:0.00221318349502
reg lit reg:0.00221318349502
latches as possible:0.00221318349502
state space decomposition:0.00221318349502
latches inria latch:0.00221318349502
removed list removed:0.00221318349502
list j oe:0.00221318349502
incremental re encoding:0.00221318349502
robert k brayton:0.00221318349502
reachable states ffl:0.00221318349502
l i deltar:0.00221318349502
decomposition for approximate:0.00221318349502
signi cant logic:0.00221318349502
removing as many:0.00221318349502
encoding will couple:0.00221318349502
apply heuristic techniques:0.00221318349502
optimization in sis:0.00221318349502
lit reg lit:0.00221318349502
l to produce:0.00221318349502
exact state minimization:0.00221318349502
examples behaved similarly:0.00221318349502
many redundant registers:0.00221318349502
removed latch l:0.00221318349502
removed list foreach:0.00221318349502
