 module PC(input reset,input clock,input [0:31] pc ,output reg [0:31] pc_out);

    
   always@(posedge clock) begin
   
           if (reset) begin
            pc_out <= 0;
        end
        else begin
            pc_out <=pc;
        
        end
        end
   
endmodule

