

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Fri Jan  3 02:39:25 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab6_2_3
* Solution:       solution1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.900|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   14|   14|   14|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|         3|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|    71|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    42|    -|
|Register         |        -|      -|    108|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|    108|   113|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|   ~0  |     1|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |add_ln8_fu_87_p2   |     +    |      0|  0|  39|          32|          32|
    |i_fu_71_p2         |     +    |      0|  0|  12|           3|           1|
    |ap_block_state3    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln7_fu_65_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln9_fu_77_p2  |   icmp   |      0|  0|   9|           3|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  71|          42|          39|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  33|          6|    1|          6|
    |i_0_reg_54  |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  42|          8|    4|         12|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |acc               |  32|   0|   32|          0|
    |add_ln8_reg_115   |  32|   0|   32|          0|
    |ap_CS_fsm         |   5|   0|    5|          0|
    |d_read_reg_106    |  32|   0|   32|          0|
    |i_0_reg_54        |   3|   0|    3|          0|
    |i_reg_101         |   3|   0|    3|          0|
    |icmp_ln9_reg_111  |   1|   0|    1|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 108|   0|  108|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_start       |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_done        | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_idle        | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_ready       | out |    1| ap_ctrl_hs |      foo     | return value |
|d_req_din      | out |    1|   ap_bus   |       d      |    pointer   |
|d_req_full_n   |  in |    1|   ap_bus   |       d      |    pointer   |
|d_req_write    | out |    1|   ap_bus   |       d      |    pointer   |
|d_rsp_empty_n  |  in |    1|   ap_bus   |       d      |    pointer   |
|d_rsp_read     | out |    1|   ap_bus   |       d      |    pointer   |
|d_address      | out |   32|   ap_bus   |       d      |    pointer   |
|d_datain       |  in |   32|   ap_bus   |       d      |    pointer   |
|d_dataout      | out |   32|   ap_bus   |       d      |    pointer   |
|d_size         | out |   32|   ap_bus   |       d      |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

