// Seed: 209468379
module module_0 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    output supply0 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input uwire id_6,
    input uwire id_7,
    input wand id_8,
    input wire id_9,
    input wire id_10,
    input wor id_11,
    input uwire id_12,
    input uwire id_13,
    input wand id_14
);
  always @(posedge -1) $unsigned(29);
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd37,
    parameter id_4  = 32'd53
) (
    output uwire id_0,
    input wire id_1,
    input wand id_2,
    input wire id_3,
    input wire _id_4,
    input uwire id_5,
    output tri1 id_6,
    output tri1 id_7,
    input wor id_8,
    output wor id_9,
    input wand id_10,
    input wire id_11,
    input supply1 id_12,
    output wor _id_13
);
  logic id_15;
  ;
  logic [id_13 : id_4] id_16;
  ;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_9,
      id_9,
      id_8,
      id_11,
      id_5,
      id_3,
      id_2,
      id_10,
      id_2,
      id_3,
      id_2,
      id_11
  );
  assign modCall_1.id_4 = 0;
endmodule
