Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat May 17 20:35:47 2025
| Host         : Dgda_01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file chronometre_timing_summary_routed.rpt -pb chronometre_timing_summary_routed.pb -rpx chronometre_timing_summary_routed.rpx -warn_on_violation
| Design       : chronometre
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U1_DIV_1HZ/temp_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2_DIV_250HZ/temp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.177        0.000                      0                   46        0.279        0.000                      0                   46        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.177        0.000                      0                   46        0.279        0.000                      0                   46        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 U1_DIV_1HZ/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1_DIV_1HZ/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 2.255ns (58.926%)  route 1.572ns (41.074%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y23         FDCE                                         r  U1_DIV_1HZ/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U1_DIV_1HZ/count_reg[5]/Q
                         net (fo=2, routed)           0.601     6.161    U1_DIV_1HZ/count[5]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     6.992 r  U1_DIV_1HZ/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    U1_DIV_1HZ/count0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  U1_DIV_1HZ/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.115    U1_DIV_1HZ/count0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  U1_DIV_1HZ/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.229    U1_DIV_1HZ/count0_carry__2_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  U1_DIV_1HZ/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.343    U1_DIV_1HZ/count0_carry__3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  U1_DIV_1HZ/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.457    U1_DIV_1HZ/count0_carry__4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.679 r  U1_DIV_1HZ/count0_carry__5/O[0]
                         net (fo=1, routed)           0.962     8.641    U1_DIV_1HZ/data0[25]
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.327     8.968 r  U1_DIV_1HZ/count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.968    U1_DIV_1HZ/count_0[25]
    SLICE_X62Y26         FDCE                                         r  U1_DIV_1HZ/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504    14.845    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y26         FDCE                                         r  U1_DIV_1HZ/count_reg[25]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDCE (Setup_fdce_C_D)        0.075    15.145    U1_DIV_1HZ/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 U1_DIV_1HZ/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1_DIV_1HZ/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.828ns (23.010%)  route 2.770ns (76.989%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y26         FDCE                                         r  U1_DIV_1HZ/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U1_DIV_1HZ/count_reg[19]/Q
                         net (fo=2, routed)           0.697     6.295    U1_DIV_1HZ/count[19]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.419 r  U1_DIV_1HZ/count[25]_i_4/O
                         net (fo=1, routed)           1.092     7.510    U1_DIV_1HZ/count[25]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.634 r  U1_DIV_1HZ/count[25]_i_2/O
                         net (fo=26, routed)          0.981     8.616    U1_DIV_1HZ/count[25]_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.740 r  U1_DIV_1HZ/count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.740    U1_DIV_1HZ/count_0[4]
    SLICE_X62Y23         FDCE                                         r  U1_DIV_1HZ/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504    14.845    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y23         FDCE                                         r  U1_DIV_1HZ/count_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.029    15.099    U1_DIV_1HZ/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.379ns  (required time - arrival time)
  Source:                 U1_DIV_1HZ/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1_DIV_1HZ/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.854ns (23.563%)  route 2.770ns (76.437%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y26         FDCE                                         r  U1_DIV_1HZ/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U1_DIV_1HZ/count_reg[19]/Q
                         net (fo=2, routed)           0.697     6.295    U1_DIV_1HZ/count[19]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.419 r  U1_DIV_1HZ/count[25]_i_4/O
                         net (fo=1, routed)           1.092     7.510    U1_DIV_1HZ/count[25]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.634 r  U1_DIV_1HZ/count[25]_i_2/O
                         net (fo=26, routed)          0.981     8.616    U1_DIV_1HZ/count[25]_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.150     8.766 r  U1_DIV_1HZ/count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.766    U1_DIV_1HZ/count_0[5]
    SLICE_X62Y23         FDCE                                         r  U1_DIV_1HZ/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504    14.845    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y23         FDCE                                         r  U1_DIV_1HZ/count_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.075    15.145    U1_DIV_1HZ/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  6.379    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 U1_DIV_1HZ/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1_DIV_1HZ/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 1.999ns (56.176%)  route 1.559ns (43.824%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y23         FDCE                                         r  U1_DIV_1HZ/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U1_DIV_1HZ/count_reg[5]/Q
                         net (fo=2, routed)           0.601     6.161    U1_DIV_1HZ/count[5]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     6.992 r  U1_DIV_1HZ/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    U1_DIV_1HZ/count0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  U1_DIV_1HZ/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.115    U1_DIV_1HZ/count0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  U1_DIV_1HZ/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.229    U1_DIV_1HZ/count0_carry__2_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.451 r  U1_DIV_1HZ/count0_carry__3/O[0]
                         net (fo=1, routed)           0.949     8.401    U1_DIV_1HZ/data0[17]
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.299     8.700 r  U1_DIV_1HZ/count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.700    U1_DIV_1HZ/count_0[17]
    SLICE_X62Y27         FDCE                                         r  U1_DIV_1HZ/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.846    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y27         FDCE                                         r  U1_DIV_1HZ/count_reg[17]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)        0.031    15.102    U1_DIV_1HZ/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 U1_DIV_1HZ/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1_DIV_1HZ/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 2.141ns (59.819%)  route 1.438ns (40.181%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y23         FDCE                                         r  U1_DIV_1HZ/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U1_DIV_1HZ/count_reg[5]/Q
                         net (fo=2, routed)           0.601     6.161    U1_DIV_1HZ/count[5]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     6.992 r  U1_DIV_1HZ/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    U1_DIV_1HZ/count0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  U1_DIV_1HZ/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.115    U1_DIV_1HZ/count0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  U1_DIV_1HZ/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.229    U1_DIV_1HZ/count0_carry__2_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  U1_DIV_1HZ/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.343    U1_DIV_1HZ/count0_carry__3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.565 r  U1_DIV_1HZ/count0_carry__4/O[0]
                         net (fo=1, routed)           0.828     8.393    U1_DIV_1HZ/data0[21]
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.327     8.720 r  U1_DIV_1HZ/count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.720    U1_DIV_1HZ/count_0[21]
    SLICE_X62Y26         FDCE                                         r  U1_DIV_1HZ/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504    14.845    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y26         FDCE                                         r  U1_DIV_1HZ/count_reg[21]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDCE (Setup_fdce_C_D)        0.075    15.145    U1_DIV_1HZ/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 U1_DIV_1HZ/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1_DIV_1HZ/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.230%)  route 2.736ns (76.770%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y26         FDCE                                         r  U1_DIV_1HZ/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U1_DIV_1HZ/count_reg[19]/Q
                         net (fo=2, routed)           0.697     6.295    U1_DIV_1HZ/count[19]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.419 r  U1_DIV_1HZ/count[25]_i_4/O
                         net (fo=1, routed)           1.092     7.510    U1_DIV_1HZ/count[25]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.634 r  U1_DIV_1HZ/count[25]_i_2/O
                         net (fo=26, routed)          0.947     8.582    U1_DIV_1HZ/count[25]_i_2_n_0
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.706 r  U1_DIV_1HZ/count[15]_i_1/O
                         net (fo=1, routed)           0.000     8.706    U1_DIV_1HZ/count_0[15]
    SLICE_X62Y26         FDCE                                         r  U1_DIV_1HZ/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504    14.845    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y26         FDCE                                         r  U1_DIV_1HZ/count_reg[15]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X62Y26         FDCE (Setup_fdce_C_D)        0.029    15.135    U1_DIV_1HZ/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.435ns  (required time - arrival time)
  Source:                 U1_DIV_1HZ/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1_DIV_1HZ/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.828ns (23.517%)  route 2.693ns (76.483%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y26         FDCE                                         r  U1_DIV_1HZ/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U1_DIV_1HZ/count_reg[19]/Q
                         net (fo=2, routed)           0.697     6.295    U1_DIV_1HZ/count[19]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.419 r  U1_DIV_1HZ/count[25]_i_4/O
                         net (fo=1, routed)           1.092     7.510    U1_DIV_1HZ/count[25]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.634 r  U1_DIV_1HZ/count[25]_i_2/O
                         net (fo=26, routed)          0.904     8.538    U1_DIV_1HZ/count[25]_i_2_n_0
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.662 r  U1_DIV_1HZ/count[11]_i_1/O
                         net (fo=1, routed)           0.000     8.662    U1_DIV_1HZ/count_0[11]
    SLICE_X62Y24         FDCE                                         r  U1_DIV_1HZ/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502    14.843    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U1_DIV_1HZ/count_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.029    15.097    U1_DIV_1HZ/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  6.435    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 U1_DIV_1HZ/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1_DIV_1HZ/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.828ns (23.514%)  route 2.693ns (76.486%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y26         FDCE                                         r  U1_DIV_1HZ/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U1_DIV_1HZ/count_reg[19]/Q
                         net (fo=2, routed)           0.697     6.295    U1_DIV_1HZ/count[19]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.419 r  U1_DIV_1HZ/count[25]_i_4/O
                         net (fo=1, routed)           1.092     7.510    U1_DIV_1HZ/count[25]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.634 r  U1_DIV_1HZ/count[25]_i_2/O
                         net (fo=26, routed)          0.904     8.539    U1_DIV_1HZ/count[25]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.663 r  U1_DIV_1HZ/count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.663    U1_DIV_1HZ/count_0[2]
    SLICE_X62Y22         FDCE                                         r  U1_DIV_1HZ/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.846    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y22         FDCE                                         r  U1_DIV_1HZ/count_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.031    15.102    U1_DIV_1HZ/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 U1_DIV_1HZ/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1_DIV_1HZ/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.828ns (23.541%)  route 2.689ns (76.459%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y26         FDCE                                         r  U1_DIV_1HZ/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U1_DIV_1HZ/count_reg[19]/Q
                         net (fo=2, routed)           0.697     6.295    U1_DIV_1HZ/count[19]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.419 r  U1_DIV_1HZ/count[25]_i_4/O
                         net (fo=1, routed)           1.092     7.510    U1_DIV_1HZ/count[25]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.634 r  U1_DIV_1HZ/count[25]_i_2/O
                         net (fo=26, routed)          0.900     8.535    U1_DIV_1HZ/count[25]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.659 r  U1_DIV_1HZ/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.659    U1_DIV_1HZ/count_0[1]
    SLICE_X62Y22         FDCE                                         r  U1_DIV_1HZ/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.846    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y22         FDCE                                         r  U1_DIV_1HZ/count_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.029    15.100    U1_DIV_1HZ/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 U1_DIV_1HZ/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1_DIV_1HZ/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.828ns (23.592%)  route 2.682ns (76.408%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y26         FDCE                                         r  U1_DIV_1HZ/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U1_DIV_1HZ/count_reg[19]/Q
                         net (fo=2, routed)           0.697     6.295    U1_DIV_1HZ/count[19]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.419 r  U1_DIV_1HZ/count[25]_i_4/O
                         net (fo=1, routed)           1.092     7.510    U1_DIV_1HZ/count[25]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.634 r  U1_DIV_1HZ/count[25]_i_2/O
                         net (fo=26, routed)          0.893     8.527    U1_DIV_1HZ/count[25]_i_2_n_0
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.651 r  U1_DIV_1HZ/count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.651    U1_DIV_1HZ/count_0[8]
    SLICE_X62Y24         FDCE                                         r  U1_DIV_1HZ/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502    14.843    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U1_DIV_1HZ/count_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.031    15.099    U1_DIV_1HZ/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                  6.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U2_DIV_250HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2_DIV_250HZ/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.585     1.468    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X60Y20         FDCE                                         r  U2_DIV_250HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  U2_DIV_250HZ/count_reg[0]/Q
                         net (fo=3, routed)           0.190     1.822    U2_DIV_250HZ/count_reg_n_0_[0]
    SLICE_X60Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.867 r  U2_DIV_250HZ/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.867    U2_DIV_250HZ/count[0]
    SLICE_X60Y20         FDCE                                         r  U2_DIV_250HZ/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.853     1.980    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X60Y20         FDCE                                         r  U2_DIV_250HZ/count_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.120     1.588    U2_DIV_250HZ/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 U2_DIV_250HZ/temp_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2_DIV_250HZ/temp_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.582     1.465    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X60Y23         FDCE                                         r  U2_DIV_250HZ/temp_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  U2_DIV_250HZ/temp_clk_reg/Q
                         net (fo=3, routed)           0.233     1.862    U2_DIV_250HZ/CLK
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.907 r  U2_DIV_250HZ/temp_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.907    U2_DIV_250HZ/temp_clk_i_1__0_n_0
    SLICE_X60Y23         FDCE                                         r  U2_DIV_250HZ/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.849     1.976    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X60Y23         FDCE                                         r  U2_DIV_250HZ/temp_clk_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.121     1.586    U2_DIV_250HZ/temp_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 U1_DIV_1HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1_DIV_1HZ/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.582     1.465    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U1_DIV_1HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U1_DIV_1HZ/count_reg[0]/Q
                         net (fo=3, routed)           0.255     1.861    U1_DIV_1HZ/count[0]
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.906 r  U1_DIV_1HZ/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.906    U1_DIV_1HZ/count_0[0]
    SLICE_X62Y24         FDCE                                         r  U1_DIV_1HZ/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.850     1.977    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U1_DIV_1HZ/count_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.092     1.557    U1_DIV_1HZ/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 U2_DIV_250HZ/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2_DIV_250HZ/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.254ns (52.157%)  route 0.233ns (47.843%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.585     1.468    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X60Y20         FDCE                                         r  U2_DIV_250HZ/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  U2_DIV_250HZ/count_reg[4]/Q
                         net (fo=2, routed)           0.105     1.737    U2_DIV_250HZ/count_reg_n_0_[4]
    SLICE_X59Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.782 r  U2_DIV_250HZ/count[17]_i_2/O
                         net (fo=18, routed)          0.128     1.910    U2_DIV_250HZ/count[17]_i_2_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.045     1.955 r  U2_DIV_250HZ/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.955    U2_DIV_250HZ/count[5]
    SLICE_X59Y20         FDCE                                         r  U2_DIV_250HZ/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.853     1.980    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X59Y20         FDCE                                         r  U2_DIV_250HZ/count_reg[5]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y20         FDCE (Hold_fdce_C_D)         0.092     1.574    U2_DIV_250HZ/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 U2_DIV_250HZ/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2_DIV_250HZ/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.254ns (49.603%)  route 0.258ns (50.397%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.585     1.468    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X60Y20         FDCE                                         r  U2_DIV_250HZ/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  U2_DIV_250HZ/count_reg[4]/Q
                         net (fo=2, routed)           0.105     1.737    U2_DIV_250HZ/count_reg_n_0_[4]
    SLICE_X59Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.782 r  U2_DIV_250HZ/count[17]_i_2/O
                         net (fo=18, routed)          0.153     1.935    U2_DIV_250HZ/count[17]_i_2_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.045     1.980 r  U2_DIV_250HZ/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.980    U2_DIV_250HZ/count[1]
    SLICE_X60Y20         FDCE                                         r  U2_DIV_250HZ/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.853     1.980    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X60Y20         FDCE                                         r  U2_DIV_250HZ/count_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.121     1.589    U2_DIV_250HZ/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 U2_DIV_250HZ/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2_DIV_250HZ/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.231ns (46.868%)  route 0.262ns (53.132%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.582     1.465    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X59Y23         FDCE                                         r  U2_DIV_250HZ/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U2_DIV_250HZ/count_reg[15]/Q
                         net (fo=2, routed)           0.145     1.751    U2_DIV_250HZ/count_reg_n_0_[15]
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  U2_DIV_250HZ/count[17]_i_3/O
                         net (fo=18, routed)          0.117     1.913    U2_DIV_250HZ/count[17]_i_3_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.958 r  U2_DIV_250HZ/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.958    U2_DIV_250HZ/count[17]
    SLICE_X59Y23         FDCE                                         r  U2_DIV_250HZ/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.849     1.976    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X59Y23         FDCE                                         r  U2_DIV_250HZ/count_reg[17]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y23         FDCE (Hold_fdce_C_D)         0.092     1.557    U2_DIV_250HZ/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 U2_DIV_250HZ/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2_DIV_250HZ/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.254ns (48.188%)  route 0.273ns (51.812%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.584     1.467    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X60Y22         FDCE                                         r  U2_DIV_250HZ/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U2_DIV_250HZ/count_reg[12]/Q
                         net (fo=2, routed)           0.109     1.740    U2_DIV_250HZ/count_reg_n_0_[12]
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  U2_DIV_250HZ/count[17]_i_4/O
                         net (fo=18, routed)          0.164     1.949    U2_DIV_250HZ/count[17]_i_4_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.994 r  U2_DIV_250HZ/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.994    U2_DIV_250HZ/count[10]
    SLICE_X59Y22         FDCE                                         r  U2_DIV_250HZ/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.851     1.978    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X59Y22         FDCE                                         r  U2_DIV_250HZ/count_reg[10]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y22         FDCE (Hold_fdce_C_D)         0.092     1.572    U2_DIV_250HZ/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 U2_DIV_250HZ/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2_DIV_250HZ/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.231ns (44.018%)  route 0.294ns (55.982%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.584     1.467    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X59Y21         FDCE                                         r  U2_DIV_250HZ/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U2_DIV_250HZ/count_reg[6]/Q
                         net (fo=2, routed)           0.178     1.786    U2_DIV_250HZ/count_reg_n_0_[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.831 r  U2_DIV_250HZ/count[17]_i_5/O
                         net (fo=18, routed)          0.116     1.947    U2_DIV_250HZ/count[17]_i_5_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.992 r  U2_DIV_250HZ/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.992    U2_DIV_250HZ/count[8]
    SLICE_X59Y21         FDCE                                         r  U2_DIV_250HZ/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.852     1.979    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X59Y21         FDCE                                         r  U2_DIV_250HZ/count_reg[8]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y21         FDCE (Hold_fdce_C_D)         0.092     1.559    U2_DIV_250HZ/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 U1_DIV_1HZ/temp_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1_DIV_1HZ/temp_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.226ns (41.836%)  route 0.314ns (58.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.585     1.468    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y22         FDCE                                         r  U1_DIV_1HZ/temp_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  U1_DIV_1HZ/temp_clk_reg/Q
                         net (fo=15, routed)          0.314     1.910    U1_DIV_1HZ/CLK
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.098     2.008 r  U1_DIV_1HZ/temp_clk_i_1/O
                         net (fo=1, routed)           0.000     2.008    U1_DIV_1HZ/temp_clk_i_1_n_0
    SLICE_X62Y22         FDCE                                         r  U1_DIV_1HZ/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.853     1.980    U1_DIV_1HZ/temp_clk_reg_0
    SLICE_X62Y22         FDCE                                         r  U1_DIV_1HZ/temp_clk_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.107     1.575    U1_DIV_1HZ/temp_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 U2_DIV_250HZ/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2_DIV_250HZ/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.254ns (44.960%)  route 0.311ns (55.040%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.584     1.467    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X60Y22         FDCE                                         r  U2_DIV_250HZ/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U2_DIV_250HZ/count_reg[12]/Q
                         net (fo=2, routed)           0.109     1.740    U2_DIV_250HZ/count_reg_n_0_[12]
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  U2_DIV_250HZ/count[17]_i_4/O
                         net (fo=18, routed)          0.202     1.987    U2_DIV_250HZ/count[17]_i_4_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I2_O)        0.045     2.032 r  U2_DIV_250HZ/count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.032    U2_DIV_250HZ/count[12]
    SLICE_X60Y22         FDCE                                         r  U2_DIV_250HZ/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.851     1.978    U2_DIV_250HZ/temp_clk_reg_0
    SLICE_X60Y22         FDCE                                         r  U2_DIV_250HZ/count_reg[12]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.120     1.587    U2_DIV_250HZ/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.445    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   U1_DIV_1HZ/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   U1_DIV_1HZ/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   U1_DIV_1HZ/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   U1_DIV_1HZ/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   U1_DIV_1HZ/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   U1_DIV_1HZ/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   U1_DIV_1HZ/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   U1_DIV_1HZ/count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   U1_DIV_1HZ/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U2_DIV_250HZ/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U2_DIV_250HZ/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U2_DIV_250HZ/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U2_DIV_250HZ/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U2_DIV_250HZ/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U2_DIV_250HZ/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U1_DIV_1HZ/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U1_DIV_1HZ/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U1_DIV_1HZ/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U1_DIV_1HZ/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U1_DIV_1HZ/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U1_DIV_1HZ/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U1_DIV_1HZ/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U1_DIV_1HZ/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U1_DIV_1HZ/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   U1_DIV_1HZ/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   U1_DIV_1HZ/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   U1_DIV_1HZ/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U1_DIV_1HZ/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   U1_DIV_1HZ/count_reg[19]/C



