// Seed: 736989578
module module_0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always begin
    id_3.id_2 <= 1'h0;
  end
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  module_0();
  wire id_6;
  assign id_6 = 1;
  wire id_7, id_8;
endmodule
