{"Source Block": ["hdl/library/axi_dmac/data_mover.v@88:98@HdlIdDef", "\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_length = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] beat_counter = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] beat_counter_minus_one = 'h0;\nreg [ID_WIDTH-1:0] id = 'h00;\nreg [ID_WIDTH-1:0] id_next = 'h00;\n\nreg pending_burst = 1'b0;\nreg active = 1'b0;\nreg last_eot = 1'b0;\nreg last_non_eot = 1'b0;\n"], "Clone Blocks": [["hdl/library/axi_dmac/data_mover.v@91:101", "reg [BEATS_PER_BURST_WIDTH-1:0] beat_counter_minus_one = 'h0;\nreg [ID_WIDTH-1:0] id = 'h00;\nreg [ID_WIDTH-1:0] id_next = 'h00;\n\nreg pending_burst = 1'b0;\nreg active = 1'b0;\nreg last_eot = 1'b0;\nreg last_non_eot = 1'b0;\n\nreg needs_sync = 1'b0;\nwire has_sync = ~needs_sync | s_axi_sync;\n"], ["hdl/library/axi_dmac/data_mover.v@87:97", "`include \"inc_id.vh\"\n\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_length = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] beat_counter = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] beat_counter_minus_one = 'h0;\nreg [ID_WIDTH-1:0] id = 'h00;\nreg [ID_WIDTH-1:0] id_next = 'h00;\n\nreg pending_burst = 1'b0;\nreg active = 1'b0;\nreg last_eot = 1'b0;\n"], ["hdl/library/axi_dmac/data_mover.v@86:96", "\n`include \"inc_id.vh\"\n\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_length = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] beat_counter = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] beat_counter_minus_one = 'h0;\nreg [ID_WIDTH-1:0] id = 'h00;\nreg [ID_WIDTH-1:0] id_next = 'h00;\n\nreg pending_burst = 1'b0;\nreg active = 1'b0;\n"], ["hdl/library/axi_dmac/data_mover.v@85:95", "localparam BEAT_COUNTER_MAX = {BEATS_PER_BURST_WIDTH{1'b1}};\n\n`include \"inc_id.vh\"\n\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_length = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] beat_counter = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] beat_counter_minus_one = 'h0;\nreg [ID_WIDTH-1:0] id = 'h00;\nreg [ID_WIDTH-1:0] id_next = 'h00;\n\nreg pending_burst = 1'b0;\n"], ["hdl/library/axi_dmac/data_mover.v@90:100", "reg [BEATS_PER_BURST_WIDTH-1:0] beat_counter = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] beat_counter_minus_one = 'h0;\nreg [ID_WIDTH-1:0] id = 'h00;\nreg [ID_WIDTH-1:0] id_next = 'h00;\n\nreg pending_burst = 1'b0;\nreg active = 1'b0;\nreg last_eot = 1'b0;\nreg last_non_eot = 1'b0;\n\nreg needs_sync = 1'b0;\n"]], "Diff Content": {"Delete": [[93, "reg [ID_WIDTH-1:0] id_next = 'h00;\n"]], "Add": [[93, "  reg [BEATS_PER_BURST_WIDTH-1:0] last_burst_length = 'h00;\n"], [93, "  reg [BEATS_PER_BURST_WIDTH-1:0] beat_counter = 'h00;\n"], [93, "  reg [BEATS_PER_BURST_WIDTH-1:0] beat_counter_minus_one = 'h0;\n"], [93, "  reg [ID_WIDTH-1:0] id = 'h00;\n"], [93, "  reg [ID_WIDTH-1:0] id_next = 'h00;\n"], [93, "  reg pending_burst = 1'b0;\n"], [93, "  reg active = 1'b0;\n"], [93, "  reg last_eot = 1'b0;\n"], [93, "  reg last_non_eot = 1'b0;\n"], [93, "  reg needs_sync = 1'b0;\n"], [93, "  wire has_sync = ~needs_sync | s_axi_sync;\n"]]}}