<dec f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='47' type='llvm::MCRegister'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='105' u='w' c='_ZN4llvm17InterferenceCache5Entry5clearEPNS_15MachineFunctionEPNS_11SlotIndexesEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='111' u='r' c='_ZNK4llvm17InterferenceCache5Entry10getPhysRegEv'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='96' u='r' c='_ZN4llvm17InterferenceCache5Entry10revalidateEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='107' u='w' c='_ZN4llvm17InterferenceCache5Entry5resetENS_10MCRegisterEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='113' u='r' c='_ZN4llvm17InterferenceCache5Entry5resetENS_10MCRegisterEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='122' u='r' c='_ZN4llvm17InterferenceCache5Entry5validEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='194' u='r' c='_ZN4llvm17InterferenceCache5Entry6updateEj'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='251' u='r' c='_ZN4llvm17InterferenceCache5Entry6updateEj'/>
<offset>0</offset>
<doc f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='46'>/// PhysReg - The register currently represented.</doc>
