aag 167 8 32 1 127
2
4
6
8
10
12
14
16
18 1
20 245
22 0
24 14
26 284
28 0
30 286
32 2
34 288
36 0
38 296
40 0
42 0
44 0
46 298
48 0
50 0
52 302
54 12
56 10
58 308
60 310
62 322
64 332
66 0
68 8
70 193
72 6
74 334
76 0
78 4
80 16
238
82 67 50
84 82 3
86 66 51
88 86 12
90 44 10
92 72 37
94 92 7
96 36 6
98 97 95
100 56 11
102 100 45
104 41 9
106 104 68
108 107 103
110 108 98
112 110 91
114 112 89
116 114 85
118 40 8
120 119 116
122 121 18
124 24 18
126 124 15
128 126 22
130 80 18
132 130 17
134 132 76
136 76 18
138 137 16
140 22 18
142 141 14
144 54 18
146 145 12
148 144 13
150 149 147
152 32 18
154 153 2
156 152 3
158 157 155
160 158 150
162 160 19
164 28 4
166 87 83
168 167 18
170 169 161
172 29 5
174 172 78
176 175 171
178 176 165
180 178 71
182 181 163
184 183 143
186 184 139
188 186 135
190 188 129
192 190 123
194 64 62
196 81 76
198 72 36
200 56 44
202 77 24
204 203 22
206 205 201
208 206 199
210 39 22
212 76 38
214 213 211
216 215 20
218 78 28
220 219 217
222 68 40
224 223 220
226 224 208
228 226 197
230 228 195
232 231 18
234 233 127
236 234 133
238 237 192
240 77 23
242 241 18
244 242 217
246 34 18
248 247 10
250 46 18
252 251 6
254 74 18
256 255 8
258 257 253
260 258 249
262 61 58
264 262 18
266 30 18
268 267 4
270 269 265
272 270 260
274 26 18
276 275 14
278 52 18
280 279 16
282 280 277
284 282 273
286 273 269
288 273 249
290 77 39
292 213 22
294 293 18
296 294 291
298 273 253
300 281 276
302 300 273
304 59 33
306 305 18
308 306 67
310 273 265
312 62 18
314 281 277
316 314 312
318 315 313
320 319 317
322 320 273
324 317 65
326 317 18
328 327 64
330 329 273
332 330 325
334 273 257
i0 i_nEMPTY
i1 i_StoB_REQ0
i2 i_StoB_REQ1
i3 i_StoB_REQ2
i4 i_StoB_REQ3
i5 i_FULL
i6 i_RtoB_ACK1
i7 i_RtoB_ACK0
l0 n39
l1 reg_stateG7_0_out
l2 reg_controllable_BtoR_REQ1_out
l3 reg_i_RtoB_ACK1_out
l4 env_fair1done_out
l5 reg_controllable_BtoS_ACK0_out
l6 sys_fair0done_out
l7 reg_i_nEMPTY_out
l8 sys_fair3done_out
l9 reg_controllable_BtoS_ACK1_out
l10 reg_nstateG7_1_out
l11 reg_controllable_BtoS_ACK2_out
l12 reg_controllable_SLC0_out
l13 reg_controllable_BtoS_ACK3_out
l14 sys_fair1done_out
l15 reg_controllable_SLC1_out
l16 reg_controllable_ENQ_out
l17 env_fair0done_out
l18 reg_i_FULL_out
l19 reg_i_StoB_REQ3_out
l20 reg_stateG12_out
l21 sys_fair4done_out
l22 fair_cnt<0>_out
l23 fair_cnt<1>_out
l24 reg_controllable_DEQ_out
l25 reg_i_StoB_REQ2_out
l26 env_safe_err_happened_out
l27 reg_i_StoB_REQ1_out
l28 sys_fair2done_out
l29 reg_controllable_BtoR_REQ0_out
l30 reg_i_StoB_REQ0_out
l31 reg_i_RtoB_ACK0_out
o0 o_err
c
benchmarks/sol-genbuf04_03_unreal
This file was written by ABC on Thu Dec 14 17:49:08 2017
For information about AIGER format, refer to http://fmv.jku.at/aiger
