âš¡ RTL2GDS Journey â€” SoC Tapeout with VSD & RISC-V

ğŸ‘‹ Welcome! This repository records my week-by-week progress as I take part in the RISC-V SoC Tapeout Program organized by VLSI System Design (VSD).

ğŸš€ The program takes us through the complete ASIC design flow, from RTL coding all the way to a GDSII layout ready for tapeout â€” powered entirely by open-source EDA tools.

ğŸŒŸ About the Program

ğŸ’¡ â€œFrom RTL to Silicon â€” building chips with open-source tools and collective knowledge.â€

This initiative is part of Indiaâ€™s largest RISC-V collaborative tapeout, bringing together 3500+ participants to contribute towards the nationâ€™s growing semiconductor ecosystem.

ğŸ“– Learning Roadmap

RTL â†’ Synthesis â†’ Floorplanning â†’ Placement â†’ Routing â†’ GDSII (Tapeout Ready)

ğŸ“ RTL Design â€“ Building logic at register transfer level

ğŸ”„ Synthesis â€“ Converting RTL into gate-level netlist (Yosys)

ğŸ—ï¸ Physical Design â€“ Floorplanning, placement, routing (OpenLane, Magic)

âœ… Verification â€“ Simulation & debugging (Icarus Verilog, GTKWave, NgSpice)

ğŸ¯ RISC-V Reference SoC Tapeout Program VSD

ğŸ“… Weekly Milestones
Week	Focus	Highlights
Week 0	ğŸ› ï¸ Setup & Tools	Installed open-source EDA tools, verified environment

ğŸ“ Skills & Tools

Tools: Yosys, OpenLane, Magic VLSI, Icarus Verilog, GTKWave, NgSpice, Docker

Concepts: ASIC design flow, timing analysis, design verification

Industry Relevance: Hands-on exposure to real-world chip design using accessible, open-source methods

ğŸ‡®ğŸ‡³ National Impact

This program is a stepping stone in Indiaâ€™s semiconductor journey, aiming to empower engineers and students to directly contribute to chip design and silicon tapeouts.

ğŸ™ Acknowledgments

Special thanks to Kunal Ghosh and the VSD team for creating this unique platform to learn, collaborate, and contribute to silicon design at scale.

ğŸ”— Useful Links

ğŸŒ VSD Official Website

ğŸ”— RISC-V International

ğŸ­ Efabless Platform

ğŸ‘¨â€ğŸ’» Author / Participant: Rahul23-byte
ğŸ“‚ Repository: RTL2GDS Journey

âœ¨ Stay tuned for weekly updates as I move closer to generating my first Tapeout-ready chip!
