Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,738
design__instance__area,11022.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0005276284064166248
power__switching__total,0.0001541002857265994
power__leakage__total,0.0000012295660098970984
power__total,0.0006829582853242755
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2604581901654443
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2601986200149458
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1094483978870679
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.257385120501946
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.109448
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27365502305433687
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.27262556872563826
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6106400558042517
timing__setup__ws__corner:nom_slow_1p08V_125C,14.566065210727553
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.610640
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26550873362518135
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26495445476446117
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2923607549916461
timing__setup__ws__corner:nom_typ_1p20V_25C,15.015775714514579
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.292361
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2604581901654443
clock__skew__worst_setup,0.2601986200149458
timing__hold__ws,0.1094483978870679
timing__setup__ws,14.566065210727553
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109448
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,738
design__instance__area__stdcell,11022.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.380854
design__instance__utilization__stdcell,0.380854
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,14
design__instance__area__class:inverter,76.2048
design__instance__count__class:sequential_cell,86
design__instance__area__class:sequential_cell,4057
design__instance__count__class:multi_input_combinational_cell,423
design__instance__area__class:multi_input_combinational_cell,3870.12
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,187
design__instance__area__class:timing_repair_buffer,2803.25
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,13610.7
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,10
design__instance__area__class:clock_inverter,54.432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,155
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,833
route__net__special,2
route__drc_errors__iter:0,341
route__wirelength__iter:0,14356
route__drc_errors__iter:1,124
route__wirelength__iter:1,14249
route__drc_errors__iter:2,127
route__wirelength__iter:2,14223
route__drc_errors__iter:3,22
route__wirelength__iter:3,14139
route__drc_errors__iter:4,5
route__wirelength__iter:4,14135
route__drc_errors__iter:5,0
route__wirelength__iter:5,14137
route__drc_errors,0
route__wirelength,14137
route__vias,3917
route__vias__singlecut,3917
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,351.105
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,104
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,104
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,104
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,104
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000272359
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000287534
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000696348
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000287534
design_powergrid__voltage__worst,0.0000287534
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000287534
design_powergrid__drop__worst__net:VPWR,0.0000272359
design_powergrid__voltage__worst__net:VGND,0.0000287534
design_powergrid__drop__worst__net:VGND,0.0000287534
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000007829999999999999571562332711938125839878921397030353546142578125
ir__drop__worst,0.00002720000000000000046321453617270691438534413464367389678955078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
