// Seed: 2053269102
macromodule module_0 (
    input tri1  id_0,
    input uwire id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  supply1 id_4 = 1 - 1'b0 & id_0;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output wor id_2,
    input wand id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  wire id_23;
  wire id_24 = id_15;
  assign id_1 = id_24;
  id_25(
      .id_0(1), .id_1(id_1), .id_2(1 - 1), .id_3(1'h0), .id_4(id_19)
  );
  wire id_26;
endmodule
