# AXI4-Lite
AXI4 Lite RTL code using Verilog/SystemVerilog and verification environment using UVM.
