<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1113pt" height="680pt"
 viewBox="0.00 0.00 1113.34 680.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 676)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-676 1109.34,-676 1109.34,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M24.34,-8C24.34,-8 1085.34,-8 1085.34,-8 1091.34,-8 1097.34,-14 1097.34,-20 1097.34,-20 1097.34,-652 1097.34,-652 1097.34,-658 1091.34,-664 1085.34,-664 1085.34,-664 24.34,-664 24.34,-664 18.34,-664 12.34,-658 12.34,-652 12.34,-652 12.34,-20 12.34,-20 12.34,-14 18.34,-8 24.34,-8"/>
<text text-anchor="middle" x="554.84" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="554.84" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:4294967296&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M32.34,-16C32.34,-16 1077.34,-16 1077.34,-16 1083.34,-16 1089.34,-22 1089.34,-28 1089.34,-28 1089.34,-606 1089.34,-606 1089.34,-612 1083.34,-618 1077.34,-618 1077.34,-618 32.34,-618 32.34,-618 26.34,-618 20.34,-612 20.34,-606 20.34,-606 20.34,-28 20.34,-28 20.34,-22 26.34,-16 32.34,-16"/>
<text text-anchor="middle" x="554.84" y="-602.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="554.84" y="-587.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=1&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M112.34,-24C112.34,-24 977.34,-24 977.34,-24 983.34,-24 989.34,-30 989.34,-36 989.34,-36 989.34,-378 989.34,-378 989.34,-384 983.34,-390 977.34,-390 977.34,-390 112.34,-390 112.34,-390 106.34,-390 100.34,-384 100.34,-378 100.34,-378 100.34,-36 100.34,-36 100.34,-30 106.34,-24 112.34,-24"/>
<text text-anchor="middle" x="544.84" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="544.84" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M635.34,-146C635.34,-146 969.34,-146 969.34,-146 975.34,-146 981.34,-152 981.34,-158 981.34,-158 981.34,-332 981.34,-332 981.34,-338 975.34,-344 969.34,-344 969.34,-344 635.34,-344 635.34,-344 629.34,-344 623.34,-338 623.34,-332 623.34,-332 623.34,-158 623.34,-158 623.34,-152 629.34,-146 635.34,-146"/>
<text text-anchor="middle" x="802.34" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="802.34" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M643.34,-154C643.34,-154 786.34,-154 786.34,-154 792.34,-154 798.34,-160 798.34,-166 798.34,-166 798.34,-286 798.34,-286 798.34,-292 792.34,-298 786.34,-298 786.34,-298 643.34,-298 643.34,-298 637.34,-298 631.34,-292 631.34,-286 631.34,-286 631.34,-166 631.34,-166 631.34,-160 637.34,-154 643.34,-154"/>
<text text-anchor="middle" x="714.84" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="714.84" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M651.34,-162C651.34,-162 778.34,-162 778.34,-162 784.34,-162 790.34,-168 790.34,-174 790.34,-174 790.34,-240 790.34,-240 790.34,-246 784.34,-252 778.34,-252 778.34,-252 651.34,-252 651.34,-252 645.34,-252 639.34,-246 639.34,-240 639.34,-240 639.34,-174 639.34,-174 639.34,-168 645.34,-162 651.34,-162"/>
<text text-anchor="middle" x="714.84" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="714.84" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M818.34,-154C818.34,-154 961.34,-154 961.34,-154 967.34,-154 973.34,-160 973.34,-166 973.34,-166 973.34,-286 973.34,-286 973.34,-292 967.34,-298 961.34,-298 961.34,-298 818.34,-298 818.34,-298 812.34,-298 806.34,-292 806.34,-286 806.34,-286 806.34,-166 806.34,-166 806.34,-160 812.34,-154 818.34,-154"/>
<text text-anchor="middle" x="889.84" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="889.84" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M826.34,-162C826.34,-162 953.34,-162 953.34,-162 959.34,-162 965.34,-168 965.34,-174 965.34,-174 965.34,-240 965.34,-240 965.34,-246 959.34,-252 953.34,-252 953.34,-252 826.34,-252 826.34,-252 820.34,-252 814.34,-246 814.34,-240 814.34,-240 814.34,-174 814.34,-174 814.34,-168 820.34,-162 826.34,-162"/>
<text text-anchor="middle" x="889.84" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="889.84" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust79" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust79"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M120.34,-32C120.34,-32 282.34,-32 282.34,-32 288.34,-32 294.34,-38 294.34,-44 294.34,-44 294.34,-110 294.34,-110 294.34,-116 288.34,-122 282.34,-122 282.34,-122 120.34,-122 120.34,-122 114.34,-122 108.34,-116 108.34,-110 108.34,-110 108.34,-44 108.34,-44 108.34,-38 114.34,-32 120.34,-32"/>
<text text-anchor="middle" x="201.34" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="201.34" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust85" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust85"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M314.34,-32C314.34,-32 476.34,-32 476.34,-32 482.34,-32 488.34,-38 488.34,-44 488.34,-44 488.34,-110 488.34,-110 488.34,-116 482.34,-122 476.34,-122 476.34,-122 314.34,-122 314.34,-122 308.34,-122 302.34,-116 302.34,-110 302.34,-110 302.34,-44 302.34,-44 302.34,-38 308.34,-32 314.34,-32"/>
<text text-anchor="middle" x="395.34" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="395.34" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust91" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust91"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M516.34,-32C516.34,-32 678.34,-32 678.34,-32 684.34,-32 690.34,-38 690.34,-44 690.34,-44 690.34,-110 690.34,-110 690.34,-116 684.34,-122 678.34,-122 678.34,-122 516.34,-122 516.34,-122 510.34,-122 504.34,-116 504.34,-110 504.34,-110 504.34,-44 504.34,-44 504.34,-38 510.34,-32 516.34,-32"/>
<text text-anchor="middle" x="597.34" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="597.34" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust97"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M714.34,-32C714.34,-32 876.34,-32 876.34,-32 882.34,-32 888.34,-38 888.34,-44 888.34,-44 888.34,-110 888.34,-110 888.34,-116 882.34,-122 876.34,-122 876.34,-122 714.34,-122 714.34,-122 708.34,-122 702.34,-116 702.34,-110 702.34,-110 702.34,-44 702.34,-44 702.34,-38 708.34,-32 714.34,-32"/>
<text text-anchor="middle" x="795.34" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="795.34" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu_interrupts</title>
<g id="a_clust103"><a xlink:title="clk_domain=system.cpu.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M325.34,-162C325.34,-162 603.34,-162 603.34,-162 609.34,-162 615.34,-168 615.34,-174 615.34,-174 615.34,-240 615.34,-240 615.34,-246 609.34,-252 603.34,-252 603.34,-252 325.34,-252 325.34,-252 319.34,-252 313.34,-246 313.34,-240 313.34,-240 313.34,-174 313.34,-174 313.34,-168 319.34,-162 325.34,-162"/>
<text text-anchor="middle" x="464.34" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="464.34" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M160.34,-398C160.34,-398 396.34,-398 396.34,-398 402.34,-398 408.34,-404 408.34,-410 408.34,-410 408.34,-476 408.34,-476 408.34,-482 402.34,-488 396.34,-488 396.34,-488 160.34,-488 160.34,-488 154.34,-488 148.34,-482 148.34,-476 148.34,-476 148.34,-410 148.34,-410 148.34,-404 154.34,-398 160.34,-398"/>
<text text-anchor="middle" x="278.34" y="-472.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="278.34" y="-457.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust112" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust112"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1009.34,-162C1009.34,-162 1069.34,-162 1069.34,-162 1075.34,-162 1081.34,-168 1081.34,-174 1081.34,-174 1081.34,-240 1081.34,-240 1081.34,-246 1075.34,-252 1069.34,-252 1069.34,-252 1009.34,-252 1009.34,-252 1003.34,-252 997.34,-246 997.34,-240 997.34,-240 997.34,-174 997.34,-174 997.34,-168 1003.34,-162 1009.34,-162"/>
<text text-anchor="middle" x="1039.34" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="1039.34" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M243.84,-572C243.84,-572 176.84,-572 176.84,-572 170.84,-572 164.84,-566 164.84,-560 164.84,-560 164.84,-548 164.84,-548 164.84,-542 170.84,-536 176.84,-536 176.84,-536 243.84,-536 243.84,-536 249.84,-536 255.84,-542 255.84,-548 255.84,-548 255.84,-560 255.84,-560 255.84,-566 249.84,-572 243.84,-572"/>
<text text-anchor="middle" x="210.34" y="-550.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node17" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M252.34,-442C252.34,-442 168.34,-442 168.34,-442 162.34,-442 156.34,-436 156.34,-430 156.34,-430 156.34,-418 156.34,-418 156.34,-412 162.34,-406 168.34,-406 168.34,-406 252.34,-406 252.34,-406 258.34,-406 264.34,-412 264.34,-418 264.34,-418 264.34,-430 264.34,-430 264.34,-436 258.34,-442 252.34,-442"/>
<text text-anchor="middle" x="210.34" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M210.34,-535.74C210.34,-514.36 210.34,-477.69 210.34,-452.44"/>
<polygon fill="black" stroke="black" points="213.84,-452.4 210.34,-442.4 206.84,-452.4 213.84,-452.4"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M182.34,-206C182.34,-206 120.34,-206 120.34,-206 114.34,-206 108.34,-200 108.34,-194 108.34,-194 108.34,-182 108.34,-182 108.34,-176 114.34,-170 120.34,-170 120.34,-170 182.34,-170 182.34,-170 188.34,-170 194.34,-176 194.34,-182 194.34,-182 194.34,-194 194.34,-194 194.34,-200 188.34,-206 182.34,-206"/>
<text text-anchor="middle" x="151.34" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M273.84,-76C273.84,-76 226.84,-76 226.84,-76 220.84,-76 214.84,-70 214.84,-64 214.84,-64 214.84,-52 214.84,-52 214.84,-46 220.84,-40 226.84,-40 226.84,-40 273.84,-40 273.84,-40 279.84,-40 285.84,-46 285.84,-52 285.84,-52 285.84,-64 285.84,-64 285.84,-70 279.84,-76 273.84,-76"/>
<text text-anchor="middle" x="250.34" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M166.13,-169.9C177.18,-156.95 192.53,-138.62 205.34,-122 214.69,-109.87 224.63,-96.06 232.79,-84.46"/>
<polygon fill="black" stroke="black" points="235.78,-86.29 238.64,-76.09 230.04,-82.28 235.78,-86.29"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M291.84,-206C291.84,-206 224.84,-206 224.84,-206 218.84,-206 212.84,-200 212.84,-194 212.84,-194 212.84,-182 212.84,-182 212.84,-176 218.84,-170 224.84,-170 224.84,-170 291.84,-170 291.84,-170 297.84,-170 303.84,-176 303.84,-182 303.84,-182 303.84,-194 303.84,-194 303.84,-200 297.84,-206 291.84,-206"/>
<text text-anchor="middle" x="258.34" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M467.84,-76C467.84,-76 420.84,-76 420.84,-76 414.84,-76 408.84,-70 408.84,-64 408.84,-64 408.84,-52 408.84,-52 408.84,-46 414.84,-40 420.84,-40 420.84,-40 467.84,-40 467.84,-40 473.84,-40 479.84,-46 479.84,-52 479.84,-52 479.84,-64 479.84,-64 479.84,-70 473.84,-76 467.84,-76"/>
<text text-anchor="middle" x="444.34" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M275.93,-169.8C285.21,-161.55 297.18,-152.16 309.34,-146 346.27,-127.29 365.3,-145.57 399.34,-122 412.77,-112.7 423.59,-98.04 431.25,-85.2"/>
<polygon fill="black" stroke="black" points="434.41,-86.7 436.26,-76.27 428.31,-83.28 434.41,-86.7"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M689.34,-206C689.34,-206 659.34,-206 659.34,-206 653.34,-206 647.34,-200 647.34,-194 647.34,-194 647.34,-182 647.34,-182 647.34,-176 653.34,-170 659.34,-170 659.34,-170 689.34,-170 689.34,-170 695.34,-170 701.34,-176 701.34,-182 701.34,-182 701.34,-194 701.34,-194 701.34,-200 695.34,-206 689.34,-206"/>
<text text-anchor="middle" x="674.34" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M669.84,-76C669.84,-76 622.84,-76 622.84,-76 616.84,-76 610.84,-70 610.84,-64 610.84,-64 610.84,-52 610.84,-52 610.84,-46 616.84,-40 622.84,-40 622.84,-40 669.84,-40 669.84,-40 675.84,-40 681.84,-46 681.84,-52 681.84,-52 681.84,-64 681.84,-64 681.84,-70 675.84,-76 669.84,-76"/>
<text text-anchor="middle" x="646.34" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M670.56,-169.74C665.89,-148.36 657.86,-111.69 652.34,-86.44"/>
<polygon fill="black" stroke="black" points="655.7,-85.42 650.14,-76.4 648.86,-86.91 655.7,-85.42"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M864.34,-206C864.34,-206 834.34,-206 834.34,-206 828.34,-206 822.34,-200 822.34,-194 822.34,-194 822.34,-182 822.34,-182 822.34,-176 828.34,-170 834.34,-170 834.34,-170 864.34,-170 864.34,-170 870.34,-170 876.34,-176 876.34,-182 876.34,-182 876.34,-194 876.34,-194 876.34,-200 870.34,-206 864.34,-206"/>
<text text-anchor="middle" x="849.34" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M867.84,-76C867.84,-76 820.84,-76 820.84,-76 814.84,-76 808.84,-70 808.84,-64 808.84,-64 808.84,-52 808.84,-52 808.84,-46 814.84,-40 820.84,-40 820.84,-40 867.84,-40 867.84,-40 873.84,-40 879.84,-46 879.84,-52 879.84,-52 879.84,-64 879.84,-64 879.84,-70 873.84,-76 867.84,-76"/>
<text text-anchor="middle" x="844.34" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M848.66,-169.74C847.83,-148.36 846.4,-111.69 845.41,-86.44"/>
<polygon fill="black" stroke="black" points="848.91,-86.25 845.02,-76.4 841.91,-86.53 848.91,-86.25"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M184.34,-76C184.34,-76 128.34,-76 128.34,-76 122.34,-76 116.34,-70 116.34,-64 116.34,-64 116.34,-52 116.34,-52 116.34,-46 122.34,-40 128.34,-40 128.34,-40 184.34,-40 184.34,-40 190.34,-40 196.34,-46 196.34,-52 196.34,-52 196.34,-64 196.34,-64 196.34,-70 190.34,-76 184.34,-76"/>
<text text-anchor="middle" x="156.34" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M378.34,-76C378.34,-76 322.34,-76 322.34,-76 316.34,-76 310.34,-70 310.34,-64 310.34,-64 310.34,-52 310.34,-52 310.34,-46 316.34,-40 322.34,-40 322.34,-40 378.34,-40 378.34,-40 384.34,-40 390.34,-46 390.34,-52 390.34,-52 390.34,-64 390.34,-64 390.34,-70 384.34,-76 378.34,-76"/>
<text text-anchor="middle" x="350.34" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M580.34,-76C580.34,-76 524.34,-76 524.34,-76 518.34,-76 512.34,-70 512.34,-64 512.34,-64 512.34,-52 512.34,-52 512.34,-46 518.34,-40 524.34,-40 524.34,-40 580.34,-40 580.34,-40 586.34,-40 592.34,-46 592.34,-52 592.34,-52 592.34,-64 592.34,-64 592.34,-70 586.34,-76 580.34,-76"/>
<text text-anchor="middle" x="552.34" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M778.34,-76C778.34,-76 722.34,-76 722.34,-76 716.34,-76 710.34,-70 710.34,-64 710.34,-64 710.34,-52 710.34,-52 710.34,-46 716.34,-40 722.34,-40 722.34,-40 778.34,-40 778.34,-40 784.34,-40 790.34,-46 790.34,-52 790.34,-52 790.34,-64 790.34,-64 790.34,-70 784.34,-76 778.34,-76"/>
<text text-anchor="middle" x="750.34" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M404.84,-206C404.84,-206 333.84,-206 333.84,-206 327.84,-206 321.84,-200 321.84,-194 321.84,-194 321.84,-182 321.84,-182 321.84,-176 327.84,-170 333.84,-170 333.84,-170 404.84,-170 404.84,-170 410.84,-170 416.84,-176 416.84,-182 416.84,-182 416.84,-194 416.84,-194 416.84,-200 410.84,-206 404.84,-206"/>
<text text-anchor="middle" x="369.34" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M594.84,-206C594.84,-206 519.84,-206 519.84,-206 513.84,-206 507.84,-200 507.84,-194 507.84,-194 507.84,-182 507.84,-182 507.84,-176 513.84,-170 519.84,-170 519.84,-170 594.84,-170 594.84,-170 600.84,-170 606.84,-176 606.84,-182 606.84,-182 606.84,-194 606.84,-194 606.84,-200 600.84,-206 594.84,-206"/>
<text text-anchor="middle" x="557.34" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M477.34,-206C477.34,-206 447.34,-206 447.34,-206 441.34,-206 435.34,-200 435.34,-194 435.34,-194 435.34,-182 435.34,-182 435.34,-176 441.34,-170 447.34,-170 447.34,-170 477.34,-170 477.34,-170 483.34,-170 489.34,-176 489.34,-182 489.34,-182 489.34,-194 489.34,-194 489.34,-200 483.34,-206 477.34,-206"/>
<text text-anchor="middle" x="462.34" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M146.16,-418.52C105.15,-414.16 57.3,-405.79 44.34,-390 -24.46,-306.18 -3.34,-243.4 44.34,-146 59.93,-114.15 93.42,-90.61 119.73,-76.1"/>
<polygon fill="black" stroke="black" points="145.85,-422 156.15,-419.51 146.54,-415.04 145.85,-422"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M146.11,-416.39C111.93,-411.4 74.82,-403.12 64.34,-390 30.49,-347.64 28.01,-186.25 64.34,-146 99.36,-107.2 252.25,-146.67 298.34,-122 317.59,-111.69 332.5,-90.99 341.32,-76.13"/>
<polygon fill="black" stroke="black" points="145.74,-419.87 156.12,-417.77 146.69,-412.94 145.74,-419.87"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge8" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M146.16,-413.59C119.28,-408.22 92.4,-400.44 84.34,-390 51.21,-347.08 47.14,-185.45 84.34,-146 115.49,-112.96 451.14,-141.11 492.34,-122 513.58,-112.15 531.09,-91.13 541.61,-76.08"/>
<polygon fill="black" stroke="black" points="145.55,-417.04 156.03,-415.47 146.85,-410.16 145.55,-417.04"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge9" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M146.22,-418.94C127.15,-414.37 108.2,-405.78 96.34,-390 80.05,-368.33 77.56,-165.55 96.34,-146 142.41,-98.05 634.24,-150.45 694.34,-122 714.84,-112.29 731.04,-91.25 740.64,-76.15"/>
<polygon fill="black" stroke="black" points="145.66,-422.4 156.16,-420.98 147.07,-415.55 145.66,-422.4"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor -->
<g id="edge10" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M259.41,-402.43C264.07,-400.81 268.77,-399.3 273.34,-398 292.88,-392.45 303.46,-403.83 318.34,-390 371.33,-340.72 372.55,-244.91 370.63,-206.02"/>
<polygon fill="black" stroke="black" points="258.11,-399.18 249.91,-405.89 260.51,-405.76 258.11,-399.18"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node18" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M388.34,-442C388.34,-442 294.34,-442 294.34,-442 288.34,-442 282.34,-436 282.34,-430 282.34,-430 282.34,-418 282.34,-418 282.34,-412 288.34,-406 294.34,-406 294.34,-406 388.34,-406 388.34,-406 394.34,-406 400.34,-412 400.34,-418 400.34,-418 400.34,-430 400.34,-430 400.34,-436 394.34,-442 388.34,-442"/>
<text text-anchor="middle" x="341.34" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder -->
<g id="edge12" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M400.43,-416.91C438.74,-411.8 484.07,-403.19 498.34,-390 547.7,-344.37 556.54,-259.85 557.64,-216.38"/>
<polygon fill="black" stroke="black" points="561.14,-216.31 557.77,-206.27 554.14,-216.22 561.14,-216.31"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge11" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M400.46,-409.19C410.29,-404.53 419.5,-398.31 426.34,-390 467.7,-339.77 468.26,-258.26 465.26,-216.13"/>
<polygon fill="black" stroke="black" points="468.74,-215.75 464.42,-206.07 461.76,-216.33 468.74,-215.75"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node19" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M1047.34,-206C1047.34,-206 1017.34,-206 1017.34,-206 1011.34,-206 1005.34,-200 1005.34,-194 1005.34,-194 1005.34,-182 1005.34,-182 1005.34,-176 1011.34,-170 1017.34,-170 1017.34,-170 1047.34,-170 1047.34,-170 1053.34,-170 1059.34,-176 1059.34,-182 1059.34,-182 1059.34,-194 1059.34,-194 1059.34,-200 1053.34,-206 1047.34,-206"/>
<text text-anchor="middle" x="1032.34" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge13" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M400.38,-423.67C548.1,-424.83 925.07,-424.34 969.34,-390 1023.26,-348.17 1032.05,-260.52 1032.85,-216.08"/>
<polygon fill="black" stroke="black" points="1036.35,-216.03 1032.9,-206.01 1029.35,-215.99 1036.35,-216.03"/>
</g>
</g>
</svg>
