<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta http-equiv="Content-Style-Type" content="text/css" />
		<meta name="generator" content="MediaWiki 1.15alpha" />
		<meta name="keywords" content="List of Intel microprocessors,Articles with disputed statements from March 2009,List of Intel microprocessors,1.5 µm process,130 nanometer,180 nanometer,1971,1972,1974,1978,1979" />
		<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit" />
		<link rel="edit" title="Edit this page" href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit" />
		<link rel="apple-touch-icon" href="http://en.wikipedia.org/apple-touch-icon.png" />
		<link rel="shortcut icon" href="/favicon.ico" />
		<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
		<link rel="copyright" href="http://www.gnu.org/copyleft/fdl.html" />
		<link rel="alternate" type="application/rss+xml" title="Wikipedia RSS Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=rss" />
		<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
		<title>List of Intel microprocessors - Wikipedia, the free encyclopedia</title>
		<link rel="stylesheet" href="/skins-1.5/common/shared.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/common/commonPrint.css?207xx" type="text/css" media="print" />
		<link rel="stylesheet" href="/skins-1.5/monobook/main.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/chick/main.css?207xx" type="text/css" media="handheld" />
		<!--[if lt IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE50Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE55Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 6]><link rel="stylesheet" href="/skins-1.5/monobook/IE60Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 7]><link rel="stylesheet" href="/skins-1.5/monobook/IE70Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Common.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Print.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="print" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Handheld.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="handheld" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Monobook.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=-&amp;action=raw&amp;maxage=2678400&amp;gen=css" type="text/css" />
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js?207xx"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->

		<script type= "text/javascript">/*<![CDATA[*/
		var skin = "monobook";
		var stylepath = "/skins-1.5";
		var wgArticlePath = "/wiki/$1";
		var wgScriptPath = "/w";
		var wgScript = "/w/index.php";
		var wgVariantArticlePath = false;
		var wgActionPaths = {};
		var wgServer = "http://en.wikipedia.org";
		var wgCanonicalNamespace = "";
		var wgCanonicalSpecialPageName = false;
		var wgNamespaceNumber = 0;
		var wgPageName = "List_of_Intel_microprocessors";
		var wgTitle = "List of Intel microprocessors";
		var wgAction = "view";
		var wgArticleId = "60525";
		var wgIsArticle = true;
		var wgUserName = null;
		var wgUserGroups = null;
		var wgUserLanguage = "en";
		var wgContentLanguage = "en";
		var wgBreakFrames = false;
		var wgCurRevisionId = 279268069;
		var wgVersion = "1.15alpha";
		var wgEnableAPI = true;
		var wgEnableWriteAPI = true;
		var wgSeparatorTransformTable = ["", ""];
		var wgDigitTransformTable = ["", ""];
		var wgMWSuggestTemplate = "http://en.wikipedia.org/w/api.php?action=opensearch\x26search={searchTerms}\x26namespace={namespaces}\x26suggest";
		var wgDBname = "enwiki";
		var wgSearchNamespaces = [0];
		var wgMWSuggestMessages = ["with suggestions", "no suggestions"];
		var wgRestrictionEdit = [];
		var wgRestrictionMove = [];
		/*]]>*/</script>

		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?207xx"><!-- wikibits js --></script>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js?207xx"></script>
		<script type="text/javascript" src="/skins-1.5/common/mwsuggest.js?207xx"></script>
<script type="text/javascript">/*<![CDATA[*/
var wgNotice='';var wgNoticeLocal='';
/*]]>*/</script>		<script type="text/javascript" src="http://upload.wikimedia.org/centralnotice/wikipedia/en/centralnotice.js?207xx"></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js&amp;useskin=monobook"><!-- site js --></script>
	</head>
<body class="mediawiki ltr ns-0 ns-subject page-List_of_Intel_microprocessors skin-monobook">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><script type='text/javascript'>if (wgNotice != '') document.writeln(wgNotice);</script></div>		<h1 id="firstHeading" class="firstHeading">List of Intel microprocessors</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a href="#column-one">navigation</a>, <a href="#searchInput">search</a></div>			<!-- start content -->
			<div class="dablink">For a list of Intel's microcontrollers, see <a href="/wiki/List_of_common_microcontrollers#Intel" title="List of common microcontrollers">List of common microcontrollers#Intel</a>.</div>
<table class="metadata plainlinks ambox ambox-move" style="">
<tr>
<td class="mbox-image">
<div style="width: 52px;"><a href="/wiki/File:Mergefrom.svg" class="image" title="Mergefrom.svg"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/0/0f/Mergefrom.svg/50px-Mergefrom.svg.png" width="50" height="20" border="0" /></a></div>
</td>
<td class="mbox-text" style="">It has been suggested that <i><a href="/wiki/CPU_power_dissipation" title="CPU power dissipation" class="mw-redirect">CPU power dissipation</a></i> be <a href="/wiki/Wikipedia:Merging_and_moving_pages" title="Wikipedia:Merging and moving pages" class="mw-redirect">merged</a> into this article or section. (<a href="/wiki/Talk:CPU_power_dissipation#Merger_proposal" title="Talk:CPU power dissipation" class="mw-redirect">Discuss</a>)</td>
</tr>
</table>
<p>This generational and chronological <b>list of Intel microprocessors</b> attempts to present all of <a href="/wiki/Intel_Corporation" title="Intel Corporation">Intel</a>'s <a href="/wiki/Microprocessor" title="Microprocessor">processors</a> from the pioneering 4-bit <a href="/wiki/Intel_4004" title="Intel 4004">4004</a> (1971) to the present high-end offerings, the 64-bit <a href="/wiki/Itanium#Itanium2" title="Itanium">Itanium 2</a> (2002) and <a href="/wiki/Intel_Core_2" title="Intel Core 2">Intel Core 2</a> and <a href="/wiki/Xeon" title="Xeon">Xeon</a> 5100 and 7100 series processors (2006). Concise technical data are given for each product.</p>
<p><a name="The_4-bit_processors" id="The_4-bit_processors"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=1" title="Edit section: The 4-bit processors">edit</a>]</span> <span class="mw-headline">The 4-bit processors</span></h2>
<table cellspacing="0" cellpadding="0" style="clear: right; margin-bottom: .5em; float: right; padding: .5em 0 .8em 1.4em; background: none; width: auto;">
<tr>
<td>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a href="#The_4-bit_processors"><span class="tocnumber">1</span> <span class="toctext">The 4-bit processors</span></a>
<ul>
<li class="toclevel-2"><a href="#Intel_4004:_first_single-chip_microprocessor"><span class="tocnumber">1.1</span> <span class="toctext">Intel 4004: first single-chip microprocessor</span></a></li>
<li class="toclevel-2"><a href="#4040"><span class="tocnumber">1.2</span> <span class="toctext">4040</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#The_8-bit_processors"><span class="tocnumber">2</span> <span class="toctext">The 8-bit processors</span></a>
<ul>
<li class="toclevel-2"><a href="#8008"><span class="tocnumber">2.1</span> <span class="toctext">8008</span></a></li>
<li class="toclevel-2"><a href="#8080"><span class="tocnumber">2.2</span> <span class="toctext">8080</span></a></li>
<li class="toclevel-2"><a href="#8085"><span class="tocnumber">2.3</span> <span class="toctext">8085</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Microcontrollers"><span class="tocnumber">3</span> <span class="toctext">Microcontrollers</span></a>
<ul>
<li class="toclevel-2"><a href="#Intel_8048"><span class="tocnumber">3.1</span> <span class="toctext">Intel 8048</span></a></li>
<li class="toclevel-2"><a href="#MCS-48_Family"><span class="tocnumber">3.2</span> <span class="toctext">MCS-48 Family</span></a></li>
<li class="toclevel-2"><a href="#Intel_8051"><span class="tocnumber">3.3</span> <span class="toctext">Intel 8051</span></a></li>
<li class="toclevel-2"><a href="#MCS-51_Family"><span class="tocnumber">3.4</span> <span class="toctext">MCS-51 Family</span></a></li>
<li class="toclevel-2"><a href="#MCS-96_Family"><span class="tocnumber">3.5</span> <span class="toctext">MCS-96 Family</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#The_bit-slice_processor"><span class="tocnumber">4</span> <span class="toctext">The bit-slice processor</span></a>
<ul>
<li class="toclevel-2"><a href="#3000_Family"><span class="tocnumber">4.1</span> <span class="toctext">3000 Family</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#iPLDs:Intel_Programmable_Logic_Devices"><span class="tocnumber">5</span> <span class="toctext">iPLDs:Intel Programmable Logic Devices</span></a>
<ul>
<li class="toclevel-2"><a href="#PLDs_Family"><span class="tocnumber">5.1</span> <span class="toctext">PLDs Family</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Signal_Processor"><span class="tocnumber">6</span> <span class="toctext">Signal Processor</span></a>
<ul>
<li class="toclevel-2"><a href="#2900_Family"><span class="tocnumber">6.1</span> <span class="toctext">2900 Family</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Digital_Clocks_Processor"><span class="tocnumber">7</span> <span class="toctext">Digital Clocks Processor</span></a>
<ul>
<li class="toclevel-2"><a href="#5000_Family"><span class="tocnumber">7.1</span> <span class="toctext">5000 Family</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#The_16-bit_processors:_origin_of_x86"><span class="tocnumber">8</span> <span class="toctext">The 16-bit processors: origin of x86</span></a>
<ul>
<li class="toclevel-2"><a href="#8086"><span class="tocnumber">8.1</span> <span class="toctext">8086</span></a></li>
<li class="toclevel-2"><a href="#8088"><span class="tocnumber">8.2</span> <span class="toctext">8088</span></a></li>
<li class="toclevel-2"><a href="#MCS-86_Family"><span class="tocnumber">8.3</span> <span class="toctext">MCS-86 Family</span></a></li>
<li class="toclevel-2"><a href="#80186"><span class="tocnumber">8.4</span> <span class="toctext">80186</span></a></li>
<li class="toclevel-2"><a href="#80188"><span class="tocnumber">8.5</span> <span class="toctext">80188</span></a></li>
<li class="toclevel-2"><a href="#80286"><span class="tocnumber">8.6</span> <span class="toctext">80286</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#32-bit_processors:_the_non-x86_microprocessors"><span class="tocnumber">9</span> <span class="toctext">32-bit processors: the non-x86 microprocessors</span></a>
<ul>
<li class="toclevel-2"><a href="#iAPX_432"><span class="tocnumber">9.1</span> <span class="toctext">iAPX 432</span></a></li>
<li class="toclevel-2"><a href="#i960_aka_80960"><span class="tocnumber">9.2</span> <span class="toctext">i960 aka 80960</span></a></li>
<li class="toclevel-2"><a href="#i860_aka_80860"><span class="tocnumber">9.3</span> <span class="toctext">i860 aka 80860</span></a></li>
<li class="toclevel-2"><a href="#XScale"><span class="tocnumber">9.4</span> <span class="toctext">XScale</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#32-bit_processors:_the_80386_range"><span class="tocnumber">10</span> <span class="toctext">32-bit processors: the 80386 range</span></a>
<ul>
<li class="toclevel-2"><a href="#80386DX"><span class="tocnumber">10.1</span> <span class="toctext">80386DX</span></a></li>
<li class="toclevel-2"><a href="#80386SX"><span class="tocnumber">10.2</span> <span class="toctext">80386SX</span></a></li>
<li class="toclevel-2"><a href="#80376"><span class="tocnumber">10.3</span> <span class="toctext">80376</span></a></li>
<li class="toclevel-2"><a href="#80386SL"><span class="tocnumber">10.4</span> <span class="toctext">80386SL</span></a></li>
<li class="toclevel-2"><a href="#80386EX"><span class="tocnumber">10.5</span> <span class="toctext">80386EX</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#32-bit_processors:_the_80486_range"><span class="tocnumber">11</span> <span class="toctext">32-bit processors: the 80486 range</span></a>
<ul>
<li class="toclevel-2"><a href="#80486DX"><span class="tocnumber">11.1</span> <span class="toctext">80486DX</span></a></li>
<li class="toclevel-2"><a href="#80486SX"><span class="tocnumber">11.2</span> <span class="toctext">80486SX</span></a></li>
<li class="toclevel-2"><a href="#80486DX2"><span class="tocnumber">11.3</span> <span class="toctext">80486DX2</span></a></li>
<li class="toclevel-2"><a href="#80486SL"><span class="tocnumber">11.4</span> <span class="toctext">80486SL</span></a></li>
<li class="toclevel-2"><a href="#80486DX4"><span class="tocnumber">11.5</span> <span class="toctext">80486DX4</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#32-bit_processors:_the_Pentium_.28.22I.22.29"><span class="tocnumber">12</span> <span class="toctext">32-bit processors: the Pentium ("I")</span></a>
<ul>
<li class="toclevel-2"><a href="#Pentium_.28.22Classic.22.29"><span class="tocnumber">12.1</span> <span class="toctext">Pentium ("Classic")</span></a></li>
<li class="toclevel-2"><a href="#Pentium_with_MMX_Technology"><span class="tocnumber">12.2</span> <span class="toctext">Pentium with MMX Technology</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#32-bit_processors:_P6.2FPentium_M_microarchitecture"><span class="tocnumber">13</span> <span class="toctext">32-bit processors: P6/Pentium M microarchitecture</span></a>
<ul>
<li class="toclevel-2"><a href="#Pentium_Pro"><span class="tocnumber">13.1</span> <span class="toctext">Pentium Pro</span></a></li>
<li class="toclevel-2"><a href="#Pentium_II"><span class="tocnumber">13.2</span> <span class="toctext">Pentium II</span></a></li>
<li class="toclevel-2"><a href="#Celeron_.28Pentium_II-based.29"><span class="tocnumber">13.3</span> <span class="toctext">Celeron (Pentium II-based)</span></a></li>
<li class="toclevel-2"><a href="#Pentium_III"><span class="tocnumber">13.4</span> <span class="toctext">Pentium III</span></a></li>
<li class="toclevel-2"><a href="#Pentium_II_and_III_Xeon"><span class="tocnumber">13.5</span> <span class="toctext">Pentium II and III Xeon</span></a></li>
<li class="toclevel-2"><a href="#Celeron_.28Pentium_III_Coppermine-based.29"><span class="tocnumber">13.6</span> <span class="toctext">Celeron (Pentium III Coppermine-based)</span></a></li>
<li class="toclevel-2"><a href="#Celeron_.28Pentium_III_Tualatin-based.29"><span class="tocnumber">13.7</span> <span class="toctext">Celeron (Pentium III Tualatin-based)</span></a></li>
<li class="toclevel-2"><a href="#Pentium_M"><span class="tocnumber">13.8</span> <span class="toctext">Pentium M</span></a></li>
<li class="toclevel-2"><a href="#Celeron_M"><span class="tocnumber">13.9</span> <span class="toctext">Celeron M</span></a></li>
<li class="toclevel-2"><a href="#Intel_Core"><span class="tocnumber">13.10</span> <span class="toctext">Intel Core</span></a></li>
<li class="toclevel-2"><a href="#Dual-Core_Xeon_LV"><span class="tocnumber">13.11</span> <span class="toctext">Dual-Core Xeon LV</span></a></li>
<li class="toclevel-2"><a href="#Intel_Pentium_Dual-Core"><span class="tocnumber">13.12</span> <span class="toctext">Intel Pentium Dual-Core</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#32-bit_processors:_NetBurst_microarchitecture"><span class="tocnumber">14</span> <span class="toctext">32-bit processors: NetBurst microarchitecture</span></a>
<ul>
<li class="toclevel-2"><a href="#Pentium_4"><span class="tocnumber">14.1</span> <span class="toctext">Pentium 4</span></a></li>
<li class="toclevel-2"><a href="#Xeon"><span class="tocnumber">14.2</span> <span class="toctext">Xeon</span></a></li>
<li class="toclevel-2"><a href="#Mobile_Pentium_4-M"><span class="tocnumber">14.3</span> <span class="toctext">Mobile Pentium 4-M</span></a></li>
<li class="toclevel-2"><a href="#Pentium_4_EE"><span class="tocnumber">14.4</span> <span class="toctext">Pentium 4 EE</span></a></li>
<li class="toclevel-2"><a href="#Pentium_4E"><span class="tocnumber">14.5</span> <span class="toctext">Pentium 4E</span></a></li>
<li class="toclevel-2"><a href="#Pentium_4F"><span class="tocnumber">14.6</span> <span class="toctext">Pentium 4F</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#64-bit_processors:_IA-64"><span class="tocnumber">15</span> <span class="toctext">64-bit processors: IA-64</span></a>
<ul>
<li class="toclevel-2"><a href="#Itanium"><span class="tocnumber">15.1</span> <span class="toctext">Itanium</span></a></li>
<li class="toclevel-2"><a href="#Itanium_2"><span class="tocnumber">15.2</span> <span class="toctext">Itanium 2</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#64-bit_processors:_Intel_64_-_NetBurst"><span class="tocnumber">16</span> <span class="toctext">64-bit processors: Intel 64 - NetBurst</span></a>
<ul>
<li class="toclevel-2"><a href="#Pentium_4F_2"><span class="tocnumber">16.1</span> <span class="toctext">Pentium 4F</span></a></li>
<li class="toclevel-2"><a href="#Pentium_D"><span class="tocnumber">16.2</span> <span class="toctext">Pentium D</span></a></li>
<li class="toclevel-2"><a href="#Pentium_Extreme_Edition"><span class="tocnumber">16.3</span> <span class="toctext">Pentium Extreme Edition</span></a></li>
<li class="toclevel-2"><a href="#Xeon_2"><span class="tocnumber">16.4</span> <span class="toctext">Xeon</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#64-bit_processors:_Intel_64_-_Core_microarchitecture"><span class="tocnumber">17</span> <span class="toctext">64-bit processors: Intel 64 - Core microarchitecture</span></a>
<ul>
<li class="toclevel-2"><a href="#Xeon_3"><span class="tocnumber">17.1</span> <span class="toctext">Xeon</span></a></li>
<li class="toclevel-2"><a href="#Intel_Core_2"><span class="tocnumber">17.2</span> <span class="toctext">Intel Core 2</span></a></li>
<li class="toclevel-2"><a href="#Pentium_Dual_Core"><span class="tocnumber">17.3</span> <span class="toctext">Pentium Dual Core</span></a></li>
<li class="toclevel-2"><a href="#Celeron_M_2"><span class="tocnumber">17.4</span> <span class="toctext">Celeron M</span></a></li>
<li class="toclevel-2"><a href="#Core_i7"><span class="tocnumber">17.5</span> <span class="toctext">Core i7</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Intel_805xx_product_codes"><span class="tocnumber">18</span> <span class="toctext">Intel 805xx product codes</span></a></li>
<li class="toclevel-1"><a href="#See_also"><span class="tocnumber">19</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a href="#References"><span class="tocnumber">20</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a href="#External_links"><span class="tocnumber">21</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script></td>
</tr>
</table>
<p><a name="Intel_4004:_first_single-chip_microprocessor" id="Intel_4004:_first_single-chip_microprocessor"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=2" title="Edit section: Intel 4004: first single-chip microprocessor">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_4004" title="Intel 4004">Intel 4004</a>: first single-chip microprocessor</span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1971-11-15"><span class="mw-formatted-date" title="11-15"><a href="/wiki/November_15" title="November 15">November 15</a></span>, <a href="/wiki/1971" title="1971">1971</a></span></li>
<li>Clock rate 740 <a href="/wiki/Kilohertz" title="Kilohertz" class="mw-redirect">kHz</a><sup id="cite_ref-0" class="reference"><a href="#cite_note-0" title=""><span>[</span>1<span>]</span></a></sup></li>
<li>0.07 <a href="/wiki/Million_instructions_per_second" title="Million instructions per second" class="mw-redirect">MIPS</a></li>
<li>Bus Width 4 <a href="/wiki/Bit" title="Bit">bits</a> (multiplexed address/data due to limited pins)</li>
<li><a href="/wiki/PMOS_logic" title="PMOS logic">PMOS</a></li>
<li>Number of Transistors 2,300 at 10 <a href="/wiki/Micrometre" title="Micrometre">µm</a></li>
<li><a href="/w/index.php?title=Address_Memory&amp;action=edit&amp;redlink=1" class="new" title="Address Memory (page does not exist)">Addressable Memory</a> 640 <a href="/wiki/Byte" title="Byte">bytes</a></li>
<li><a href="/w/index.php?title=Program_Memory&amp;action=edit&amp;redlink=1" class="new" title="Program Memory (page does not exist)">Program Memory</a> 4 KB (4 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a>)</li>
<li>One of the earliest <i>Commercial</i>&#160;&#160;Microprocessors (<i>cf</i>. <a href="/wiki/Four_Phase_Systems_AL1" title="Four Phase Systems AL1">Four Phase Systems AL1</a>, <a href="/wiki/F14_CADC" title="F14 CADC" class="mw-redirect">F14 CADC</a>)</li>
<li>Originally designed to be used in <a href="/wiki/Busicom" title="Busicom">Busicom</a> calculator</li>
</ul>
<p><b>MCS-4 Family:</b></p>
<ul>
<li>4004-<a href="/wiki/CPU" title="CPU" class="mw-redirect">CPU</a></li>
<li>4001-<a href="/wiki/ROM" title="ROM" class="mw-redirect">ROM</a> &amp; 4 Bit Port</li>
<li>4002-<a href="/wiki/RAM" title="RAM" class="mw-redirect">RAM</a> &amp; 4 Bit Port</li>
<li>4003-10 Bit Shift Register</li>
<li>4008-Memory+I/O Interface</li>
<li>4009-Memory+I/O Interface</li>
</ul>
<p><a name="4040" id="4040"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=3" title="Edit section: 4040">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_4040" title="Intel 4040">4040</a></span></h3>
<p><b>MCS-40 Family:</b></p>
<ul>
<li>4040-CPU</li>
<li>4101-1024-bit (256 x 4) Static RAM with separate I/O</li>
<li>4201-4MHz Clock Generator</li>
<li>4207-General Purpose Byte I/O Port</li>
<li>4209-General Purpose Byte I/O Port</li>
<li>4211-General Purpose Byte I/O Port</li>
<li>4265-Programmable General Purpose I/O Device</li>
<li>4269-Programmable Keyboard Display Device</li>
<li>4289-Standard Memory Interface for MCS-4/40</li>
<li>4308-8192-bit (1024 x 8) ROM w/ 4-bit I/O Ports</li>
<li>4316-16384-bit (2048 x 8) Static ROM</li>
<li>4702-2048-bit (256 x 8) EPROM</li>
<li>4801-5.185 MHz Clock Generator Crystal for 4004/4201A or 4040/4201A</li>
</ul>
<p><a name="The_8-bit_processors" id="The_8-bit_processors"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=4" title="Edit section: The 8-bit processors">edit</a>]</span> <span class="mw-headline">The 8-bit processors</span></h2>
<p><a name="8008" id="8008"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=5" title="Edit section: 8008">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_8008" title="Intel 8008">8008</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1972-04-01"><span class="mw-formatted-date" title="04-01"><a href="/wiki/April_1" title="April 1">April 1</a></span>, <a href="/wiki/1972" title="1972">1972</a></span></li>
<li>Clock rate 500 kHz (8008-1: 800 kHz)</li>
<li>0.05 MIPS</li>
<li>Bus Width 8 bits (multiplexed address/data due to limited pins)</li>
<li>Enhancement load <a href="/wiki/PMOS" title="PMOS">PMOS</a> logic</li>
<li>Number of Transistors 3,500 at 10&#160;µm</li>
<li>Addressable memory 16 KB</li>
<li>Typical in dumb terminals, general calculators, bottling machines</li>
<li>Developed in tandem with 4004</li>
<li>Originally intended for use in the <a href="/wiki/Datapoint_2200" title="Datapoint 2200">Datapoint 2200</a> terminal</li>
</ul>
<p><a name="8080" id="8080"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=6" title="Edit section: 8080">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_8080" title="Intel 8080">8080</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1974-04-01"><span class="mw-formatted-date" title="04-01"><a href="/wiki/April_1" title="April 1">April 1</a></span>, <a href="/wiki/1974" title="1974">1974</a></span></li>
<li>Clock rate 2 MHz</li>
<li>0.64 MIPS</li>
<li>Bus Width 8 bits data, 16 bits address</li>
<li>Enhancement load <a href="/wiki/NMOS" title="NMOS">NMOS</a> logic</li>
<li>Number of Transistors 6,000</li>
<li><a href="/wiki/Assembly_language" title="Assembly language">Assembly language</a> downwards compatible with 8008.</li>
<li>Addressable memory 64 KB</li>
<li>Up to 10X the performance of the 8008</li>
<li>Used in the <a href="/wiki/Altair_8800" title="Altair 8800">Altair 8800</a>, <a href="/wiki/Traffic_light" title="Traffic light">Traffic light controller</a>, <a href="/wiki/Cruise_missile" title="Cruise missile">cruise missile</a></li>
<li>Required six support chips versus 20 for the 8008</li>
</ul>
<p><a name="8085" id="8085"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=7" title="Edit section: 8085">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_8085" title="Intel 8085">8085</a></span></h3>
<ul>
<li>Introduced March 1976</li>
<li>Clock rate 5 MHz</li>
<li>0.37 MIPS</li>
<li>Bus Width 8 bits data, 16 bits address</li>
<li>Depletion load <a href="/wiki/NMOS" title="NMOS">NMOS</a> logic</li>
<li>Number of Transistors 6,500 at <a href="/wiki/3_%C2%B5m_process" title="3 µm process">3 µm</a></li>
<li><a href="/wiki/Binary_compatible" title="Binary compatible" class="mw-redirect">Binary compatible</a> downwards with the 8080.</li>
<li>Used in <a href="/w/index.php?title=Toledo_scale&amp;action=edit&amp;redlink=1" class="new" title="Toledo scale (page does not exist)">Toledo scale</a>. Also was used as a computer peripheral controller - modems, harddisks,printers, etc...</li>
<li><a href="/wiki/CMOS" title="CMOS">CMOS</a> 80C85 in <a href="/wiki/Mars_Sojourner" title="Mars Sojourner" class="mw-redirect">Mars Sojourner</a>, <a href="/wiki/TRS-80_Model_100_line" title="TRS-80 Model 100 line" class="mw-redirect">Radio Shack Model 100 portable</a>.</li>
<li>High level of integration, operating for the first time on a single 5 volt power supply, from 12 volts previously. Also featured serial I/O,3 <a href="/wiki/Maskable_interrupt" title="Maskable interrupt" class="mw-redirect">maskable interrupts</a>,1 Non-maskable interrupt,1 externally expandable interrupt w/[8259],status,DMA.</li>
</ul>
<p><b>MCS-85 Family:</b></p>
<ul>
<li>8085-CPU</li>
<li>8155-RAM+ 3 I/O Ports+Timer "Active Low CS"</li>
<li>8156-RAM+ 3 I/O Ports+Timer "Active High CS"</li>
<li>8185-SRAM</li>
<li>8202-Dynamic RAM Controller]</li>
<li>8203-Dynamic RAM Controller</li>
<li>8205-1 Of 8 Binary Decoder</li>
<li>8206-Error Detection &amp; Correction Unit</li>
<li>8207-DRAM Controller</li>
<li>8210-TTL To MOS Shifter &amp; High Voltage Clock Driver</li>
<li>8212-8 Bit I/O Port</li>
<li>8216-4 Bit Parallel Bidirectional Bus Driver</li>
<li>8219-Bus Controller</li>
<li>8222-Dynamic RAM Refresh Controller</li>
<li>8226-4 Bit Parallel Bidirectional Bus Driver</li>
<li>8231-Arithmetic Processing Unit</li>
<li>8232-Floating Point Processor</li>
<li>8237-DMA Controller</li>
<li>8251-Communication Controller</li>
<li>8253-Programmable Interval Timer</li>
<li>8254-Programmable Interval Timer</li>
<li><a href="/wiki/Intel_8255" title="Intel 8255">8255</a>-Programmable Peripheral Interface</li>
<li>8256-Multifunction Support Controller</li>
<li>8257-DMA Controller</li>
<li>8259-Programmable Interrupt Controller</li>
<li>8271-Programmable Floppy Disk Controller</li>
<li>8272-Single/Double Density Floppy Disk Controller</li>
<li>8273-Programmable HDLC/SDLC Protocol Controller</li>
<li>8274-Multi-Protocol Serial Controller</li>
<li>8275-CRT Controller</li>
<li>8276-Small System CRT Controller</li>
<li>8278-Programmable KeyBoard Interface</li>
<li>8279-KeyBoard/Display Controller</li>
<li>8282-8-bit Non-Inverting Latch with Output Buffer</li>
<li>8283-8-bit Inverting Latch with Output Buffer</li>
<li>8291-GPIB Talker/Listener</li>
<li>8292-GPIB Controller</li>
<li>8293-GPIB Transceiver</li>
<li>8294-Data Encryption/Decryption Unit+1 O/P Port</li>
<li>8295-Dot Matrix Printer Controller</li>
<li>8296-GPIB Transceiver</li>
<li>8297-GPIB Transceiver</li>
<li>8355-16,384-bit (2048 x 8) ROM with I/O</li>
<li>8604-4096-bit (512 x 8) PROM</li>
<li>8702-2K-bit (256 x 8 ) PROM</li>
<li>8755-EPROM+2 I/O Ports</li>
</ul>
<p><a name="Microcontrollers" id="Microcontrollers"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=8" title="Edit section: Microcontrollers">edit</a>]</span> <span class="mw-headline">Microcontrollers</span></h2>
<p><a name="Intel_8048" id="Intel_8048"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=9" title="Edit section: Intel 8048">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_8048" title="Intel 8048">Intel 8048</a></span></h3>
<ul>
<li>Single <a href="/wiki/Accumulator_(computing)" title="Accumulator (computing)">accumulator</a> <a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard architecture</a></li>
</ul>
<p><a name="MCS-48_Family" id="MCS-48_Family"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=10" title="Edit section: MCS-48 Family">edit</a>]</span> <span class="mw-headline"><a href="/wiki/MCS-48" title="MCS-48" class="mw-redirect">MCS-48</a> Family</span></h3>
<ul>
<li>8020-Single-Component 8-Bit Microcontroller</li>
<li>8021-Single-Component 8-Bit Microcontroller</li>
<li>8022-Single-Component 8-Bit Microcontroller With On Chip A/D Converter</li>
<li>8031-Single-Component 8-Bit Microcontroller</li>
<li>8035-Single-Component 8-Bit Microcontroller</li>
<li>8039-Single-Component 8-Bit Microcontroller</li>
<li>8040-Single-Component 8-Bit Microcontroller</li>
<li>8041-Universal Peripheral Interface 8-Bit Slave Microcontroller</li>
<li>8641-Universal Peripheral Interface 8-Bit Slave Microcontroller</li>
<li>8741-Universal Peripheral Interface 8-Bit Slave Microcontroller</li>
<li>8042-Universal Peripheral Interface 8-Bit Slave Microcontroller</li>
<li>8242-Universal Peripheral Interface 8-Bit Slave Microcontroller</li>
<li>8742-Universal Peripheral Interface 8-Bit Slave Microcontroller</li>
<li>8243-Input/Output Expander</li>
<li>8044-High Performance 8-Bit Microcontroller With On-Chip Serial Communication Controller</li>
<li>8344-High Performance 8-Bit Microcontroller With On-Chip Serial Communication Controller</li>
<li>8744-High Performance 8-Bit Microcontroller With On-Chip Serial Communication Controller</li>
<li>8048-Single-Component 8-Bit Microcontroller</li>
<li>8748-Single-Component 8-Bit Microcontroller</li>
<li>8049-Single-Component 8-Bit Microcontroller</li>
<li>8749-Single-Component 8-Bit Microcontroller</li>
<li>8050-Single-Component 8-Bit Microcontroller</li>
</ul>
<p><a name="Intel_8051" id="Intel_8051"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=11" title="Edit section: Intel 8051">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_8051" title="Intel 8051">Intel 8051</a></span></h3>
<ul>
<li>Single <a href="/wiki/Accumulator_(computing)" title="Accumulator (computing)">accumulator</a> <a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard architecture</a></li>
</ul>
<p><a name="MCS-51_Family" id="MCS-51_Family"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=12" title="Edit section: MCS-51 Family">edit</a>]</span> <span class="mw-headline"><a href="/wiki/MCS-51" title="MCS-51" class="mw-redirect">MCS-51</a> Family</span></h3>
<ul>
<li>8031-8-Bit Control-Oriented Microcontroller</li>
<li>8032-8-Bit Control-Oriented Microcontroller</li>
<li>8051-8-Bit Control-Oriented Microcontroller</li>
<li>8052-8-Bit Control-Oriented Microcontroller</li>
<li>8054-8-Bit Control-Oriented Microcontroller</li>
<li>8058-8-Bit Control-Oriented Microcontroller</li>
<li>8351-8-Bit Control-Oriented Microcontroller</li>
<li>8352-8-Bit Control-Oriented Microcontroller</li>
<li>8354-8-Bit Control-Oriented Microcontroller</li>
<li>8358-8-Bit Control-Oriented Microcontroller</li>
<li>8751-8-Bit Control-Oriented Microcontroller</li>
<li>8752-8-Bit Control-Oriented Microcontroller</li>
<li>8754-8-Bit Control-Oriented Microcontroller</li>
<li>8758-8-Bit Control-Oriented Microcontroller</li>
<li>80151-8-Bit Control-Oriented Microcontroller</li>
<li>83151-8-Bit Control-Oriented Microcontroller</li>
<li>87151-8-Bit Control-Oriented Microcontroller</li>
<li>80152-8-Bit Control-Oriented Microcontroller</li>
<li>83152-8-Bit Control-Oriented Microcontroller</li>
<li>80251-8-Bit Control-Oriented Microcontroller</li>
<li>83251-8-Bit Control-Oriented Microcontroller</li>
<li>87251-8-Bit Control-Oriented Microcontroller</li>
</ul>
<p><a name="MCS-96_Family" id="MCS-96_Family"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=13" title="Edit section: MCS-96 Family">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_MCS-96" title="Intel MCS-96">MCS-96</a> Family</span></h3>
<ul>
<li>8094-16-Bit Microcontroller (48-Pin ROMLess Without A/D)</li>
<li>8095-16-Bit Microcontroller (48-Pin ROMLess With A/D)</li>
<li>8096-16-Bit Microcontroller (68-Pin ROMLess Without A/D)</li>
<li>8097-16-Bit Microcontroller (68-Pin ROMLess With A/D)</li>
<li>8394-16-Bit Microcontroller (48-Pin With ROM Without A/D)</li>
<li>8395-16-Bit Microcontroller (48-Pin With ROM With A/D)</li>
<li>8396-16-Bit Microcontroller (68-Pin With ROM Without A/D)</li>
<li>8397-16-Bit Microcontroller (68-Pin With ROM With A/D)</li>
<li>8794-16-Bit Microcontroller (48-Pin With EROM Without A/D)</li>
<li>8795-16-Bit Microcontroller (48-Pin With EROM With A/D)</li>
<li>8796-16-Bit Microcontroller (68-Pin With EROM Without A/D)</li>
<li>8797-16-Bit Microcontroller (68-Pin With EROM With A/D)</li>
<li>8098-16-Bit Microcontroller</li>
<li>8398-16-Bit Microcontroller</li>
<li>8798-16-Bit Microcontroller</li>
<li>83196-16-Bit Microcontroller</li>
<li>87196-16-Bit Microcontroller</li>
<li>80296-16-Bit Microcontroller</li>
</ul>
<p><a name="The_bit-slice_processor" id="The_bit-slice_processor"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=14" title="Edit section: The bit-slice processor">edit</a>]</span> <span class="mw-headline">The <a href="/wiki/Bit_slicing" title="Bit slicing">bit-slice</a> processor</span></h2>
<p><a name="3000_Family" id="3000_Family"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=15" title="Edit section: 3000 Family">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_3000" title="Intel 3000" class="mw-redirect">3000</a> Family</span></h3>
<div class="thumb tright">
<div class="thumbinner" style="width:182px;"><a href="/wiki/File:KL_intel_D3002.jpg" class="image" title="Intel D3002."><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/f/f8/KL_intel_D3002.jpg/180px-KL_intel_D3002.jpg" width="180" height="128" border="0" class="thumbimage" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:KL_intel_D3002.jpg" class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Intel D3002.</div>
</div>
</div>
<p>Introduced 3rd Qtr, <a href="/wiki/1974" title="1974">1974</a> Members of the family</p>
<ul>
<li>3001-Microcontrol Unit</li>
<li>3002-2-bit Arithmetic Logic Unit slice</li>
<li>3003-Look-ahead Carry Generator</li>
<li>3205-High-performance 6-bit Latch</li>
<li>3207-Quad Bipolar-to-MOS Level Shifter and Driver</li>
<li>3208-Hex Sense Amp and Latch for MOS Memories</li>
<li>3210-TTL-to-MOS Level Shifter and High Voltage Clock Driver</li>
<li>3211-ECL-to-MOS Level Shifter and High Voltage Clock Driver</li>
<li>3212-Multimode Latch Buffer</li>
<li>3214-Interrupt Control Unit</li>
<li>3216-Parallel,Inverting Bi-Directional Bus Driver</li>
<li>3222-Refresh Controller for 4K NMOS DRAMs</li>
<li>3226-Parallel,Inverting Bi-Directional Bus Driver</li>
<li>3232-Address Multiplexer and Refresh Counter for 4K DRAMs</li>
<li>3235-Quad Bipolar-to-MOS Driver</li>
<li>3242-Address Multiplexer and Refresh Counter for 16K DRAMs</li>
<li>3245-Quad Bipolar TTL-to-MOS Level Shifter and Driver for 4K</li>
<li>3246-Quad Bipolar ECL-to-MOS Level Shifter and Driver for 4K</li>
<li>3404-High-performance 6-bit Latch</li>
<li>3408-Hex Sense Amp and Latch for MOS Memories</li>
</ul>
<p>Bus Width 2-n bits data/address (depending on number of slices used)</p>
<p><a name="iPLDs:Intel_Programmable_Logic_Devices" id="iPLDs:Intel_Programmable_Logic_Devices"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=16" title="Edit section: iPLDs:Intel Programmable Logic Devices">edit</a>]</span> <span class="mw-headline">iPLDs:Intel Programmable Logic Devices</span></h2>
<p><a name="PLDs_Family" id="PLDs_Family"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=17" title="Edit section: PLDs Family">edit</a>]</span> <span class="mw-headline"><a href="/w/index.php?title=Intel_PLDs&amp;action=edit&amp;redlink=1" class="new" title="Intel PLDs (page does not exist)">PLDs</a> Family</span></h3>
<ul>
<li>iFX780-10ns FLEXlogic FPGA With SRAM Option</li>
<li>85C220-80 And 66 Fast Registerd bandwidth 8-Macrocell PLDs</li>
<li>85C224-80 And 66 Fast Registerd bandwidth 8-Macrocell PLDs</li>
<li>85C22V10-Fast 10-Macrocell CHMOS μPLD</li>
<li>85C060-Fast 16-Macrocell CHMOS PLD</li>
<li>85C090-Fast 24-Macrocell CHMOS PLD</li>
<li>85C508-Fast 1-Micron CHMOS Decoder/Latch μPLD</li>
<li>85C960-Programmable Bus Control PLD</li>
<li>5AC312-1-Micron CHMOS EPLD</li>
<li>5AC324-1-Micron CHMOS EPLD</li>
<li>5C121-EPLD</li>
<li>5C031-300 Gate CMOS PLD</li>
<li>5C032-8-Macrocell PLD</li>
<li>5C060-16-Macrocell PLD</li>
<li>5C090-24-Macrocell PLD</li>
<li>5C180-48-Macrocell PLD</li>
</ul>
<p><a name="Signal_Processor" id="Signal_Processor"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=18" title="Edit section: Signal Processor">edit</a>]</span> <span class="mw-headline">Signal Processor</span></h2>
<p><a name="2900_Family" id="2900_Family"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=19" title="Edit section: 2900 Family">edit</a>]</span> <span class="mw-headline"><a href="/w/index.php?title=Intel_2900&amp;action=edit&amp;redlink=1" class="new" title="Intel 2900 (page does not exist)">2900</a> Family</span></h3>
<ul>
<li>2910-PCM CODEC – µ LAW</li>
<li>2911-PCM CODEC – A LAW</li>
<li>2912-PCM Line Filters</li>
<li>2914-Combination Codec/Filter</li>
<li>2920-Signal Processor</li>
<li>2921-ROM Signal Processor</li>
<li>2951-CHMOS Advanced Telecommunication Controller</li>
<li>2952-Integrated I/O Controller</li>
<li>2970-Single Chip Modem</li>
</ul>
<p><a name="Digital_Clocks_Processor" id="Digital_Clocks_Processor"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=20" title="Edit section: Digital Clocks Processor">edit</a>]</span> <span class="mw-headline">Digital Clocks Processor</span></h2>
<p><a name="5000_Family" id="5000_Family"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=21" title="Edit section: 5000 Family">edit</a>]</span> <span class="mw-headline"><a href="/w/index.php?title=Intel_5000&amp;action=edit&amp;redlink=1" class="new" title="Intel 5000 (page does not exist)">5000</a> Family</span></h3>
<p>These devices are <a href="/wiki/CMOS" title="CMOS">CMOS</a> technology.</p>
<ul>
<li>5101-1024-bit (256 x 4) Static RAM</li>
<li>5201/5202-LCD Decoder-Driver</li>
<li>5203 LCD Driver.</li>
<li>5204-Time Seconds/Date LCD Decoder-Driver</li>
<li>5234-Quad CMOS-to-MOS Level Shifter and Driver for 4K NMOS RAMs</li>
<li>5235-Quad CMOS TTL-to-MOS Level Shifter and Driver for 4K NMOS</li>
<li>5244-Quad CCD Clock Driver</li>
<li>5801-Low Power Oscillator-Divider</li>
<li>5810-Single Chip LCD Time/Seconds/Date Watch Circuit</li>
<li>5814 4-Digit LCD.</li>
<li>5816 6-Digit LCD.</li>
<li>5830 6-Digit LCD + Chronograph Business Sold.</li>
</ul>
<p><a name="The_16-bit_processors:_origin_of_x86" id="The_16-bit_processors:_origin_of_x86"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=22" title="Edit section: The 16-bit processors: origin of x86">edit</a>]</span> <span class="mw-headline">The 16-bit processors: origin of <a href="/wiki/X86" title="X86">x86</a></span></h2>
<p><a name="8086" id="8086"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=23" title="Edit section: 8086">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_8086" title="Intel 8086">8086</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1978-06-08"><span class="mw-formatted-date" title="06-08"><a href="/wiki/June_8" title="June 8">June 8</a></span>, <a href="/wiki/1978" title="1978">1978</a></span></li>
<li>Clock rates:
<ul>
<li>5 MHz with 0.33 MIPS</li>
<li>8 MHz with 0.66 MIPS</li>
<li>10 MHz with 0.75 MIPS</li>
</ul>
</li>
<li>The memory is divided into odd and even banks. It accesses both the banks simultaneuosly in order to read 16 bit of data in one clock cycle.</li>
<li>Bus Width 16 bits data, 20 bits address</li>
<li>Number of Transistors 29,000 at 3&#160;µm</li>
<li>Addressable memory 1 megabyte</li>
<li>Up to 10X the performance of 8080 (typically lower)</li>
<li>Used in portable computing, and in the <a href="/wiki/IBM" title="IBM">IBM</a> <a href="/wiki/IBM_Personal_System/2#Models" title="IBM Personal System/2">PS/2 Model 25 and Model 30</a>. Also used in the AT&amp;T PC6300 / Olivetti M24, a popular IBM PC-compatible (predating the IBM PS/2 line.)</li>
<li>Used <a href="/wiki/Segment_register" title="Segment register" class="mw-redirect">segment registers</a> to access more than 64 KB of data at once, which many programmers complained made their work excessively difficult.</li>
</ul>
<p><a name="8088" id="8088"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=24" title="Edit section: 8088">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_8088" title="Intel 8088">8088</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1979-06-01"><span class="mw-formatted-date" title="06-01"><a href="/wiki/June_1" title="June 1">June 1</a></span>, <a href="/wiki/1979" title="1979">1979</a></span></li>
<li>Clock rates:
<ul>
<li>4.77 MHz with 0.33 MIPS</li>
<li>9 MHz with 0.75 MIPS</li>
</ul>
</li>
<li>Internal architecture 16 bits</li>
<li>External bus Width 8 bits data, 20 bits address</li>
<li>Number of Transistors 29,000 at 3&#160;µm</li>
<li>Addressable memory 1 megabyte</li>
<li>Identical to 8086 except for its 8 bit external bus (hence an 8 instead of a 6 at the end)</li>
<li>Used in <a href="/wiki/IBM_PC" title="IBM PC" class="mw-redirect">IBM PCs</a> and PC clones</li>
</ul>
<p><a name="MCS-86_Family" id="MCS-86_Family"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=25" title="Edit section: MCS-86 Family">edit</a>]</span> <span class="mw-headline"><a href="/w/index.php?title=MCS-86&amp;action=edit&amp;redlink=1" class="new" title="MCS-86 (page does not exist)">MCS-86</a> Family</span></h3>
<ul>
<li>8086-CPU</li>
<li>8087-Math-CoProcessor</li>
<li>8088-CPU</li>
<li>8089-Input/Output Co-Processor</li>
<li>8208-Dynamic RAM Controller</li>
<li>8284-Clock Generator &amp; Driver</li>
<li>8286-Octal Bus Transceiver</li>
<li>8287-Octal Bus Transceiver</li>
<li>8288-Bus Controller</li>
<li>8289-Bus Arbiter</li>
</ul>
<p><a name="80186" id="80186"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=26" title="Edit section: 80186">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_80186" title="Intel 80186">80186</a></span></h3>
<ul>
<li>Introduced 1982</li>
<li>Included two timers, a <a href="/wiki/DMA_controller" title="DMA controller" class="mw-redirect">DMA controller</a>, and an <a href="/wiki/Interrupt_controller" title="Interrupt controller" class="mw-redirect">interrupt controller</a> on the chip in addition to the processor (These were at fixed addresses which differed from the IBM PC, making it impossible to build a 100% PC-compatible computer around the 80186.)</li>
<li>Added a few opcodes and exceptions to the 8086 design; otherwise identical instruction set to 8086 and 8088.</li>
<li>Used mostly in embedded applications - controllers, point-of-sale systems, terminals, and the like</li>
<li>Used in several non-PC-Compatible <a href="/wiki/MS-DOS" title="MS-DOS">MS-DOS</a> computers including RM Nimbus, <a href="/wiki/Tandy_2000" title="Tandy 2000">Tandy 2000</a></li>
<li>Later renamed the iAPX 186</li>
</ul>
<p><a name="80188" id="80188"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=27" title="Edit section: 80188">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_80188" title="Intel 80188">80188</a></span></h3>
<ul>
<li>A version of the 80186 with an 8-bit external data bus</li>
<li>Later renamed the iAPX 188</li>
</ul>
<p><a name="80286" id="80286"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=28" title="Edit section: 80286">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_80286" title="Intel 80286">80286</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1982-02-01"><span class="mw-formatted-date" title="02-01"><a href="/wiki/February_1" title="February 1">February 1</a></span>, <a href="/wiki/1982" title="1982">1982</a></span></li>
<li>Clock rates:
<ul>
<li>6 MHz with 0.9 MIPS</li>
<li>8 MHz, 10 MHz with 1.5 MIPS</li>
<li>12.5 MHz with 2.66 MIPS</li>
<li>16 MHz, 20 MHz and 25 MHz available.</li>
</ul>
</li>
<li>Bus Width 16 bits</li>
<li>Included memory protection hardware to support multitasking operating systems with per-process address space</li>
<li>Number of Transistors 134,000 at <a href="/wiki/1.5_%C2%B5m_process" title="1.5 µm process">1.5 µm</a></li>
<li>Addressable memory 16 MB (16 <a href="/wiki/Megabyte" title="Megabyte">MB</a>)</li>
<li>Added protected-mode features to 8086 with essentially the same instruction set</li>
<li>3-6X the performance of the 8086</li>
<li>Widely used in IBM-PC AT and AT clones contemporary to it</li>
</ul>
<p><a name="32-bit_processors:_the_non-x86_microprocessors" id="32-bit_processors:_the_non-x86_microprocessors"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=29" title="Edit section: 32-bit processors: the non-x86 microprocessors">edit</a>]</span> <span class="mw-headline">32-bit processors: the non-x86 microprocessors</span></h2>
<p><a name="iAPX_432" id="iAPX_432"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=30" title="Edit section: iAPX 432">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1981-01-01"><span class="mw-formatted-date" title="01-01"><a href="/wiki/January_1" title="January 1">January 1</a></span>, <a href="/wiki/1981" title="1981">1981</a></span> as Intel's first 32-bit microprocessor</li>
<li>Multi-chip CPU; Intel's first 32-bit microprocessor</li>
<li>Object/capability architecture</li>
<li>Microcoded operating system primitives</li>
<li>One terabyte virtual address space</li>
<li>Hardware support for fault tolerance</li>
<li>Two-chip General Data Processor (GDP), consists of 43201 and 43202</li>
<li>43203 Interface Processor (IP) interfaces to I/O subsystem</li>
<li>43204 Bus Interface Unit (BIU) simplifies building multiprocessor systems</li>
<li>43205 Memory Control Unit (MCU)</li>
<li>Architecture and execution unit internal data paths 32 bit</li>
<li>Clock rates:
<ul>
<li>5 MHz</li>
<li>7 MHz</li>
<li>8 MHz</li>
</ul>
</li>
</ul>
<p><a name="i960_aka_80960" id="i960_aka_80960"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=31" title="Edit section: i960 aka 80960">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_i960" title="Intel i960">i960 aka 80960</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1988-04-05"><span class="mw-formatted-date" title="04-05"><a href="/wiki/April_5" title="April 5">April 5</a></span>, <a href="/wiki/1988" title="1988">1988</a></span></li>
<li><a href="/wiki/RISC" title="RISC" class="mw-redirect">RISC</a>-like 32-bit architecture</li>
<li>Predominantly used in embedded systems</li>
<li>Evolved from the capability processor developed for the BiiN joint venture with <a href="/wiki/Siemens_AG" title="Siemens AG" class="mw-redirect">Siemens</a></li>
<li>Many variants identified by two-letter suffixes.</li>
</ul>
<p><br />
<big><b>80386SX</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1988-06-16"><span class="mw-formatted-date" title="06-16"><a href="/wiki/June_16" title="June 16">June 16</a></span>, <a href="/wiki/1988" title="1988">1988</a></span></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#80386SX" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><br />
<big><b>80376</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1989-01-16"><span class="mw-formatted-date" title="01-16"><a href="/wiki/January_16" title="January 16">January 16</a></span>, <a href="/wiki/1989" title="1989">1989</a></span></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#80376" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><a name="i860_aka_80860" id="i860_aka_80860"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=32" title="Edit section: i860 aka 80860">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_i860" title="Intel i860">i860 aka 80860</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1989-02-27"><span class="mw-formatted-date" title="02-27"><a href="/wiki/February_27" title="February 27">February 27</a></span>, <a href="/wiki/1989" title="1989">1989</a></span></li>
<li>Intel's first <a href="/wiki/Superscalar" title="Superscalar">superscalar</a> processor</li>
<li><a href="/wiki/RISC" title="RISC" class="mw-redirect">RISC</a> 32/64-bit architecture, with pipeline characteristics very visible to programmer</li>
<li>Used in <a href="/wiki/Intel_Paragon" title="Intel Paragon">Intel Paragon</a> massively parallel supercomputer</li>
</ul>
<p><a name="XScale" id="XScale"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=33" title="Edit section: XScale">edit</a>]</span> <span class="mw-headline"><a href="/wiki/XScale" title="XScale">XScale</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="2000-08-23"><span class="mw-formatted-date" title="08-23"><a href="/wiki/August_23" title="August 23">August 23</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>32-bit <a href="/wiki/RISC" title="RISC" class="mw-redirect">RISC</a> microprocessor based on the <a href="/wiki/ARM_architecture" title="ARM architecture">ARM architecture</a></li>
<li>Many variants, such as the PXA2xx applications processors, IOP3xx I/O processors and IXP2xxx and IXP4xx network processors.</li>
</ul>
<p><a name="32-bit_processors:_the_80386_range" id="32-bit_processors:_the_80386_range"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=34" title="Edit section: 32-bit processors: the 80386 range">edit</a>]</span> <span class="mw-headline">32-bit processors: the 80386 range</span></h2>
<p><a name="80386DX" id="80386DX"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=35" title="Edit section: 80386DX">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_80386" title="Intel 80386">80386DX</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1985-10-17"><span class="mw-formatted-date" title="10-17"><a href="/wiki/October_17" title="October 17">October 17</a></span>, <a href="/wiki/1985" title="1985">1985</a></span></li>
<li>Clock rates:
<ul>
<li>16 MHz with 5 to 6 MIPS</li>
<li>20 MHz with 6 to 7 MIPS, introduced <span class="mw-formatted-date" title="1987-02-16"><a href="/wiki/February_16" title="February 16">16 February</a> <a href="/wiki/1987" title="1987">1987</a></span></li>
<li>25 MHz with 8.5 MIPS, introduced <span class="mw-formatted-date" title="1988-04-04"><a href="/wiki/April_4" title="April 4">4 April</a> <a href="/wiki/1988" title="1988">1988</a></span></li>
<li>33 MHz with 11.4 MIPS (9.4 SPECint92 on Compaq/i 16K L2), introduced <span class="mw-formatted-date" title="1989-04-10"><a href="/wiki/April_10" title="April 10">10 April</a> <a href="/wiki/1989" title="1989">1989</a></span></li>
</ul>
</li>
<li>Bus Width 32 bits</li>
<li>Number of Transistors 275,000 at 1&#160;µm</li>
<li>Addressable memory 4 GB (4 <a href="/wiki/Gigabyte" title="Gigabyte">GB</a>)</li>
<li><a href="/wiki/Virtual_memory" title="Virtual memory">Virtual memory</a> 64 TB (64 <a href="/wiki/Tebibyte" title="Tebibyte">TiB</a>)</li>
<li>First x86 chip to handle 32-bit data sets</li>
<li>Reworked and expanded memory protection support including <a href="/wiki/Paging" title="Paging">paged virtual memory</a> and virtual-86 mode, features required by <a href="/wiki/Windows_95" title="Windows 95">Windows 95</a> and <a href="/wiki/OS/2" title="OS/2">OS/2</a> Warp</li>
<li>Used in Desktop computing</li>
</ul>
<p><br />
<big><b>80960 (i960)</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1988-04-05"><span class="mw-formatted-date" title="04-05"><a href="/wiki/April_5" title="April 5">April 5</a></span>, <a href="/wiki/1988" title="1988">1988</a></span></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#i960_aka_80960" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><a name="80386SX" id="80386SX"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=36" title="Edit section: 80386SX">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_80386SX" title="Intel 80386SX" class="mw-redirect">80386SX</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1988-06-16"><span class="mw-formatted-date" title="06-16"><a href="/wiki/June_16" title="June 16">June 16</a></span>, <a href="/wiki/1988" title="1988">1988</a></span></li>
<li>Clock rates:
<ul>
<li>16 MHz with 2.5 MIPS</li>
<li>20 MHz with 2.5 MIPS, 25 MHz with 2.7 MIPS, introduced <span class="mw-formatted-date" title="1989-01-25"><a href="/wiki/January_25" title="January 25">25 January</a> <a href="/wiki/1989" title="1989">1989</a></span></li>
<li>33 MHz with 2.9 MIPS, introduced <span class="mw-formatted-date" title="1992-10-26"><a href="/wiki/October_26" title="October 26">26 October</a> <a href="/wiki/1992" title="1992">1992</a></span></li>
</ul>
</li>
<li>Internal architecture 32 bits</li>
<li>External data bus width 16 bits</li>
<li>External address bus width 24 bits</li>
<li>Number of Transistors 275,000 at 1&#160;µm</li>
<li>Addressable memory 16 MB</li>
<li>Virtual memory 32 GB</li>
<li>Narrower buses enable low-cost 32-bit processing</li>
<li>Used in entry-level desktop and portable computing</li>
<li>No Math Co-Processor</li>
</ul>
<p><a name="80376" id="80376"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=37" title="Edit section: 80376">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_80376" title="Intel 80376">80376</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1989-01-16"><span class="mw-formatted-date" title="01-16"><a href="/wiki/January_16" title="January 16">January 16</a></span>, <a href="/wiki/1989" title="1989">1989</a></span>; Discontinued <span class="mw-formatted-date" title="2001-06-15"><span class="mw-formatted-date" title="06-15"><a href="/wiki/June_15" title="June 15">June 15</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>Variant of 386 intended for embedded systems</li>
<li>No "real mode", starts up directly in "protected mode"</li>
<li>Replaced by much more successful <a href="/wiki/List_of_Intel_microprocessors#Intel386_EX" title="List of Intel microprocessors">80386EX</a> from 1994</li>
</ul>
<p><br />
<big><b>80860 (i860)</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1989-02-27"><span class="mw-formatted-date" title="02-27"><a href="/wiki/February_27" title="February 27">February 27</a></span>, <a href="/wiki/1989" title="1989">1989</a></span></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#i860_aka_80860" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><br />
<big><b>80486DX</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1989-04-10"><span class="mw-formatted-date" title="04-10"><a href="/wiki/April_10" title="April 10">April 10</a></span>, <a href="/wiki/1989" title="1989">1989</a></span></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#80486DX" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><a name="80386SL" id="80386SL"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=38" title="Edit section: 80386SL">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_80386SL" title="Intel 80386SL" class="mw-redirect">80386SL</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1990-10-15"><span class="mw-formatted-date" title="10-15"><a href="/wiki/October_15" title="October 15">October 15</a></span>, <a href="/wiki/1990" title="1990">1990</a></span></li>
<li>Clock rates:
<ul>
<li>20 MHz with 4.21 MIPS</li>
<li>25 MHz with 5.3 MIPS, introduced <span class="mw-formatted-date" title="1991-09-30"><a href="/wiki/September_30" title="September 30">30 September</a> <a href="/wiki/1991" title="1991">1991</a></span></li>
</ul>
</li>
<li>Internal architecture 32 bits</li>
<li>External bus width 16 bits</li>
<li>Number of Transistors 855,000 at 1&#160;µm</li>
<li>Addressable memory 4 GB</li>
<li>Virtual memory 1 TB</li>
<li>First chip specifically made for portable computers because of low power consumption of chip</li>
<li>Highly integrated, includes cache, bus, and memory controllers</li>
</ul>
<p><br />
<big><b>80486SX/DX2/SL, Pentium, 80486DX4</b></big> <i>(chronological entries)</i></p>
<ul>
<li>Introduced 1991–1994</li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#80486SX" title="List of Intel microprocessors">main entries</a></i></li>
</ul>
<p><a name="80386EX" id="80386EX"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=39" title="Edit section: 80386EX">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_80386EX" title="Intel 80386EX">80386EX</a></span></h3>
<ul>
<li>Introduced August 1994</li>
<li>Variant of 80386SX intended for <a href="/wiki/Embedded_system" title="Embedded system">embedded systems</a></li>
<li>Static core, i.e. may run as slowly (and thus, power efficiently) as desired, down to full halt</li>
<li>On-chip peripherals:
<ul>
<li>Clock and power mgmt</li>
<li>Timers/counters</li>
<li><a href="/wiki/Watchdog_timer" title="Watchdog timer">Watchdog timer</a></li>
<li>Serial I/O units (sync and async) and parallel I/O</li>
<li><a href="/wiki/Direct_memory_access" title="Direct memory access">DMA</a></li>
<li>RAM refresh</li>
<li><a href="/wiki/JTAG" title="JTAG" class="mw-redirect">JTAG</a> test logic</li>
</ul>
</li>
<li>Significantly more successful than the 80376</li>
<li>Used aboard several orbiting satellites and microsatellites</li>
<li>Used in NASA's <a href="/w/index.php?title=FlightLinux&amp;action=edit&amp;redlink=1" class="new" title="FlightLinux (page does not exist)">FlightLinux</a> project</li>
</ul>
<p><a name="32-bit_processors:_the_80486_range" id="32-bit_processors:_the_80486_range"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=40" title="Edit section: 32-bit processors: the 80486 range">edit</a>]</span> <span class="mw-headline">32-bit processors: the 80486 range</span></h2>
<p><a name="80486DX" id="80486DX"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=41" title="Edit section: 80486DX">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_80486DX" title="Intel 80486DX" class="mw-redirect">80486DX</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1989-04-10"><span class="mw-formatted-date" title="04-10"><a href="/wiki/April_10" title="April 10">April 10</a></span>, <a href="/wiki/1989" title="1989">1989</a></span></li>
<li>Clock rates:
<ul>
<li>25 MHz with 20 MIPS (16.8 SPECint92, 7.40 SPECfp92)</li>
<li>33 MHz with 27 MIPS (22.4 SPECint92 on Micronics M4P 128 KB L2), introduced <span class="mw-formatted-date" title="1990-05-07"><a href="/wiki/May_7" title="May 7">7 May</a> <a href="/wiki/1990" title="1990">1990</a></span></li>
<li>50 MHz with 41 MIPS (33.4 SPECint92, 14.5 SPECfp92 on Compaq/50L 256 KB L2), introduced <span class="mw-formatted-date" title="1991-06-24"><a href="/wiki/June_24" title="June 24">24 June</a> <a href="/wiki/1991" title="1991">1991</a></span></li>
</ul>
</li>
<li>Bus Width 32 bits</li>
<li>Number of Transistors 1.2 million at 1&#160;µm; the 50 MHz was at 0.8&#160;µm</li>
<li>Addressable memory 4 GB</li>
<li>Virtual memory 1 TB</li>
<li><a href="/wiki/Level_1_cache" title="Level 1 cache" class="mw-redirect">Level 1 cache</a> of 8 KB on chip</li>
<li>Math coprocessor on chip</li>
<li>50X performance of the 8088</li>
<li>Used in Desktop computing and servers</li>
<li>Family 4 model 3</li>
</ul>
<p><br />
<big><b>80386SL</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1990-10-15"><span class="mw-formatted-date" title="10-15"><a href="/wiki/October_15" title="October 15">October 15</a></span>, <a href="/wiki/1990" title="1990">1990</a></span></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#80386SL" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><a name="80486SX" id="80486SX"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=42" title="Edit section: 80486SX">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_80486SX" title="Intel 80486SX">80486SX</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1991-04-22"><span class="mw-formatted-date" title="04-22"><a href="/wiki/April_22" title="April 22">April 22</a></span>, <a href="/wiki/1991" title="1991">1991</a></span></li>
<li>Clock rates:
<ul>
<li>16 MHz with 13 MIPS</li>
<li>20 MHz with 16.5 MIPS, introduced <span class="mw-formatted-date" title="1991-09-16"><a href="/wiki/September_16" title="September 16">16 September</a> <a href="/wiki/1991" title="1991">1991</a></span></li>
<li>25 MHz with 20 MIPS (12 SPECint92), introduced <span class="mw-formatted-date" title="1991-09-16"><a href="/wiki/September_16" title="September 16">16 September</a> <a href="/wiki/1991" title="1991">1991</a></span></li>
<li>33 MHz with 27 MIPS (15.86 SPECint92), introduced <span class="mw-formatted-date" title="1992-09-21"><a href="/wiki/September_21" title="September 21">21 September</a> <a href="/wiki/1992" title="1992">1992</a></span></li>
</ul>
</li>
<li>Bus Width 32 bits</li>
<li>Number of Transistors 1.185 million at 1&#160;µm and 900,000 at 0.8&#160;µm</li>
<li>Addressable memory 4 GB</li>
<li>Virtual memory 1 TB</li>
<li>Identical in design to 486DX but without math coprocessor. The first version was an 80486DX with disabled mathco in the chip and different pin configuration. If the user needed math co capabilities, he must add 487SX which was actually an 486DX with different pin configuration to prevent the user from installing a 486DX instead of 487SX, so with this configuration 486SX+487SX you had 2 identical CPU's with only 1 turned on)</li>
<li>Used in low-cost entry to 486 CPU desktop computing</li>
<li>Upgradable with the <a href="/wiki/Intel_80486_OverDrive" title="Intel 80486 OverDrive">Intel OverDrive processor</a></li>
<li>Family 4 model 2</li>
</ul>
<p><a name="80486DX2" id="80486DX2"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=43" title="Edit section: 80486DX2">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_80486DX2" title="Intel 80486DX2">80486DX2</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1992-03-03"><span class="mw-formatted-date" title="03-03"><a href="/wiki/March_3" title="March 3">March 3</a></span>, <a href="/wiki/1992" title="1992">1992</a></span></li>
<li>Clock rates:
<ul>
<li>40 MHz</li>
<li>50 MHz</li>
<li>66 MHz</li>
<li>100 MHz (This was only made a short time due to high failure rates.)</li>
</ul>
</li>
</ul>
<p><a name="80486SL" id="80486SL"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=44" title="Edit section: 80486SL">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_80486SL" title="Intel 80486SL">80486SL</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1992-11-09"><span class="mw-formatted-date" title="11-09"><a href="/wiki/November_9" title="November 9">November 9</a></span>, <a href="/wiki/1992" title="1992">1992</a></span></li>
<li>Clock rates:
<ul>
<li>20 MHz with 15.4MIPS</li>
<li>25 MHz with 19 MIPS</li>
<li>33 MHz with 25 MIPS</li>
</ul>
</li>
<li>Bus Width 32 bits</li>
<li>Number of Transistors 1.4 million at 0.8&#160;µm</li>
<li>Addressable memory 4 GB</li>
<li>Virtual memory 1 TB</li>
<li>Used in notebook computers</li>
<li>Family 4 model 3</li>
</ul>
<p><br />
<big><b>Pentium</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1993-03-22"><span class="mw-formatted-date" title="03-22"><a href="/wiki/March_22" title="March 22">March 22</a></span>, <a href="/wiki/1993" title="1993">1993</a></span></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#32-bit_processors:_The_Pentium_.28.22I.22.29" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><a name="80486DX4" id="80486DX4"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=45" title="Edit section: 80486DX4">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_80486DX4" title="Intel 80486DX4">80486DX4</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1994-03-07"><span class="mw-formatted-date" title="03-07"><a href="/wiki/March_7" title="March 7">March 7</a></span>, <a href="/wiki/1994" title="1994">1994</a></span></li>
<li>Clock rates:
<ul>
<li>75 MHz with 53 MIPS (41.3 SPECint92, 20.1 SPECfp92 on Micronics M4P 256 KB L2)</li>
<li>100 MHz with 70.7 MIPS (54.59 SPECint92, 26.91 SPECfp92 on Micronics M4P 256 KB L2)</li>
</ul>
</li>
<li>Number of Transistors 1.6 million at 0.6&#160;µm</li>
<li>Bus width 32 bits</li>
<li>Addressable memory 4 GB</li>
<li>Virtual memory 64 TB</li>
<li>Pin count 168 <a href="/wiki/Pin_grid_array" title="Pin grid array">PGA Package</a>, 208 <a href="/wiki/QFP" title="QFP">sq ftP</a> Package</li>
<li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Die</a> size 345&#160;mm²</li>
<li>Used in high performance entry-level desktops and value notebooks</li>
<li>Family 4 model 8</li>
</ul>
<p><a name="32-bit_processors:_the_Pentium_.28.22I.22.29" id="32-bit_processors:_the_Pentium_.28.22I.22.29"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=46" title="Edit section: 32-bit processors: the Pentium (&quot;I&quot;)">edit</a>]</span> <span class="mw-headline">32-bit processors: the Pentium ("I")</span></h2>
<p><a name="Pentium_.28.22Classic.22.29" id="Pentium_.28.22Classic.22.29"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=47" title="Edit section: Pentium (&quot;Classic&quot;)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Pentium" title="Pentium">Pentium</a> ("Classic")</span></h3>
<ul>
<li>Bus width 64 bits</li>
<li>System bus clock rate 60 or 66 MHz</li>
<li>Address bus 32 bits</li>
<li>Addressable Memory 4 GB</li>
<li>Virtual Memory 64 TB</li>
<li><a href="/wiki/Superscalar" title="Superscalar">Superscalar</a> architecture brought 5X the performance of the 33 MHz 486DX processor</li>
<li>Runs on 5 volts</li>
<li>Used in desktops</li>
<li>16 KB of <a href="/wiki/L1_cache" title="L1 cache" class="mw-redirect">L1 cache</a></li>
<li>P5 - <a href="/wiki/800_nanometer" title="800 nanometer">0.8 µm process technology</a>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1993-03-22"><span class="mw-formatted-date" title="03-22"><a href="/wiki/March_22" title="March 22">March 22</a></span>, <a href="/wiki/1993" title="1993">1993</a></span></li>
<li>Number of transistors 3.1 million</li>
<li><a href="/wiki/Socket_4" title="Socket 4">Socket 4</a> 273 pin PGA processor package</li>
<li>Package dimensions 2.16" x 2.16"</li>
<li>Family 5 model 1</li>
<li>Variants
<ul>
<li>60 MHz with 100 MIPS (70.4 SPECint92, 55.1 SPECfp92 on Xpress 256 KB L2)</li>
<li>66 MHz with 112 MIPS (77.9 SPECint92, 63.6 SPECfp92 on Xpress 256 KB L2)</li>
</ul>
</li>
</ul>
</li>
<li>P54 - <a href="/wiki/600_nanometer" title="600 nanometer">0.6 µm process technology</a>
<ul>
<li><a href="/wiki/Socket_7" title="Socket 7">Socket 7</a> 296/321 pin PGA package</li>
<li>Number of transistors 3.2 million</li>
<li>Variants
<ul>
<li>75 MHz Introduced <span class="mw-formatted-date" title="1994-10-10"><span class="mw-formatted-date" title="10-10"><a href="/wiki/October_10" title="October 10">October 10</a></span>, <a href="/wiki/1994" title="1994">1994</a></span></li>
<li>90 MHz Introduced <span class="mw-formatted-date" title="1994-03-07"><span class="mw-formatted-date" title="03-07"><a href="/wiki/March_7" title="March 7">March 7</a></span>, <a href="/wiki/1994" title="1994">1994</a></span></li>
<li>100 MHz Introduced <span class="mw-formatted-date" title="1994-03-07"><span class="mw-formatted-date" title="03-07"><a href="/wiki/March_7" title="March 7">March 7</a></span>, <a href="/wiki/1994" title="1994">1994</a></span></li>
<li>120 MHz Introduced <span class="mw-formatted-date" title="1995-03-27"><span class="mw-formatted-date" title="03-27"><a href="/wiki/March_27" title="March 27">March 27</a></span>, <a href="/wiki/1995" title="1995">1995</a></span></li>
</ul>
</li>
</ul>
</li>
<li>P54C - <a href="/wiki/350_nanometer" title="350 nanometer">0.35 µm process technology</a>
<ul>
<li>Number of transistors 3.3 million</li>
<li>90&#160;mm² die size</li>
<li>Family 5 model 2</li>
<li>Variants
<ul>
<li>120 MHz Introduced March, 1995</li>
<li>133 MHz Introduced June, 1995</li>
<li>150 MHz Introduced <span class="mw-formatted-date" title="1996-01-04"><span class="mw-formatted-date" title="01-04"><a href="/wiki/January_4" title="January 4">January 4</a></span>, <a href="/wiki/1996" title="1996">1996</a></span></li>
<li>166 MHz Introduced <span class="mw-formatted-date" title="1996-01-04"><span class="mw-formatted-date" title="01-04"><a href="/wiki/January_4" title="January 4">January 4</a></span>, <a href="/wiki/1996" title="1996">1996</a></span></li>
<li>200 MHz Introduced <span class="mw-formatted-date" title="1996-06-10"><span class="mw-formatted-date" title="06-10"><a href="/wiki/June_10" title="June 10">June 10</a></span>, <a href="/wiki/1996" title="1996">1996</a></span></li>
</ul>
</li>
</ul>
</li>
</ul>
<p><br />
<big><b>80486DX4</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1994-03-07"><span class="mw-formatted-date" title="03-07"><a href="/wiki/March_7" title="March 7">March 7</a></span>, <a href="/wiki/1994" title="1994">1994</a></span></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#80486DX4" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><br />
<big><b>80386EX (Intel386 EX)</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced August 1994</li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#80386EX" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><br />
<big><b>Pentium Pro</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced November 1995</li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#Pentium_Pro" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><a name="Pentium_with_MMX_Technology" id="Pentium_with_MMX_Technology"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=48" title="Edit section: Pentium with MMX Technology">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Pentium_MMX" title="Pentium MMX" class="mw-redirect">Pentium with MMX Technology</a></span></h3>
<ul>
<li>P55C - <a href="/wiki/350_nanometer" title="350 nanometer">0.35 µm process technology</a>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1997-01-08"><span class="mw-formatted-date" title="01-08"><a href="/wiki/January_8" title="January 8">January 8</a></span>, <a href="/wiki/1997" title="1997">1997</a></span></li>
<li>Intel MMX instructions</li>
<li><a href="/wiki/Socket_7" title="Socket 7">Socket 7</a> 296/321 pin PGA (pin grid array) package</li>
<li>32 KB L1 cache</li>
<li>Number of transistors 4.5 million</li>
<li>System bus clock rate 66 MHz</li>
<li>Basic P55C is family 5 model 4, mobile are family 5 model 7 and 8</li>
<li>Variants
<ul>
<li>166 MHz Introduced <span class="mw-formatted-date" title="1997-01-08"><span class="mw-formatted-date" title="01-08"><a href="/wiki/January_8" title="January 8">January 8</a></span>, <a href="/wiki/1997" title="1997">1997</a></span></li>
<li>200 MHz Introduced <span class="mw-formatted-date" title="1997-01-08"><span class="mw-formatted-date" title="01-08"><a href="/wiki/January_8" title="January 8">January 8</a></span>, <a href="/wiki/1997" title="1997">1997</a></span></li>
<li>233 MHz Introduced <span class="mw-formatted-date" title="1997-06-02"><span class="mw-formatted-date" title="06-02"><a href="/wiki/June_2" title="June 2">June 2</a></span>, <a href="/wiki/1997" title="1997">1997</a></span></li>
<li>166 MHz (Mobile) Introduced <span class="mw-formatted-date" title="1998-01-12"><span class="mw-formatted-date" title="01-12"><a href="/wiki/January_12" title="January 12">January 12</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>200 MHz (Mobile) Introduced <span class="mw-formatted-date" title="1997-09-08"><span class="mw-formatted-date" title="09-08"><a href="/wiki/September_8" title="September 8">September 8</a></span>, <a href="/wiki/1997" title="1997">1997</a></span></li>
<li>233 MHz (Mobile) Introduced <span class="mw-formatted-date" title="1997-09-08"><span class="mw-formatted-date" title="09-08"><a href="/wiki/September_8" title="September 8">September 8</a></span>, <a href="/wiki/1997" title="1997">1997</a></span></li>
<li>266 MHz (Mobile) Introduced <span class="mw-formatted-date" title="1998-01-12"><span class="mw-formatted-date" title="01-12"><a href="/wiki/January_12" title="January 12">January 12</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>300 MHz (Mobile) Introduced <span class="mw-formatted-date" title="1999-01-07"><span class="mw-formatted-date" title="01-07"><a href="/wiki/January_7" title="January 7">January 7</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="32-bit_processors:_P6.2FPentium_M_microarchitecture" id="32-bit_processors:_P6.2FPentium_M_microarchitecture"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=49" title="Edit section: 32-bit processors: P6/Pentium M microarchitecture">edit</a>]</span> <span class="mw-headline">32-bit processors: <a href="/wiki/Intel_P6_(microarchitecture)" title="Intel P6 (microarchitecture)">P6</a>/<a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a> microarchitecture</span></h2>
<p><a name="Pentium_Pro" id="Pentium_Pro"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=50" title="Edit section: Pentium Pro">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1995-11-01"><span class="mw-formatted-date" title="11-01"><a href="/wiki/November_1" title="November 1">November 1</a></span>, <a href="/wiki/1995" title="1995">1995</a></span></li>
<li>Precursor to Pentium II and III</li>
<li>Primarily used in server systems</li>
<li><a href="/wiki/Socket_8" title="Socket 8">Socket 8</a> processor package (387 pins) (Dual SPGA)</li>
<li>Number of transistors 5.5 million</li>
<li>Family 6 model 1</li>
<li><a href="/wiki/600_nanometer" title="600 nanometer">0.6 µm process technology</a>
<ul>
<li>16 KB L1 cache</li>
<li>256 KB integrated <a href="/wiki/L2_cache" title="L2 cache" class="mw-redirect">L2 cache</a></li>
<li>60 MHz system bus clock rate</li>
<li>Variants
<ul>
<li>150 MHz</li>
</ul>
</li>
</ul>
</li>
<li><a href="/wiki/350_nanometer" title="350 nanometer">0.35 µm process technology</a>, or 0.35&#160;µm CPU with 0.6&#160;µm L2 cache
<ul>
<li>Number of transistors 5.5 million</li>
<li>512 KB or 256 KB integrated L2 cache</li>
<li>60 or 66 MHz system bus clock rate</li>
<li>Variants
<ul>
<li>166 MHz (66 MHz bus clock rate, 512 KB 0.35&#160;µm cache) Introduced <span class="mw-formatted-date" title="1995-11-01"><span class="mw-formatted-date" title="11-01"><a href="/wiki/November_1" title="November 1">November 1</a></span>, <a href="/wiki/1995" title="1995">1995</a></span></li>
<li>180 MHz (60 MHz bus clock rate, 256 KB 0.6&#160;µm cache) Introduced <span class="mw-formatted-date" title="1995-11-01"><span class="mw-formatted-date" title="11-01"><a href="/wiki/November_1" title="November 1">November 1</a></span>, <a href="/wiki/1995" title="1995">1995</a></span></li>
<li>200 MHz (66 MHz bus clock rate, 256 KB 0.6&#160;µm cache) Introduced <span class="mw-formatted-date" title="1995-11-01"><span class="mw-formatted-date" title="11-01"><a href="/wiki/November_1" title="November 1">November 1</a></span>, <a href="/wiki/1995" title="1995">1995</a></span></li>
<li>200 MHz (66 MHz bus clock rate, 512 KB 0.35&#160;µm cache) Introduced <span class="mw-formatted-date" title="1995-11-01"><span class="mw-formatted-date" title="11-01"><a href="/wiki/November_1" title="November 1">November 1</a></span>, <a href="/wiki/1995" title="1995">1995</a></span></li>
<li>200 MHz (66 MHz bus clock rate, 1 MB 0.35&#160;µm cache) Introduced <span class="mw-formatted-date" title="1997-08-18"><span class="mw-formatted-date" title="08-18"><a href="/wiki/August_18" title="August 18">August 18</a></span>, <a href="/wiki/1997" title="1997">1997</a></span></li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="Pentium_II" id="Pentium_II"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=51" title="Edit section: Pentium II">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Pentium_II" title="Pentium II">Pentium II</a></span></h3>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1997-05-07"><span class="mw-formatted-date" title="05-07"><a href="/wiki/May_7" title="May 7">May 7</a></span>, <a href="/wiki/1997" title="1997">1997</a></span></li>
<li>Pentium Pro with <a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a> and improved 16-bit performance</li>
<li>242-pin <a href="/wiki/Slot_1" title="Slot 1">Slot 1</a> (SEC) processor package</li>
<li>Slot 1</li>
<li>Number of transistors 7.5 million</li>
<li>32 KB L1 cache</li>
<li>512 KB ½ bandwidth external L2 cache</li>
<li>The only Pentium II that did not have the L2 cache at ½ bandwidth of the core was the Pentium II 450 PE.</li>
<li><b>Klamath</b> - <a href="/wiki/350_nanometer" title="350 nanometer">0.35 µm process technology</a> (233, 266, 300 MHz)
<ul>
<li>66 MHz system bus clock rate</li>
<li>Family 6 model 3</li>
<li>Variants
<ul>
<li>233 MHz Introduced <span class="mw-formatted-date" title="1997-05-07"><span class="mw-formatted-date" title="05-07"><a href="/wiki/May_7" title="May 7">May 7</a></span>, <a href="/wiki/1997" title="1997">1997</a></span></li>
<li>266 MHz Introduced <span class="mw-formatted-date" title="1997-05-07"><span class="mw-formatted-date" title="05-07"><a href="/wiki/May_7" title="May 7">May 7</a></span>, <a href="/wiki/1997" title="1997">1997</a></span></li>
<li>300 MHz Introduced <span class="mw-formatted-date" title="1997-05-07"><span class="mw-formatted-date" title="05-07"><a href="/wiki/May_7" title="May 7">May 7</a></span>, <a href="/wiki/1997" title="1997">1997</a></span></li>
</ul>
</li>
</ul>
</li>
<li><b>Deschutes</b> - <a href="/wiki/250_nanometer" title="250 nanometer">0.25 µm process technology</a> (333, 350, 400, 450 MHz)
<ul>
<li>Introduced <span class="mw-formatted-date" title="1998-01-26"><span class="mw-formatted-date" title="01-26"><a href="/wiki/January_26" title="January 26">January 26</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>66 MHz system bus clock rate (<i>333 MHz variant</i>), 100 MHz system bus clock rate for all models after</li>
<li>Family 6 model 5</li>
<li>Variants
<ul>
<li>333 MHz Introduced <span class="mw-formatted-date" title="1998-01-26"><span class="mw-formatted-date" title="01-26"><a href="/wiki/January_26" title="January 26">January 26</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>350 MHz Introduced <span class="mw-formatted-date" title="1998-04-15"><span class="mw-formatted-date" title="04-15"><a href="/wiki/April_15" title="April 15">April 15</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>400 MHz Introduced <span class="mw-formatted-date" title="1998-04-15"><span class="mw-formatted-date" title="04-15"><a href="/wiki/April_15" title="April 15">April 15</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>450 MHz Introduced <span class="mw-formatted-date" title="1998-08-24"><span class="mw-formatted-date" title="08-24"><a href="/wiki/August_24" title="August 24">August 24</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>233 MHz (Mobile) Introduced <span class="mw-formatted-date" title="1998-04-02"><span class="mw-formatted-date" title="04-02"><a href="/wiki/April_2" title="April 2">April 2</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>266 MHz (Mobile) Introduced <span class="mw-formatted-date" title="1998-04-02"><span class="mw-formatted-date" title="04-02"><a href="/wiki/April_2" title="April 2">April 2</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>333 MHz Pentium II Overdrive processor for Socket 8 Introduced <span class="mw-formatted-date" title="1998-08-10"><span class="mw-formatted-date" title="08-10"><a href="/wiki/August_10" title="August 10">August 10</a></span>, <a href="/wiki/1998" title="1998">1998</a></span>; <a href="http://www.publictransport.hu/temp/IMG_8006-b.JPG" class="external text" title="http://www.publictransport.hu/temp/IMG_8006-b.JPG" rel="nofollow">Engineering Sample Photo</a></li>
<li>300 MHz (Mobile) Introduced <span class="mw-formatted-date" title="1998-09-09"><span class="mw-formatted-date" title="09-09"><a href="/wiki/September_9" title="September 9">September 9</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>333 MHz (Mobile)</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="Celeron_.28Pentium_II-based.29" id="Celeron_.28Pentium_II-based.29"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=52" title="Edit section: Celeron (Pentium II-based)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Celeron" title="Celeron">Celeron</a> (Pentium II-based)</span></h3>
<ul>
<li><b>Covington</b> - <a href="/wiki/250_nanometer" title="250 nanometer">0.25 µm process technology</a>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1998-04-15"><span class="mw-formatted-date" title="04-15"><a href="/wiki/April_15" title="April 15">April 15</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>242-pin <a href="/wiki/Slot_1" title="Slot 1">Slot 1</a> SEPP (Single Edge Processor Package)</li>
<li>Number of transistors 7.5 million</li>
<li>66 MHz system bus clock rate</li>
<li>Slot 1</li>
<li>32 KB L1 cache</li>
<li>No L2 cache</li>
<li>Variants
<ul>
<li>266 MHz Introduced <span class="mw-formatted-date" title="1998-04-15"><span class="mw-formatted-date" title="04-15"><a href="/wiki/April_15" title="April 15">April 15</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>300 MHz Introduced <span class="mw-formatted-date" title="1998-06-09"><span class="mw-formatted-date" title="06-09"><a href="/wiki/June_9" title="June 9">June 9</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
</ul>
</li>
</ul>
</li>
<li><b>Mendocino</b> - <a href="/wiki/250_nanometer" title="250 nanometer">0.25 µm process technology</a>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1998-08-24"><span class="mw-formatted-date" title="08-24"><a href="/wiki/August_24" title="August 24">August 24</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>242-pin <a href="/wiki/Slot_1" title="Slot 1">Slot 1</a> SEPP (Single Edge Processor Package), <a href="/wiki/Socket_370" title="Socket 370">Socket 370</a> PPGA package</li>
<li>Number of transistors 19 million</li>
<li>66 MHz system bus clock rate</li>
<li>Slot 1, Socket 370</li>
<li>32 KB L1 cache</li>
<li>128 KB integrated cache</li>
<li>Family 6 model 6</li>
<li>Variants
<ul>
<li>300 A MHz Introduced <span class="mw-formatted-date" title="1998-08-24"><span class="mw-formatted-date" title="08-24"><a href="/wiki/August_24" title="August 24">August 24</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>333 MHz Introduced <span class="mw-formatted-date" title="1998-08-24"><span class="mw-formatted-date" title="08-24"><a href="/wiki/August_24" title="August 24">August 24</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>366 MHz Introduced <span class="mw-formatted-date" title="1999-01-04"><span class="mw-formatted-date" title="01-04"><a href="/wiki/January_4" title="January 4">January 4</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>400 MHz Introduced <span class="mw-formatted-date" title="1999-01-04"><span class="mw-formatted-date" title="01-04"><a href="/wiki/January_4" title="January 4">January 4</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>433 MHz Introduced <span class="mw-formatted-date" title="1999-03-22"><span class="mw-formatted-date" title="03-22"><a href="/wiki/March_22" title="March 22">March 22</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>466 MHz</li>
<li>500 MHz Introduced <span class="mw-formatted-date" title="1999-08-02"><span class="mw-formatted-date" title="08-02"><a href="/wiki/August_2" title="August 2">August 2</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>533 MHz Introduced <span class="mw-formatted-date" title="2000-01-04"><span class="mw-formatted-date" title="01-04"><a href="/wiki/January_4" title="January 4">January 4</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>266 MHz (Mobile)</li>
<li>300 MHz (Mobile)</li>
<li>333 MHz (Mobile) Introduced <span class="mw-formatted-date" title="1999-04-05"><span class="mw-formatted-date" title="04-05"><a href="/wiki/April_5" title="April 5">April 5</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>366 MHz (Mobile)</li>
<li>400 MHz (Mobile)</li>
<li>433 MHz (Mobile)</li>
<li>450 MHz (Mobile) Introduced <span class="mw-formatted-date" title="2000-02-14"><span class="mw-formatted-date" title="02-14"><a href="/wiki/February_14" title="February 14">February 14</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>466 MHz (Mobile)</li>
<li>500 MHz (Mobile) Introduced <span class="mw-formatted-date" title="2000-02-14"><span class="mw-formatted-date" title="02-14"><a href="/wiki/February_14" title="February 14">February 14</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
</ul>
</li>
</ul>
</li>
</ul>
<p><br />
<big><b>Pentium II Xeon</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1998-06-29"><span class="mw-formatted-date" title="06-29"><a href="/wiki/June_29" title="June 29">June 29</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#Pentium_II_and_III_Xeon" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><a name="Pentium_III" id="Pentium_III"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=53" title="Edit section: Pentium III">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Pentium_III" title="Pentium III">Pentium III</a></span></h3>
<ul>
<li><b>Katmai</b> - <a href="/wiki/250_nanometer" title="250 nanometer">0.25 µm process technology</a>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1999-02-26"><span class="mw-formatted-date" title="02-26"><a href="/wiki/February_26" title="February 26">February 26</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>Improved PII, i.e. P6-based core, now including <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">Streaming SIMD Extensions</a> (SSE)</li>
<li>Number of transistors 9.5 million</li>
<li>512 KB ½ bandwidth L2 External cache</li>
<li>242-pin <a href="/wiki/Slot_1" title="Slot 1">Slot 1</a> SECC2 (Single Edge Contact cartridge 2) processor package</li>
<li>System Bus clock rate 100 MHz, 133 MHz (B-models)</li>
<li>Slot 1</li>
<li>Family 6 model 7</li>
<li>Variants
<ul>
<li>450 MHz Introduced <span class="mw-formatted-date" title="1999-02-26"><span class="mw-formatted-date" title="02-26"><a href="/wiki/February_26" title="February 26">February 26</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>500 MHz Introduced <span class="mw-formatted-date" title="1999-02-26"><span class="mw-formatted-date" title="02-26"><a href="/wiki/February_26" title="February 26">February 26</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>550 MHz Introduced <span class="mw-formatted-date" title="1999-05-17"><span class="mw-formatted-date" title="05-17"><a href="/wiki/May_17" title="May 17">May 17</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>600 MHz Introduced <span class="mw-formatted-date" title="1999-08-02"><span class="mw-formatted-date" title="08-02"><a href="/wiki/August_2" title="August 2">August 2</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>533 MHz Introduced (133 MHz bus clock rate) <span class="mw-formatted-date" title="1999-09-27"><span class="mw-formatted-date" title="09-27"><a href="/wiki/September_27" title="September 27">September 27</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>600 MHz Introduced (133 MHz bus clock rate) <span class="mw-formatted-date" title="1999-09-27"><span class="mw-formatted-date" title="09-27"><a href="/wiki/September_27" title="September 27">September 27</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
</ul>
</li>
</ul>
</li>
<li><b>Coppermine</b> - <a href="/wiki/180_nanometer" title="180 nanometer">0.18 µm process technology</a>
<ul>
<li>Introduced <span class="mw-formatted-date" title="1999-10-25"><span class="mw-formatted-date" title="10-25"><a href="/wiki/October_25" title="October 25">October 25</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>Number of transistors 28.1 million</li>
<li>256 KB Advanced Transfer L2 Cache (Integrated)</li>
<li>242-pin Slot-1 SECC2 (Single Edge Contact cartridge 2) processor package, 370-pin <a href="/wiki/FC-PGA" title="FC-PGA" class="mw-redirect">FC-PGA</a> (Flip-chip pin grid array) package</li>
<li>System Bus clock rate 100 MHz (E-models), 133 MHz (EB models)</li>
<li>Slot 1, Socket 370</li>
<li>Family 6 model 8</li>
<li>Variants
<ul>
<li>500 MHz (100 MHz bus clock rate)</li>
<li>533 MHz</li>
<li>550 MHz (100 MHz bus clock rate)</li>
<li>600 MHz</li>
<li>600 MHz (100 MHz bus clock rate)</li>
<li>650 MHz (100 MHz bus clock rate) Introduced <span class="mw-formatted-date" title="1999-10-25"><span class="mw-formatted-date" title="10-25"><a href="/wiki/October_25" title="October 25">October 25</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>667 MHz Introduced <span class="mw-formatted-date" title="1999-10-25"><span class="mw-formatted-date" title="10-25"><a href="/wiki/October_25" title="October 25">October 25</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>700 MHz (100 MHz bus clock rate) Introduced <span class="mw-formatted-date" title="1999-10-25"><span class="mw-formatted-date" title="10-25"><a href="/wiki/October_25" title="October 25">October 25</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>733 MHz Introduced <span class="mw-formatted-date" title="1999-10-25"><span class="mw-formatted-date" title="10-25"><a href="/wiki/October_25" title="October 25">October 25</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>750 MHz (100 MHz bus clock rate) Introduced <span class="mw-formatted-date" title="1999-12-20"><span class="mw-formatted-date" title="12-20"><a href="/wiki/December_20" title="December 20">December 20</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>800 MHz (100 MHz bus clock rate) Introduced <span class="mw-formatted-date" title="1999-12-20"><span class="mw-formatted-date" title="12-20"><a href="/wiki/December_20" title="December 20">December 20</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>850 MHz (100 MHz bus clock rate) Introduced <span class="mw-formatted-date" title="2000-03-20"><span class="mw-formatted-date" title="03-20"><a href="/wiki/March_20" title="March 20">March 20</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>866 MHz Introduced <span class="mw-formatted-date" title="2000-03-20"><span class="mw-formatted-date" title="03-20"><a href="/wiki/March_20" title="March 20">March 20</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>933 MHz Introduced <span class="mw-formatted-date" title="2000-05-24"><span class="mw-formatted-date" title="05-24"><a href="/wiki/May_24" title="May 24">May 24</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>1000 MHz Introduced <span class="mw-formatted-date" title="2000-03-08"><span class="mw-formatted-date" title="03-08"><a href="/wiki/March_8" title="March 8">March 8</a></span>, <a href="/wiki/2000" title="2000">2000</a></span> (Not widely available at time of release)</li>
<li>1100 MHz</li>
<li>1133 MHz (first version recalled, later re-released)</li>
<li>400 MHz (Mobile) Introduced <span class="mw-formatted-date" title="1999-10-25"><span class="mw-formatted-date" title="10-25"><a href="/wiki/October_25" title="October 25">October 25</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>450 MHz (Mobile) Introduced <span class="mw-formatted-date" title="1999-10-25"><span class="mw-formatted-date" title="10-25"><a href="/wiki/October_25" title="October 25">October 25</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>500 MHz (Mobile) Introduced <span class="mw-formatted-date" title="1999-10-25"><span class="mw-formatted-date" title="10-25"><a href="/wiki/October_25" title="October 25">October 25</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>600 MHz (Mobile) Introduced <span class="mw-formatted-date" title="2000-01-18"><span class="mw-formatted-date" title="01-18"><a href="/wiki/January_18" title="January 18">January 18</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>650 MHz (Mobile) Introduced <span class="mw-formatted-date" title="2000-01-18"><span class="mw-formatted-date" title="01-18"><a href="/wiki/January_18" title="January 18">January 18</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>700 MHz (Mobile) Introduced <span class="mw-formatted-date" title="2000-04-24"><span class="mw-formatted-date" title="04-24"><a href="/wiki/April_24" title="April 24">April 24</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>750 MHz (Mobile) Introduced <span class="mw-formatted-date" title="2000-06-19"><span class="mw-formatted-date" title="06-19"><a href="/wiki/June_19" title="June 19">June 19</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>800 MHz (Mobile) Introduced <span class="mw-formatted-date" title="2000-09-25"><span class="mw-formatted-date" title="09-25"><a href="/wiki/September_25" title="September 25">September 25</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>850 MHz (Mobile) Introduced <span class="mw-formatted-date" title="2000-09-25"><span class="mw-formatted-date" title="09-25"><a href="/wiki/September_25" title="September 25">September 25</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>900 MHz (Mobile) Introduced <span class="mw-formatted-date" title="2001-03-19"><span class="mw-formatted-date" title="03-19"><a href="/wiki/March_19" title="March 19">March 19</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>1000 MHz (Mobile) Introduced <span class="mw-formatted-date" title="2001-03-19"><span class="mw-formatted-date" title="03-19"><a href="/wiki/March_19" title="March 19">March 19</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
</ul>
</li>
</ul>
</li>
<li><b>Tualatin</b> - <a href="/wiki/130_nanometer" title="130 nanometer">0.13 µm process technology</a>
<ul>
<li>Introduced July 2001</li>
<li>Number of transistors 28.1 million</li>
<li>32 KB L1 cache</li>
<li>256 KB or 512 KB Advanced Transfer L2 cache (Integrated)</li>
<li>370-pin <a href="/w/index.php?title=FC-PGA2&amp;action=edit&amp;redlink=1" class="new" title="FC-PGA2 (page does not exist)">FC-PGA2</a> (Flip-chip pin grid array) package</li>
<li>133 MHz system bus clock rate</li>
<li>Socket 370</li>
<li>Family 6 model 11</li>
<li>Variants
<ul>
<li>1133 MHz (256 KB L2)</li>
<li>1133 MHz (512 KB L2)</li>
<li>1200 MHz</li>
<li>1266 MHz (512 KB L2)</li>
<li>1333 MHz</li>
<li>1400 MHz (512 KB L2)</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="Pentium_II_and_III_Xeon" id="Pentium_II_and_III_Xeon"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=54" title="Edit section: Pentium II and III Xeon">edit</a>]</span> <span class="mw-headline">Pentium II and III <a href="/wiki/Xeon" title="Xeon">Xeon</a></span></h3>
<ul>
<li>PII Xeon
<ul>
<li>Variants
<ul>
<li>400 MHz Introduced <span class="mw-formatted-date" title="1998-06-29"><span class="mw-formatted-date" title="06-29"><a href="/wiki/June_29" title="June 29">June 29</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>450 MHz (512 KB L2 Cache) Introduced <span class="mw-formatted-date" title="1998-10-06"><span class="mw-formatted-date" title="10-06"><a href="/wiki/October_6" title="October 6">October 6</a></span>, <a href="/wiki/1998" title="1998">1998</a></span></li>
<li>450 MHz (1 MB and 2 MB L2 Cache) Introduced <span class="mw-formatted-date" title="1999-01-05"><span class="mw-formatted-date" title="01-05"><a href="/wiki/January_5" title="January 5">January 5</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
</ul>
</li>
</ul>
</li>
<li>PIII Xeon
<ul>
<li>Introduced <span class="mw-formatted-date" title="1999-10-25"><span class="mw-formatted-date" title="10-25"><a href="/wiki/October_25" title="October 25">October 25</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>Number of transistors: 9.5 million at 0.25&#160;µm or 28 million at 0.18&#160;µm)</li>
<li>L2 cache is 256 KB, 1 MB, or 2 MB Advanced Transfer Cache (Integrated)</li>
<li>Processor Package Style is Single Edge Contact Cartridge (S.E.C.C.2) or SC330</li>
<li>System Bus clock rate 133 MHz (256 KB L2 cache) or 100 MHz (1 - 2 MB L2 cache)</li>
<li>System Bus Width 64 bit</li>
<li>Addressable memory 64 GB</li>
<li>Used in two-way servers and workstations (256 KB L2) or 4- and 8-way servers (1 - 2 MB L2)</li>
<li>Family 6 model 10</li>
<li>Variants
<ul>
<li>500 MHz (<a href="/wiki/250_nanometer" title="250 nanometer">0.25 µm process</a>) Introduced <span class="mw-formatted-date" title="1999-03-17"><span class="mw-formatted-date" title="03-17"><a href="/wiki/March_17" title="March 17">March 17</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>550 MHz (0.25&#160;µm process) Introduced <span class="mw-formatted-date" title="1999-08-23"><span class="mw-formatted-date" title="08-23"><a href="/wiki/August_23" title="August 23">August 23</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>600 MHz (<a href="/wiki/180_nanometer" title="180 nanometer">0.18 µm process</a>, 256 KB L2 cache) Introduced <span class="mw-formatted-date" title="1999-10-25"><span class="mw-formatted-date" title="10-25"><a href="/wiki/October_25" title="October 25">October 25</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>667 MHz (0.18&#160;µm process, 256 KB L2 cache) Introduced <span class="mw-formatted-date" title="1999-10-25"><span class="mw-formatted-date" title="10-25"><a href="/wiki/October_25" title="October 25">October 25</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>733 MHz (0.18&#160;µm process, 256 KB L2 cache) Introduced <span class="mw-formatted-date" title="1999-10-25"><span class="mw-formatted-date" title="10-25"><a href="/wiki/October_25" title="October 25">October 25</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></li>
<li>800 MHz (0.18&#160;µm process, 256 KB L2 cache) Introduced <span class="mw-formatted-date" title="2000-01-12"><span class="mw-formatted-date" title="01-12"><a href="/wiki/January_12" title="January 12">January 12</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>866 MHz (0.18&#160;µm process, 256 KB L2 cache) Introduced <span class="mw-formatted-date" title="2000-04-10"><span class="mw-formatted-date" title="04-10"><a href="/wiki/April_10" title="April 10">April 10</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>933 MHz (0.18&#160;µm process, 256 KB L2 cache)</li>
<li>1000 MHz (0.18&#160;µm process, 256 KB L2 cache) Introduced <span class="mw-formatted-date" title="2000-08-22"><span class="mw-formatted-date" title="08-22"><a href="/wiki/August_22" title="August 22">August 22</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>700 MHz (0.18&#160;µm process, 1 - 2 MB L2 cache) Introduced <span class="mw-formatted-date" title="2000-05-22"><span class="mw-formatted-date" title="05-22"><a href="/wiki/May_22" title="May 22">May 22</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="Celeron_.28Pentium_III_Coppermine-based.29" id="Celeron_.28Pentium_III_Coppermine-based.29"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=55" title="Edit section: Celeron (Pentium III Coppermine-based)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Celeron" title="Celeron">Celeron</a> (Pentium III Coppermine-based)</span></h3>
<ul>
<li>Coppermine-128, 0.18&#160;µm process technology
<ul>
<li>Introduced March, 2000</li>
<li><a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">Streaming SIMD Extensions</a> (SSE)</li>
<li><a href="/wiki/Socket_370" title="Socket 370">Socket 370</a>, <a href="/wiki/FC-PGA" title="FC-PGA" class="mw-redirect">FC-PGA</a> processor package</li>
<li>Number of transistors 28.1 million</li>
<li>66 MHz system bus clock rate, 100 MHz system bus clock rate from <span class="mw-formatted-date" title="2001-01-03"><span class="mw-formatted-date" title="01-03"><a href="/wiki/January_3" title="January 3">January 3</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>32 kB L1 cache</li>
<li>128 kB Advanced Transfer L2 cache</li>
<li>Family 6 model 8</li>
<li>Variants
<ul>
<li>533 MHz</li>
<li>566 MHz</li>
<li>600 MHz</li>
<li>633 MHz Introduced <span class="mw-formatted-date" title="2000-06-26"><span class="mw-formatted-date" title="06-26"><a href="/wiki/June_26" title="June 26">June 26</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>667 MHz Introduced <span class="mw-formatted-date" title="2000-06-26"><span class="mw-formatted-date" title="06-26"><a href="/wiki/June_26" title="June 26">June 26</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>700 MHz Introduced <span class="mw-formatted-date" title="2000-06-26"><span class="mw-formatted-date" title="06-26"><a href="/wiki/June_26" title="June 26">June 26</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>733 MHz Introduced <span class="mw-formatted-date" title="2000-11-13"><span class="mw-formatted-date" title="11-13"><a href="/wiki/November_13" title="November 13">November 13</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>766 MHz Introduced <span class="mw-formatted-date" title="2000-11-13"><span class="mw-formatted-date" title="11-13"><a href="/wiki/November_13" title="November 13">November 13</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>800 MHz Introduced <span class="mw-formatted-date" title="2001-01-03"><span class="mw-formatted-date" title="01-03"><a href="/wiki/January_3" title="January 3">January 3</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>850 MHz Introduced <span class="mw-formatted-date" title="2001-04-09"><span class="mw-formatted-date" title="04-09"><a href="/wiki/April_9" title="April 9">April 9</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>900 MHz Introduced <span class="mw-formatted-date" title="2001-07-02"><span class="mw-formatted-date" title="07-02"><a href="/wiki/July_2" title="July 2">July 2</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>950 MHz Introduced <span class="mw-formatted-date" title="2001-08-31"><span class="mw-formatted-date" title="08-31"><a href="/wiki/August_31" title="August 31">August 31</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>1000 MHz Introduced <span class="mw-formatted-date" title="2001-08-31"><span class="mw-formatted-date" title="08-31"><a href="/wiki/August_31" title="August 31">August 31</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>1100 MHz Introduced <span class="mw-formatted-date" title="2001-08-31"><span class="mw-formatted-date" title="08-31"><a href="/wiki/August_31" title="August 31">August 31</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>550 MHz (Mobile)</li>
<li>600 MHz (Mobile) Introduced <span class="mw-formatted-date" title="2000-06-19"><span class="mw-formatted-date" title="06-19"><a href="/wiki/June_19" title="June 19">June 19</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>650 MHz (Mobile) Introduced <span class="mw-formatted-date" title="2000-06-19"><span class="mw-formatted-date" title="06-19"><a href="/wiki/June_19" title="June 19">June 19</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>700 MHz (Mobile) Introduced <span class="mw-formatted-date" title="2000-09-25"><span class="mw-formatted-date" title="09-25"><a href="/wiki/September_25" title="September 25">September 25</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>750 MHz (Mobile) Introduced <span class="mw-formatted-date" title="2001-03-19"><span class="mw-formatted-date" title="03-19"><a href="/wiki/March_19" title="March 19">March 19</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>800 MHz (Mobile)</li>
<li>850 MHz (Mobile) Introduced <span class="mw-formatted-date" title="2001-07-02"><span class="mw-formatted-date" title="07-02"><a href="/wiki/July_2" title="July 2">July 2</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>600 MHz (LV Mobile)</li>
<li>500 MHz (ULV Mobile) Introduced <span class="mw-formatted-date" title="2001-01-30"><span class="mw-formatted-date" title="01-30"><a href="/wiki/January_30" title="January 30">January 30</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>600 MHz (ULV Mobile)</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><br />
<big><b>XScale</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <span class="mw-formatted-date" title="2000-08-23"><span class="mw-formatted-date" title="08-23"><a href="/wiki/August_23" title="August 23">August 23</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#XScale" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><br />
<big><b>Pentium 4 (not 4EE, 4E, 4F), Itanium, P4-based Xeon, Itanium 2</b></big> <i>(chronological entries)</i></p>
<ul>
<li>Introduced April 2000 – July 2002</li>
<li><i>See main entries</i></li>
</ul>
<p><a name="Celeron_.28Pentium_III_Tualatin-based.29" id="Celeron_.28Pentium_III_Tualatin-based.29"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=56" title="Edit section: Celeron (Pentium III Tualatin-based)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Celeron" title="Celeron">Celeron</a> (Pentium III Tualatin-based)</span></h3>
<ul>
<li>Tualatin Celeron - <a href="/wiki/130_nanometer" title="130 nanometer">0.13 µm process technology</a>
<ul>
<li>32 KB L1 cache</li>
<li>256 KB Advanced Transfer L2 cache</li>
<li>100 MHz system bus clock rate</li>
<li>Socket 370</li>
<li>Family 6 model 11</li>
<li>Variants
<ul>
<li>1.0 GHz</li>
<li>1.1 GHz</li>
<li>1.2 GHz</li>
<li>1.3 GHz</li>
<li>1.4 GHz</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="Pentium_M" id="Pentium_M"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=57" title="Edit section: Pentium M">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a></span></h3>
<ul>
<li><b>Banias</b> <a href="/wiki/130_nanometer" title="130 nanometer">0.13 µm process technology</a>
<ul>
<li>Introduced March 2003</li>
<li>64 KB L1 cache</li>
<li>1 MB L2 cache (integrated)</li>
<li>Based on Pentium III core, with <a href="/wiki/SSE2" title="SSE2">SSE2</a> SIMD instructions and deeper pipeline</li>
<li>Number of transistors 77 million</li>
<li><a href="/wiki/Micro-FCPGA" title="Micro-FCPGA" class="mw-redirect">Micro-FCPGA</a>, <a href="/wiki/Micro-FCBGA" title="Micro-FCBGA">Micro-FCBGA</a> processor package</li>
<li>Heart of the Intel mobile <i><a href="/wiki/Centrino" title="Centrino">Centrino</a></i> system</li>
<li>400 MHz Netburst-style system bus</li>
<li>Family 6 model 9</li>
<li>Variants
<ul>
<li>900 MHz (Ultra low voltage)</li>
<li>1.0 GHz (Ultra low voltage)</li>
<li>1.1 GHz (Low voltage)</li>
<li>1.2 GHz (Low voltage)</li>
<li>1.3 GHz</li>
<li>1.4 GHz</li>
<li>1.5 GHz</li>
<li>1.6 GHz</li>
<li>1.7 GHz</li>
</ul>
</li>
</ul>
</li>
<li><b>Dothan</b> 0.09&#160;µm (<a href="/wiki/90_nanometer" title="90 nanometer">90 nm</a>) process technology
<ul>
<li>Introduced May 2004</li>
<li>2 MB L2 cache</li>
<li>Revised data prefetch unit</li>
<li>400 MHz Netburst-style system bus</li>
<li>21W <a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></li>
<li>Variants
<ul>
<li>1.00 GHz (Pentium M 723) (Ultra low voltage, 5W TDP)</li>
<li>1.10 GHz (Pentium M 733) (Ultra low voltage, 5W TDP)</li>
<li>1.20 GHz (Pentium M 753) (Ultra low voltage, 5W TDP)</li>
<li>1.30 GHz (Pentium M 718) (Low voltage, 10W TDP)</li>
<li>1.40 GHz (Pentium M 738) (Low voltage, 10W TDP)</li>
<li>1.50 GHz (Pentium M 758) (Low voltage, 10W TDP)</li>
<li>1.60 GHz (Pentium M 778) (Low voltage, 10W TDP)</li>
<li>1.40 GHz (Pentium M 710)</li>
<li>1.50 GHz (Pentium M 715)</li>
<li>1.60 GHz (Pentium M 725)</li>
<li>1.70 GHz (Pentium M 735)</li>
<li>1.80 GHz (Pentium M 745)</li>
<li>2.00 GHz (Pentium M 755)</li>
<li>2.10 GHz (Pentium M 765)</li>
</ul>
</li>
</ul>
</li>
<li><b>Dothan 533</b> 0.09&#160;µm (<a href="/wiki/90_nanometer" title="90 nanometer">90 nm</a>) process technology
<ul>
<li>Introduced Q1 2005</li>
<li>Same as <b>Dothan</b> except with a 533 MHz NetBurst-style system bus and 27W <a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></li>
<li>Variants
<ul>
<li>1.60 GHz (Pentium M 730)</li>
<li>1.73 GHz (Pentium M 740)</li>
<li>1.86 GHz (Pentium M 750)</li>
<li>2.00 GHz (Pentium M 760)</li>
<li>2.13 GHz (Pentium M 770)</li>
<li>2.26 GHz (Pentium M 780)</li>
</ul>
</li>
</ul>
</li>
<li><b>Stealey</b> 0.09&#160;µm (<a href="/wiki/90_nanometer" title="90 nanometer">90 nm</a>) process technology
<ul>
<li>Introduced Q2 2007</li>
<li>512 KB L2, 3W TDP</li>
<li>Variants
<ul>
<li>600 MHz (A100)</li>
<li>800 MHz (A110)</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="Celeron_M" id="Celeron_M"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=58" title="Edit section: Celeron M">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Celeron" title="Celeron">Celeron M</a></span></h3>
<ul>
<li><b>Banias</b>-512 <a href="/wiki/130_nanometer" title="130 nanometer">0.13 µm</a> process technology
<ul>
<li>Introduced March 2003</li>
<li>64 KB L1 cache</li>
<li>512 KB L2 cache (integrated)</li>
<li><a href="/wiki/SSE2" title="SSE2">SSE2</a> SIMD instructions</li>
<li>No <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> technology, is not part of the '<a href="/wiki/Centrino" title="Centrino">Centrino</a>' package</li>
<li>Family 6 model 9</li>
<li>Variants
<ul>
<li>310 - 1.20&#160;GHz</li>
<li>320 - 1.30&#160;GHz</li>
<li>330 - 1.40&#160;GHz</li>
<li>340 - 1.50&#160;GHz</li>
</ul>
</li>
</ul>
</li>
<li><b>Dothan</b>-1024 <a href="/wiki/90_nanometer" title="90 nanometer">90 nm</a> process technology
<ul>
<li>64 KB L1 cache</li>
<li>1 MB L2 cache (integrated)</li>
<li><a href="/wiki/SSE2" title="SSE2">SSE2</a> SIMD instructions</li>
<li>No SpeedStep technology, is not part of the '<a href="/wiki/Centrino" title="Centrino">Centrino</a>' package</li>
<li>Variants
<ul>
<li>350 - 1.30&#160;GHz</li>
<li>350J - 1.30&#160;GHz, with Execute Disable bit</li>
<li>360 - 1.40&#160;GHz</li>
<li>360J - 1.40&#160;GHz, with Execute Disable bit</li>
<li>370 - 1.50&#160;GHz, with Execute Disable bit
<ul>
<li>Family 6, Model 13, Stepping 8<sup id="cite_ref-1" class="reference"><a href="#cite_note-1" title=""><span>[</span>2<span>]</span></a></sup></li>
</ul>
</li>
<li>380 - 1.60&#160;GHz, with Execute Disable bit</li>
<li>390 - 1.70&#160;GHz, with Execute Disable bit</li>
</ul>
</li>
</ul>
</li>
<li><b>Yonah</b>-1024 <a href="/wiki/65_nanometer" title="65 nanometer">65 nm</a> process technology
<ul>
<li>64 KB L1 cache</li>
<li>1 MB L2 cache (integrated)</li>
<li><a href="/wiki/SSE3" title="SSE3">SSE3</a> SIMD instructions, 533 MHz front-side bus, execute-disable bit</li>
<li>No SpeedStep technology, is not part of the '<a href="/wiki/Centrino" title="Centrino">Centrino</a>' package</li>
<li>Variants
<ul>
<li>410 - 1.46&#160;GHz</li>
<li>420 - 1.60&#160;GHz,</li>
<li>423 - 1.06&#160;GHz (ultra low voltage)</li>
<li>430 - 1.73&#160;GHz</li>
<li>440 - 1.86&#160;GHz</li>
<li>443 - 1.20&#160;GHz (ultra low voltage)</li>
<li>450 - 2.00&#160;GHz</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="Intel_Core" id="Intel_Core"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=59" title="Edit section: Intel Core">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_Core" title="Intel Core">Intel Core</a></span></h3>
<ul>
<li><b>Yonah</b> 0.065&#160;µm (<a href="/wiki/65_nm" title="65 nm" class="mw-redirect">65 nm</a>) process technology
<ul>
<li>Introduced January 2006</li>
<li>533/667 MHz <a href="/wiki/Front_side_bus" title="Front side bus">front side bus</a></li>
<li>2 MB (Shared on Duo) L2 cache</li>
<li><a href="/wiki/SSE3" title="SSE3">SSE3</a> SIMD instructions</li>
<li>31W <a href="/wiki/TDP" title="TDP">TDP</a> (T versions)</li>
<li>Variants:
<ul>
<li>Intel Core Duo T2700 2.33 GHz</li>
<li>Intel Core Duo T2600	2.16 GHz</li>
<li>Intel Core Duo T2500	2 GHz</li>
<li>Intel Core Duo T2450 2 GHz</li>
<li>Intel Core Duo T2400	1.83 GHz</li>
<li>Intel Core Duo T2300	1.66 GHz</li>
<li>Intel Core Duo T2050	1.6 GHz</li>
<li>Intel Core Duo T2300e 1.66 GHz</li>
<li>Intel Core Duo T2080 1.73 GHz</li>
<li>Intel Core Duo L2500	1.83 GHz (Low voltage, 15W <a href="/wiki/TDP" title="TDP">TDP</a>)</li>
<li>Intel Core Duo L2400	1.66 GHz (Low voltage, 15W <a href="/wiki/TDP" title="TDP">TDP</a>)</li>
<li>Intel Core Duo L2300	1.5 GHz (Low voltage, 15W <a href="/wiki/TDP" title="TDP">TDP</a>)</li>
<li>Intel Core Duo U2500	1.2 GHz (Ultra low voltage, 9W <a href="/wiki/TDP" title="TDP">TDP</a>)</li>
<li>Intel Core Solo T1350	1.86 GHz (533 FSB)</li>
<li>Intel Core Solo T1300	1.66 GHz</li>
<li>Intel Core Solo T1200	1.5 GHz <sup id="cite_ref-2" class="reference"><a href="#cite_note-2" title=""><span>[</span>3<span>]</span></a></sup></li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="Dual-Core_Xeon_LV" id="Dual-Core_Xeon_LV"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=60" title="Edit section: Dual-Core Xeon LV">edit</a>]</span> <span class="mw-headline">Dual-Core <a href="/wiki/Xeon" title="Xeon">Xeon</a> LV</span></h3>
<ul>
<li><b>Sossaman</b> 0.065&#160;µm (<a href="/wiki/65_nm" title="65 nm" class="mw-redirect">65 nm</a>) process technology
<ul>
<li>Introduced March 2006</li>
<li>Based on <b>Yonah</b> core, with <a href="/wiki/SSE3" title="SSE3">SSE3</a> SIMD instructions</li>
<li>667 MHz <a href="/wiki/Frontside_bus" title="Frontside bus" class="mw-redirect">frontside bus</a></li>
<li>2 MB Shared L2 cache</li>
<li>Variants
<ul>
<li>2.0&#160;GHz</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="Intel_Pentium_Dual-Core" id="Intel_Pentium_Dual-Core"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=61" title="Edit section: Intel Pentium Dual-Core">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_Pentium_Dual-Core" title="Intel Pentium Dual-Core" class="mw-redirect">Intel Pentium Dual-Core</a></span></h3>
<ul>
<li>0.065&#160;µm (<a href="/wiki/65_nm" title="65 nm" class="mw-redirect">65 nm</a>) process technology
<ul>
<li>533 MHz <a href="/wiki/Frontside_bus" title="Frontside bus" class="mw-redirect">frontside bus</a></li>
<li>1 MB Shared L2 cache</li>
<li><a href="/wiki/SSE3" title="SSE3">SSE3</a> SIMD instructions</li>
<li>Variants:
<ul>
<li>Pentium dual-core T2130 1.86 GHz</li>
<li>Pentium dual-core T2080	1.73 GHz</li>
<li>Pentium dual-core T2060	1.60 GHz</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="32-bit_processors:_NetBurst_microarchitecture" id="32-bit_processors:_NetBurst_microarchitecture"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=62" title="Edit section: 32-bit processors: NetBurst microarchitecture">edit</a>]</span> <span class="mw-headline">32-bit processors: <a href="/wiki/Intel_NetBurst_(microarchitecture)" title="Intel NetBurst (microarchitecture)" class="mw-redirect">NetBurst</a> microarchitecture</span></h2>
<p><a name="Pentium_4" id="Pentium_4"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=63" title="Edit section: Pentium 4">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a></span></h3>
<ul>
<li>0.18&#160;µm process technology (1.40 and 1.50 GHz)
<ul>
<li>Introduced <span class="mw-formatted-date" title="2000-11-20"><span class="mw-formatted-date" title="11-20"><a href="/wiki/November_20" title="November 20">November 20</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></li>
<li>L2 cache was 256 KB Advanced Transfer Cache (Integrated)</li>
<li>Processor Package Style was PGA423, PGA478</li>
<li>System Bus clock rate 400 MHz</li>
<li><a href="/wiki/SSE2" title="SSE2">SSE2</a> <a href="/wiki/SIMD" title="SIMD">SIMD</a> Extensions</li>
<li>Number of Transistors 42 million</li>
<li>Used in desktops and entry-level workstations</li>
</ul>
</li>
<li>0.18&#160;µm process technology (1.7 GHz)
<ul>
<li>Introduced <span class="mw-formatted-date" title="2001-04-23"><span class="mw-formatted-date" title="04-23"><a href="/wiki/April_23" title="April 23">April 23</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>See the 1.4 and 1.5 chips for details</li>
</ul>
</li>
<li>0.18&#160;µm process technology (1.6 and 1.8 GHz)
<ul>
<li>Introduced <span class="mw-formatted-date" title="2001-07-02"><span class="mw-formatted-date" title="07-02"><a href="/wiki/July_2" title="July 2">July 2</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>See 1.4 and 1.5 chips for details</li>
<li>Core Voltage is 1.15 volts in Maximum Performance Mode; 1.05 volts in Battery Optimized Mode</li>
<li>Power &lt;1 watt in Battery Optimized Mode</li>
<li>Used in full-size and then light mobile PCs</li>
</ul>
</li>
<li>0.18&#160;µm process technology <b>Willamette</b> (1.9 and 2.0 GHz)
<ul>
<li>Introduced <span class="mw-formatted-date" title="2001-08-27"><span class="mw-formatted-date" title="08-27"><a href="/wiki/August_27" title="August 27">August 27</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>See 1.4 and 1.5 chips for details</li>
</ul>
</li>
<li>Family 15 model 1</li>
<li>Pentium 4 (2 GHz, 2.20 GHz)
<ul>
<li>Introduced <span class="mw-formatted-date" title="2002-01-07"><span class="mw-formatted-date" title="01-07"><a href="/wiki/January_7" title="January 7">January 7</a></span>, <a href="/wiki/2002" title="2002">2002</a></span></li>
</ul>
</li>
<li>Pentium 4 (2.4 GHz)
<ul>
<li>Introduced <span class="mw-formatted-date" title="2002-04-02"><span class="mw-formatted-date" title="04-02"><a href="/wiki/April_2" title="April 2">April 2</a></span>, <a href="/wiki/2002" title="2002">2002</a></span></li>
</ul>
</li>
<li>0.13&#160;µm process technology <b>Northwood A</b> (1.7, 1.8, 1.9, 2, 2.2, 2.4, 2.5, 2.6, 2.8(OEM),3.0(OEM) GHz)
<ul>
<li>Improved branch prediction and other microcodes tweaks</li>
<li>512 KB integrated L2 cache</li>
<li>Number of transistors 55 million</li>
<li>400 MHz system bus.</li>
</ul>
</li>
<li>Family 15 model 2</li>
<li>0.13&#160;µm process technology <b>Northwood B</b> (2.26, 2.4, 2.53, 2.66, 2.8, 3.06 GHz)
<ul>
<li>533 MHz system bus. (3.06 includes Intel's <a href="/wiki/Hyper_threading" title="Hyper threading" class="mw-redirect">hyper threading</a> technology).</li>
</ul>
</li>
<li>0.13&#160;µm process technology <b>Northwood C</b> (2.4, 2.6, 2.8, 3.0, 3.2, 3.4 GHz)
<ul>
<li>800 MHz system bus (all versions include Hyper Threading)</li>
<li>6500 to 10000 MIPS</li>
</ul>
</li>
</ul>
<p><br />
<big><b>Itanium</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced 2001</li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#Itanium" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><a name="Xeon" id="Xeon"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=64" title="Edit section: Xeon">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Xeon" title="Xeon">Xeon</a></span></h3>
<ul>
<li>Official designation now Xeon, i.e. not "Pentium 4 Xeon"</li>
<li>Xeon 1.4, 1.5, 1.7 GHz
<ul>
<li>Introduced <span class="mw-formatted-date" title="2001-05-21"><span class="mw-formatted-date" title="05-21"><a href="/wiki/May_21" title="May 21">May 21</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>L2 cache was 256 KB Advanced Transfer Cache (Integrated)</li>
<li>Processor Package Style was <a href="/w/index.php?title=Organic_Land_Grid_Array&amp;action=edit&amp;redlink=1" class="new" title="Organic Land Grid Array (page does not exist)">Organic Land Grid Array</a> 603 (OLGA 603)</li>
<li>System Bus clock rate 400 MHz</li>
<li>SSE2 SIMD Extensions</li>
<li>Used in high-performance and mid-range dual processor enabled workstations</li>
</ul>
</li>
<li>Xeon 2.0 GHz and up to 3.6 GHz
<ul>
<li>Introduced <span class="mw-formatted-date" title="2001-09-25"><span class="mw-formatted-date" title="09-25"><a href="/wiki/September_25" title="September 25">September 25</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
</ul>
</li>
</ul>
<p><br />
<big><b>Itanium 2</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced July 2002</li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#Itanium" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><a name="Mobile_Pentium_4-M" id="Mobile_Pentium_4-M"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=65" title="Edit section: Mobile Pentium 4-M">edit</a>]</span> <span class="mw-headline">Mobile Pentium 4-M</span></h3>
<ul>
<li>0.13&#160;µm process technology</li>
<li>55 million transistors</li>
<li>cache L2 512 KB</li>
<li>BUS a 400 MHz</li>
<li>Supports up to 1 GB of <a href="/wiki/Double_data_rate" title="Double data rate">DDR</a> 266 MHz Memory</li>
<li>Supports <a href="/wiki/Advanced_Configuration_and_Power_Interface" title="Advanced Configuration and Power Interface">ACPI</a> 2.0 and <a href="/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a> 1.2 System Power Management</li>
<li>1.3 V - 1.2 V (<a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a>)</li>
<li>Power: 1.2 GHz 20.8 W, 1.6 GHz 30 W, 2.6 GHz 35 W</li>
<li>Sleep Power 5 W (1.2 V)</li>
<li>Deeper Sleep Power = 2.9 W (1.0 V)</li>
</ul>
<ul>
<li>
<ul>
<li>1.40 GHz - 23 April 2002</li>
<li>1.50 GHz - 23 April 2002</li>
<li>1.60 GHz - 4 March 2002</li>
<li>1.70 GHz - 4 March 2002</li>
<li>1.80 GHz - 23 April 2002</li>
<li>1.90 GHz - 24 June 2002</li>
<li>2.00 GHz - 24 June 2002</li>
<li>2.20 GHz - 16 September 2002</li>
<li>2.40 GHz - 14 January 2003</li>
<li>2.40 GHz - 14 January 2003</li>
<li>2.50 GHz - 16 April 2003</li>
<li>2.60 GHz - 11 June 2003</li>
</ul>
</li>
</ul>
<p><a name="Pentium_4_EE" id="Pentium_4_EE"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=66" title="Edit section: Pentium 4 EE">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Pentium_4#Extreme_Edition" title="Pentium 4">Pentium 4 EE</a></span></h3>
<ul>
<li>Introduced September 2003</li>
<li>EE = "Extreme Edition"</li>
<li>Built from the Xeon's "Gallatin" core, but with 2 MB cache-</li>
</ul>
<p><a name="Pentium_4E" id="Pentium_4E"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=67" title="Edit section: Pentium 4E">edit</a>]</span> <span class="mw-headline">Pentium 4E</span></h3>
<ul>
<li>Introduced February 2004</li>
<li>built on 0.09&#160;µm (<a href="/wiki/90_nanometer" title="90 nanometer">90 nm</a>) process technology <b>Prescott</b> (2.4A, 2.8, 2.8A, 3.0, 3.2, 3.4, 3.6, 3.8) 1 MB L2 cache</li>
<li>533 MHz system bus (2.4A and 2.8A only)</li>
<li>Number of Transistors 125 million on 1 MB Models</li>
<li>Number of Transistors 169 million on 2 MB Models</li>
<li>800 MHz system bus (all other models)</li>
<li><a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a> support is only available on CPUs using the 800 MHz system bus.</li>
<li>The processor's integer <a href="/wiki/Pipeline_(computing)" title="Pipeline (computing)">instruction pipeline</a> has been increased from 20 stages to 31 stages, which theoretically allows for even greater bandwidth.</li>
<li>7500 to 11000 MIPS</li>
<li>LGA-775 versions are in the 5xx series (32-bit) and 5x1 series (with Intel 64)</li>
<li>The 6xx series has 2 MB L2 cache and <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a></li>
</ul>
<p><a name="Pentium_4F" id="Pentium_4F"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=68" title="Edit section: Pentium 4F">edit</a>]</span> <span class="mw-headline">Pentium 4F</span></h3>
<ul>
<li>Introduced Spring 2004</li>
<li>same core as 4E, "Prescott"</li>
<li>3.2–3.6 GHz</li>
<li>starting with the D0 stepping of this processor, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a> 64-bit extensions has also been incorporated</li>
</ul>
<p><a name="64-bit_processors:_IA-64" id="64-bit_processors:_IA-64"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=69" title="Edit section: 64-bit processors: IA-64">edit</a>]</span> <span class="mw-headline">64-bit processors: <a href="/wiki/IA-64" title="IA-64" class="mw-redirect">IA-64</a></span></h2>
<ul>
<li>New instruction set, not at all related to x86.</li>
<li>Before the feature was eliminated (<a href="/wiki/Montecito_(processor)" title="Montecito (processor)">Montecito</a>, July 2006) IA-64 processors supported 32-bit x86 in hardware, but slowly.<sup class="noprint Inline-Template"><span title="The material in the vicinity of this tag may not be factual or accurate&#160;from March 2009" style="white-space: nowrap;">[<i><a href="/wiki/Wikipedia:Disputed_statement" title="Wikipedia:Disputed statement">dubious</a> <span class="metadata">– <a href="/wiki/Talk:List_of_Intel_microprocessors#Itanium_2_x86_support--moving_editor.27s_comment_from_article_text_to_here" title="Talk:List of Intel microprocessors">discuss</a></span></i>]</span></sup></li>
</ul>
<p><a name="Itanium" id="Itanium"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=70" title="Edit section: Itanium">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Itanium_(original)" title="Itanium (original)" class="mw-redirect">Itanium</a></span></h3>
<ul>
<li>Code name Merced</li>
<li>Family 0x07</li>
<li>Released <span class="mw-formatted-date" title="2001-05-29"><span class="mw-formatted-date" title="05-29"><a href="/wiki/May_29" title="May 29">May 29</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></li>
<li>733 MHz and 800 MHz</li>
<li>2MB cache</li>
<li>all recalled and replaced by Itanium-II&#160;?</li>
</ul>
<p><a name="Itanium_2" id="Itanium_2"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=71" title="Edit section: Itanium 2">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Itanium_2" title="Itanium 2" class="mw-redirect">Itanium 2</a></span></h3>
<ul>
<li>Family 0x1F</li>
<li>Released July 2002</li>
<li>900 MHz - 1.6 GHz</li>
<li>McKinley 900MHz 1.5MB cache, Model 0x0</li>
<li>McKinley 1GHz, 3MB cache, Model 0x0</li>
<li>Deerfield 1GHz, 1.5MB cache, Model 0x1</li>
<li>Madison 1.3GHz, 3MB cache, Model 0x1</li>
<li>Madison 1.4GHz, 4MB cache, Model 0x1</li>
<li>Madison 1.5GHz, 6MB cache, Model 0x1</li>
<li>Madison 1.67GHz, 9MB cache, Model 0x1</li>
<li>Hondo 1.4GHz, 4MB cache, dual core MCM, Model 0x1</li>
</ul>
<p><br />
<big><b>Pentium M</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced March 2003</li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#Pentium_M" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><br />
<big><b>Pentium 4EE, 4E</b></big> <i>(chronological entries)</i></p>
<ul>
<li>Introduced September 2003, February 2004, respectively</li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#Pentium_4EE" title="List of Intel microprocessors">main entries</a></i></li>
</ul>
<p><a name="64-bit_processors:_Intel_64_-_NetBurst" id="64-bit_processors:_Intel_64_-_NetBurst"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=72" title="Edit section: 64-bit processors: Intel 64 - NetBurst">edit</a>]</span> <span class="mw-headline">64-bit processors: Intel 64 - NetBurst</span></h2>
<ul>
<li>Intel Extended Memory 64 Technology</li>
<li>Mostly compatible with <a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a>'s <a href="/wiki/AMD64" title="AMD64" class="mw-redirect">AMD64</a> architecture</li>
<li>Introduced Spring 2004, with the Pentium 4F (D0 and later P4 steppings)</li>
</ul>
<p><a name="Pentium_4F_2" id="Pentium_4F_2"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=73" title="Edit section: Pentium 4F">edit</a>]</span> <span class="mw-headline">Pentium 4F</span></h3>
<ul>
<li><b>Prescott-2M</b> built on 0.09&#160;µm (<a href="/wiki/90_nanometer" title="90 nanometer">90 nm</a>) process technology</li>
<li>2.8-3.8 GHz (model numbers 6x0)</li>
<li>Introduced February 20, <a href="/wiki/2005" title="2005">2005</a></li>
<li>Same features as Prescott with the addition of:-
<ul>
<li>2 MB cache</li>
<li>Intel 64bit</li>
<li>Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST)</li>
</ul>
</li>
<li><b>Cedar Mill</b> built on 0.065&#160;µm (<a href="/wiki/65_nanometer" title="65 nanometer">65 nm</a>) process technology</li>
<li>3.0-3.6 (model numbers 6x1)</li>
<li>Introduced <span class="mw-formatted-date" title="2006-01-16"><span class="mw-formatted-date" title="01-16"><a href="/wiki/January_16" title="January 16">January 16</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></li>
<li>die shrink of <b>Prescott-2M</b></li>
<li>Same features as <b>Prescott-2M</b></li>
</ul>
<p><a name="Pentium_D" id="Pentium_D"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=74" title="Edit section: Pentium D">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a></span></h3>
<div class="rellink noprint relarticle mainarticle">Main article: <a href="/wiki/List_of_Intel_Pentium_D_microprocessors" title="List of Intel Pentium D microprocessors">List of Intel Pentium D microprocessors</a></div>
<ul>
<li><a href="/wiki/Dual-core" title="Dual-core" class="mw-redirect">Dual-core</a> microprocessor</li>
<li>No Hyper-Threading</li>
<li>800(4x200) MHz <a href="/wiki/Front_side_bus" title="Front side bus">front side bus</a></li>
</ul>
<ul>
<li><b>Smithfield</b> - <a href="/wiki/90_nanometer" title="90 nanometer">90 nm</a> process technology (2.66–3.2 GHz)
<ul>
<li>Introduced <span class="mw-formatted-date" title="2005-05-26"><span class="mw-formatted-date" title="05-26"><a href="/wiki/May_26" title="May 26">May 26</a></span>, <a href="/wiki/2005" title="2005">2005</a></span></li>
<li>2.66–3.2 GHz (model numbers 805-840)</li>
<li>Number of Transistors 230 million</li>
<li>1 MB x 2 (non-shared, 2 MB total) L2 cache</li>
<li>Cache coherency between cores requires communication over the FSB</li>
<li>Performance increase of 60% over similarly clocked Prescott</li>
<li>2.66 GHz (533 MHz FSB) Pentium D 805 introduced December 2005</li>
<li>Contains 2x <b>Prescott</b> dies in one package</li>
</ul>
</li>
</ul>
<ul>
<li><b><a href="/wiki/Presler" title="Presler" class="mw-redirect">Presler</a></b> - <a href="/wiki/65_nanometer" title="65 nanometer">65 nm</a> process technology (2.8–3.6 GHz)
<ul>
<li>Introduced <span class="mw-formatted-date" title="2006-01-16"><span class="mw-formatted-date" title="01-16"><a href="/wiki/January_16" title="January 16">January 16</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></li>
<li>2.8–3.6 GHz (model numbers 915-960)</li>
<li>Number of Transistors 376 million</li>
<li>2 MB x 2 (non-shared, 4 MB total) L2 cache</li>
<li>Contains 2x <b>Cedar Mill</b> dies in one package</li>
</ul>
</li>
</ul>
<p><a name="Pentium_Extreme_Edition" id="Pentium_Extreme_Edition"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=75" title="Edit section: Pentium Extreme Edition">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Pentium_Extreme_Edition" title="Pentium Extreme Edition" class="mw-redirect">Pentium Extreme Edition</a></span></h3>
<ul>
<li><a href="/wiki/Dual-core" title="Dual-core" class="mw-redirect">Dual-core</a> microprocessor</li>
<li>Enabled Hyper-Threading</li>
<li>800(4x200) MHz <a href="/wiki/Front_side_bus" title="Front side bus">front side bus</a></li>
</ul>
<p>]</p>
<ul>
<li><b>Smithfield</b> - <a href="/wiki/90_nanometer" title="90 nanometer">90 nm</a> process technology (3.2 GHz)
<ul>
<li>Variants
<ul>
<li>Pentium 840 EE - 3.20 GHz (2 x 1 MB L2)</li>
</ul>
</li>
</ul>
</li>
</ul>
<ul>
<li><b>Presler</b> - <a href="/wiki/65_nanometer" title="65 nanometer">65 nm</a> process technology (3.46, 3.73)
<ul>
<li>2 MB x 2 (non-shared, 4 MB total) L2 cache</li>
<li>Variants
<ul>
<li>Pentium 955 EE - 3.46 GHz, 1066 MHz <a href="/wiki/Front_side_bus" title="Front side bus">front side bus</a></li>
<li>Pentium 965 EE - 3.73 GHz, 1066 MHz <a href="/wiki/Front_side_bus" title="Front side bus">front side bus</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="Xeon_2" id="Xeon_2"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=76" title="Edit section: Xeon">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Xeon" title="Xeon">Xeon</a></span></h3>
<ul>
<li><b>Nocona</b>
<ul>
<li>Introduced <a href="/wiki/2004" title="2004">2004</a></li>
</ul>
</li>
</ul>
<ul>
<li><b>Irwindale</b>
<ul>
<li>Introduced <a href="/wiki/2004" title="2004">2004</a></li>
</ul>
</li>
</ul>
<ul>
<li><b>Cranford</b>
<ul>
<li>Introduced April <a href="/wiki/2005" title="2005">2005</a></li>
<li>MP version of Nocona</li>
</ul>
</li>
</ul>
<ul>
<li><b>Potomac</b>
<ul>
<li>Introduced April <a href="/wiki/2005" title="2005">2005</a></li>
<li>Cranford with 8 MB of L3 cache</li>
</ul>
</li>
</ul>
<ul>
<li><b>Paxville DP</b> (2.8 GHz)
<ul>
<li>Introduced <span class="mw-formatted-date" title="2005-10-10"><span class="mw-formatted-date" title="10-10"><a href="/wiki/October_10" title="October 10">October 10</a></span>, <a href="/wiki/2005" title="2005">2005</a></span></li>
<li>Dual-core version of Irwindale, with 4 MB of L2 Cache (2 MB per core)</li>
<li>2.8 GHz</li>
<li>800 MT/s front side bus</li>
</ul>
</li>
</ul>
<ul>
<li><b>Paxville MP</b> - 90&#160;nm process (2.67 - 3.0 GHz)
<ul>
<li>Introduced <span class="mw-formatted-date" title="2005-11-01"><span class="mw-formatted-date" title="11-01"><a href="/wiki/November_1" title="November 1">November 1</a></span>, <a href="/wiki/2005" title="2005">2005</a></span></li>
<li>Dual-Core Xeon 7000 series</li>
<li>MP-capable version of Paxville DP</li>
<li>2 MB of L2 Cache (1 MB per core) or 4 MB of L2 (2 MB per core)</li>
<li>667 MT/s FSB or 800 MT/s FSB</li>
</ul>
</li>
</ul>
<ul>
<li><b>Dempsey</b> - 65&#160;nm process (2.67 - 3.73 GHz)
<ul>
<li>Introduced <span class="mw-formatted-date" title="2006-05-23"><span class="mw-formatted-date" title="05-23"><a href="/wiki/May_23" title="May 23">May 23</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></li>
<li>Dual-Core Xeon 5000 series</li>
<li>MP version of Presler</li>
<li>667 MT/s or 1066 MT/s FSB</li>
<li>4 MB of L2 Cache (2 MB per core)</li>
<li>Socket J, also known as LGA 771.</li>
</ul>
</li>
</ul>
<ul>
<li><b>Tulsa</b> - 65&#160;nm process (2.5 - 3.4 GHz)
<ul>
<li>Introduced <span class="mw-formatted-date" title="2006-08-29"><span class="mw-formatted-date" title="08-29"><a href="/wiki/August_29" title="August 29">August 29</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></li>
<li>Dual-Core Xeon 7100-series</li>
<li>Improved version of Paxville MP</li>
<li>667 MT/s or 800 MT/s FSB</li>
</ul>
</li>
</ul>
<p><a name="64-bit_processors:_Intel_64_-_Core_microarchitecture" id="64-bit_processors:_Intel_64_-_Core_microarchitecture"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=77" title="Edit section: 64-bit processors: Intel 64 - Core microarchitecture">edit</a>]</span> <span class="mw-headline">64-bit processors: Intel 64 - <a href="/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a> microarchitecture</span></h2>
<p><a name="Xeon_3" id="Xeon_3"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=78" title="Edit section: Xeon">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Xeon" title="Xeon">Xeon</a></span></h3>
<ul>
<li><b>Woodcrest</b> - <a href="/wiki/65_nanometer" title="65 nanometer">65 nm</a> process technology
<ul>
<li>Server and Workstation CPU (SMP support for dual CPU system)</li>
<li>Introduced <span class="mw-formatted-date" title="2006-06-26"><span class="mw-formatted-date" title="06-26"><a href="/wiki/June_26" title="June 26">June 26</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></li>
<li><a href="/wiki/Dual-Core" title="Dual-Core" class="mw-redirect">Dual-Core</a></li>
<li><a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a>, multiple <a href="/wiki/Operating_System" title="Operating System" class="mw-redirect">OS</a> support</li>
<li>EIST (Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology) in 5140, 5148LV, 5150, 5160</li>
<li><a href="/wiki/NX_Bit" title="NX Bit" class="mw-redirect">Execute Disable Bit</a></li>
<li><a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, enhanced security hardware extensions</li>
<li><a href="/wiki/SSSE3" title="SSSE3">SSSE3</a> <a href="/wiki/SIMD" title="SIMD">SIMD</a> instructions</li>
<li>iAMT2 (Intel Active Management Technology), remotely manage computers</li>
<li>Variants
<ul>
<li>Xeon 5160 - 3.00 GHz (4 MB L2, 1333 MHz FSB, 80 W)</li>
<li>Xeon 5150 - 2.66 GHz (4 MB L2, 1333 MHz FSB, 65 W)</li>
<li>Xeon 5140 - 2.33 GHz (4 MB L2, 1333 MHz FSB, 65 W)</li>
<li>Xeon 5130 - 2.00 GHz (4 MB L2, 1333 MHz FSB, 65 W)</li>
<li>Xeon 5120 - 1.86 GHz (4 MB L2, 1066 MHz FSB, 65 W)</li>
<li>Xeon 5110 - 1.60 GHz (4 MB L2, 1066 MHz FSB, 65 W)</li>
<li>Xeon 5148LV - 2.33 GHz (4 MB L2, 1333 MHz FSB, 40 W) -- Low Voltage Edition</li>
</ul>
</li>
</ul>
</li>
</ul>
<ul>
<li><b>Clovertown</b> - <a href="/wiki/65_nanometer" title="65 nanometer">65 nm</a> process technology
<ul>
<li>Server and Workstation CPU (SMP support for dual CPU system)</li>
<li>Introduced Dec 13th 2006</li>
<li><a href="/wiki/Quad_Core" title="Quad Core" class="mw-redirect">Quad Core</a></li>
<li><a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a>, multiple <a href="/wiki/Operating_System" title="Operating System" class="mw-redirect">OS</a> support</li>
<li>EIST (Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology) in E5365, L5335</li>
<li><a href="/wiki/NX_Bit" title="NX Bit" class="mw-redirect">Execute Disable Bit</a></li>
<li><a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, enhanced security hardware extensions</li>
<li><a href="/wiki/SSSE3" title="SSSE3">SSSE3</a> <a href="/wiki/SIMD" title="SIMD">SIMD</a> instructions</li>
<li>iAMT2 (Intel Active Management Technology), remotely manage computers</li>
<li>Variants
<ul>
<li>Xeon X5355 - 2.66 GHz (2x4 MB L2, 1333 MHz FSB, 105 W)</li>
<li>Xeon E5345 - 2.33 GHz (2x4 MB L2, 1333 MHz FSB, 80 W)</li>
<li>Xeon E5335 - 2.00 GHz (2x4 MB L2, 1333 MHz FSB, 80 W)</li>
<li>Xeon E5320 - 1.86 GHz (2x4 MB L2, 1066 MHz FSB, 65 W)</li>
<li>Xeon E5310 - 1.60 GHz (2x4 MB L2, 1066 MHz FSB, 65 W)</li>
<li>Xeon L5320 - 1.86 GHz (2x4 MB L2, 1066 MHz FSB, 50 W)-- Low Voltage Edition</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="Intel_Core_2" id="Intel_Core_2"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=79" title="Edit section: Intel Core 2">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_Core_2" title="Intel Core 2">Intel Core 2</a></span></h3>
<ul>
<li><b>Conroe</b> - <a href="/wiki/65_nanometer" title="65 nanometer">65 nm</a> process technology
<ul>
<li>Desktop CPU (SMP support restricted to 2 CPUs)</li>
<li>Two cores on one die</li>
<li>Introduced <span class="mw-formatted-date" title="2006-07-27"><span class="mw-formatted-date" title="07-27"><a href="/wiki/July_27" title="July 27">July 27</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></li>
<li><a href="/wiki/SSSE3" title="SSSE3">SSSE3</a> <a href="/wiki/SIMD" title="SIMD">SIMD</a> instructions</li>
<li>Number of Transistors 291 Million</li>
<li><a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a>, multiple <a href="/wiki/Operating_System" title="Operating System" class="mw-redirect">OS</a> support</li>
<li><a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, enhanced security hardware extensions</li>
<li><a href="/wiki/NX_Bit" title="NX Bit" class="mw-redirect">Execute Disable Bit</a></li>
<li>EIST (Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology)</li>
<li>iAMT2 (Intel Active Management Technology), remotely manage computers</li>
<li>LGA775</li>
<li>Variants
<ul>
<li>Core 2 Duo E6850 - 3.00 GHz (4 MB L2, 1333 MHz FSB)</li>
<li>Core 2 Duo X6800 - 2.93 GHz (4 MB L2, 1066 MHz FSB)</li>
<li>Core 2 Duo E6750 - 2.67 GHz (4 MB L2, 1333 MHz FSB)</li>
<li>Core 2 Duo E6700 - 2.67 GHz (4 MB L2, 1066 MHz FSB)</li>
<li>Core 2 Duo E6600 - 2.40 GHz (4 MB L2, 1066 MHz FSB)</li>
<li>Core 2 Duo E6550 - 2.33 GHz (4 MB L2, 1333 MHz FSB)</li>
<li>Core 2 Duo E6420 - 2.13 GHz (4 MB L2, 1066 MHz FSB)</li>
<li>Core 2 Duo E6400 - 2.13 GHz (2 MB L2, 1066 MHz FSB)</li>
<li>Core 2 Duo E6320 - 1.86 GHz (4 MB L2, 1066 MHz FSB)</li>
<li>Core 2 Duo E6300 - 1.86 GHz (2 MB L2, 1066 MHz FSB)</li>
</ul>
</li>
</ul>
</li>
</ul>
<ul>
<li><b>Conroe XE</b> - <a href="/wiki/65_nanometer" title="65 nanometer">65 nm</a> process technology
<ul>
<li>Desktop Extreme Edition CPU (SMP support restricted to 2 CPUs)</li>
<li>Introduced <span class="mw-formatted-date" title="2006-07-27"><span class="mw-formatted-date" title="07-27"><a href="/wiki/July_27" title="July 27">July 27</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></li>
<li>same features as <b>Conroe</b></li>
<li>LGA775</li>
<li>Variants
<ul>
<li>Core 2 Extreme X6800 - 2.93 GHz (4 MB L2, 1066 MHz FSB)</li>
</ul>
</li>
</ul>
</li>
</ul>
<ul>
<li><b>Allendale</b> - <a href="/wiki/65_nanometer" title="65 nanometer">65 nm</a> process technology
<ul>
<li>Desktop CPU (SMP support restricted to 2 CPUs)</li>
<li>Two CPUs on one die</li>
<li>Introduced <span class="mw-formatted-date" title="2007-01-21"><span class="mw-formatted-date" title="01-21"><a href="/wiki/January_21" title="January 21">January 21</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></li>
<li><a href="/wiki/SSSE3" title="SSSE3">SSSE3</a> <a href="/wiki/SIMD" title="SIMD">SIMD</a> instructions</li>
<li>Number of Transistors 167 Million</li>
<li><a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, enhanced security hardware extensions</li>
<li><a href="/wiki/NX_Bit" title="NX Bit" class="mw-redirect">Execute Disable Bit</a></li>
<li>EIST (Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology)</li>
<li>iAMT2 (Intel Active Management Technology), remotely manage computers</li>
<li>LGA775</li>
<li>Variants
<ul>
<li>Core 2 Duo E4600 - 2.40 GHz (2 MB L2, 800 MHz FSB)</li>
<li>Core 2 Duo E4500 - 2.20 GHz (2 MB L2, 800 MHz FSB)</li>
<li>Core 2 Duo E4400 - 2.00 GHz (2 MB L2, 800 MHz FSB)</li>
<li>Core 2 Duo E4300 - 1.80 GHz (2 MB L2, 800 MHz FSB)</li>
</ul>
</li>
</ul>
</li>
</ul>
<ul>
<li><b>Merom</b> - <a href="/wiki/65_nanometer" title="65 nanometer">65 nm</a> process technology
<ul>
<li>Mobile CPU (SMP support restricted to 2 CPUs)</li>
<li>Introduced <span class="mw-formatted-date" title="2006-07-27"><span class="mw-formatted-date" title="07-27"><a href="/wiki/July_27" title="July 27">July 27</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></li>
<li>Family 6, Model 15, Stepping 10</li>
<li>same features as <b>Conroe</b></li>
<li><a href="/wiki/Socket_M" title="Socket M">Socket M</a> / <a href="/wiki/Socket_P" title="Socket P">Socket P</a></li>
<li>Variants
<ul>
<li>Core 2 Duo T7800 - 2.60 GHz (4 MB L2, 800 MHz FSB) (<a href="/wiki/Centrino#Santa_Rosa_platform_.282007.29" title="Centrino">Santa Rosa platform</a>)</li>
<li>Core 2 Duo T7700 - 2.40 GHz (4 MB L2, 800 MHz FSB)</li>
<li>Core 2 Duo T7600 - 2.33 GHz (4 MB L2, 667 MHz FSB)</li>
<li>Core 2 Duo T7500 - 2.20 GHz (4 MB L2, 800 MHz FSB)</li>
<li>Core 2 Duo T7400 - 2.16 GHz (4 MB L2, 667 MHz FSB)</li>
<li>Core 2 Duo T7300 - 2.00 GHz (4 MB L2, 800 MHz FSB)</li>
<li>Core 2 Duo T7250 - 2.00 GHz (2 MB L2, 800 MHz FSB)</li>
<li>Core 2 Duo T7200 - 2.00 GHz (4 MB L2, 667 MHz FSB)</li>
<li>Core 2 Duo T7100 - 1.80 GHz (2 MB L2, 800 MHz FSB)</li>
<li>Core 2 Duo T5600 - 1.83 GHz (2 MB L2, 667 MHz FSB)</li>
<li>Core 2 Duo T5550 - 1.83 GHz (2 MB L2, 667 MHz FSB, no VT)</li>
<li>Core 2 Duo T5500 - 1.66 GHz (2 MB L2, 667 MHz FSB, no VT)</li>
<li>Core 2 Duo T5470 - 1.60 GHz (2 MB L2, 800 MHz FSB, no VT)</li>
<li>Core 2 Duo T5450 - 1.66 GHz (2 MB L2, 667 MHz FSB, no VT)</li>
<li>Core 2 Duo T5300 - 1.73 GHz (2 MB L2, 533 MHz FSB, no VT)</li>
<li>Core 2 Duo T5270 - 1.40 GHz (2 MB L2, 800 MHz FSB, no VT)</li>
<li>Core 2 Duo T5250 - 1.50 GHz (2 MB L2, 667 MHz FSB, no VT)</li>
<li>Core 2 Duo T5200 - 1.60 GHz (2 MB L2, 533 MHz FSB, no VT)</li>
<li>Core 2 Duo L7500 - 1.60 GHz (4 MB L2, 800 MHz FSB) (Low Voltage)</li>
<li>Core 2 Duo L7400 - 1.50 GHz (4 MB L2, 667 MHz FSB) (Low Voltage)</li>
<li>Core 2 Duo L7300 - 1.40 GHz (4 MB L2, 800 MHz FSB) (Low Voltage)</li>
<li>Core 2 Duo L7200 - 1.33 GHz (4 MB L2, 667 MHz FSB) (Low Voltage)</li>
<li>Core 2 Duo U7700 - 1.33 GHz (2 MB L2, 533 MHz FSB) (Ultra Low Voltage)</li>
<li>Core 2 Duo U7600 - 1.20 GHz (2 MB L2, 533 MHz FSB) (Ultra Low Voltage)</li>
<li>Core 2 Duo U7500 - 1.06 GHz (2 MB L2, 533 MHz FSB) (Ultra Low Voltage)</li>
</ul>
</li>
</ul>
</li>
</ul>
<ul>
<li><b>Kentsfield</b> - <a href="/wiki/65_nanometer" title="65 nanometer">65 nm</a> process technology
<ul>
<li>Two dual-core cpu dies in one package.</li>
<li>Desktop CPU <a href="/wiki/Intel_Core_2#Kentsfield" title="Intel Core 2">Quad Core</a> (SMP support restricted to 4 CPUs)</li>
<li>Introduced <span class="mw-formatted-date" title="2006-12-13"><span class="mw-formatted-date" title="12-13"><a href="/wiki/December_13" title="December 13">December 13</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></li>
<li>same features as <b>Conroe</b> but with 4 CPU Cores</li>
<li>Number of Transistors 586 Million</li>
<li>Socket 775</li>
<li>Family 6, Model 15, Stepping 11</li>
<li>Variants
<ul>
<li>Core 2 Extreme QX6850 - 3 GHz (2x4 MB L2 Cache, 1333 MHz FSB)</li>
<li>Core 2 Extreme QX6800 - 2.93 GHz (2x4 MB L2 Cache, 1066 MHz FSB) (Apr 9th 07)</li>
<li>Core 2 Extreme QX6700 - 2.66 GHz (2x4 MB L2 Cache, 1066 MHz FSB) (Nov 14th 06)</li>
<li>Core 2 Quad Q6700 - 2.66 GHz (2x4 MB L2 Cache, 1066 MHz FSB) (Jul 22nd 07)</li>
<li>Core 2 Quad Q6600 - 2.40 GHz (2x4 MB L2 Cache, 1066 MHz FSB) (Jan 7th 07)</li>
</ul>
</li>
</ul>
</li>
</ul>
<ul>
<li><b>Wolfdale</b> - <a href="/wiki/45_nanometer" title="45 nanometer">45 nm</a> process technology
<ul>
<li>Die shrink of <b>Conroe</b></li>
<li>Same features as <b>Conroe</b> with the addition of:-
<ul>
<li>50% more cache, 6 MB as opposed to 4 MB</li>
<li>Intel Trusted Execution Technology</li>
<li><a href="/wiki/SSE4" title="SSE4">SSE4</a> <a href="/wiki/SIMD" title="SIMD">SIMD</a> instructions</li>
</ul>
</li>
<li>Number of Transistors 410 Million</li>
<li>Variants
<ul>
<li>Core 2 Duo E8600 - 3.33 GHz (6 MB L2, 1333 MHz FSB)</li>
<li>Core 2 Duo E8500 - 3.16 GHz (6 MB L2, 1333 MHz FSB)</li>
<li>Core 2 Duo E8400 - 3.00 GHz (6 MB L2, 1333 MHz FSB)</li>
<li>Core 2 Duo E8300 - 2.83 GHz (6 MB L2, 1333 MHz FSB)</li>
<li>Core 2 Duo E8200 - 2.66 GHz (6 MB L2, 1333 MHz FSB)</li>
<li>Core 2 Duo E8190 - 2.66 GHz (6 MB L2, 1333 MHz FSB, no TXT, no VT)</li>
</ul>
</li>
</ul>
</li>
</ul>
<ul>
<li><b>Yorkfield</b> - <a href="/wiki/45_nanometer" title="45 nanometer">45 nm</a> process technology
<ul>
<li>Quad core CPU</li>
<li>Die shrink of <b>Kentsfield</b></li>
<li>Contains 2x <b>Wolfdale</b> dual core dies in one package</li>
<li>Same features as <b>Wolfdale</b></li>
<li>Number of Transistors 820 Million</li>
<li>Variants
<ul>
<li>Core 2 Extreme QX9770 - 3.2 GHz (2x6 MB L2, 1600 MHz FSB)</li>
<li>Core 2 Extreme QX9650 - 3 GHz (2x6 MB L2, 1333 MHz FSB)</li>
<li>Core 2 Quad Q9650 - 3 GHz (2x6 MB L2, 1333 MHz FSB)</li>
<li>Core 2 Quad Q9550 - 2.83 GHz (2x6 MB L2, 1333 MHz FSB, 95W TDP)</li>
<li>Core 2 Quad Q9550s - 2.83 GHz (2x6 MB L2, 1333 MHz FSB, 65W TDP)</li>
<li>Core 2 Quad Q9450 - 2.66 GHz (2x6 MB L2, 1333 MHz FSB, 95W TDP)</li>
<li>Core 2 Quad Q9400 - 2.66 GHz (2x3 MB L2, 1333 MHz FSB, 95W TDP)</li>
<li>Core 2 Quad Q9400s - 2.66 GHz (2x3 MB L2, 1333 MHz FSB, 65W TDP)</li>
<li>Core 2 Quad Q9300 - 2.5 GHz (2x3 MB L2, 1333 MHz FSB, 95W TDP)</li>
<li>Core 2 Quad Q8300 - 2.5 GHz (2x2 MB L2, 1333 MHz FSB, 95W TDP)</li>
<li>Core 2 Quad Q8200 - 2.33 GHz (2x2 MB L2, 1333 MHz FSB, 95W TDP)</li>
<li>Core 2 Quad Q8200s - 2.33 GHz (2x2 MB L2, 1333 MHz FSB, 65W TDP)</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="Pentium_Dual_Core" id="Pentium_Dual_Core"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=80" title="Edit section: Pentium Dual Core">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_Pentium_Dual-Core" title="Intel Pentium Dual-Core" class="mw-redirect">Pentium Dual Core</a></span></h3>
<ul>
<li><b>Allendale</b> - <a href="/wiki/65_nanometer" title="65 nanometer">65 nm</a> process technology
<ul>
<li>Desktop CPU (SMP support restricted to 2 CPUs)</li>
<li>Two CPUs on one die</li>
<li>Introduced <span class="mw-formatted-date" title="2007-01-21"><span class="mw-formatted-date" title="01-21"><a href="/wiki/January_21" title="January 21">January 21</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></li>
<li><a href="/wiki/SSSE3" title="SSSE3">SSSE3</a> <a href="/wiki/SIMD" title="SIMD">SIMD</a> instructions</li>
<li>Number of Transistors 167 Million</li>
<li><a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, enhanced security hardware extensions</li>
<li><a href="/wiki/NX_Bit" title="NX Bit" class="mw-redirect">Execute Disable Bit</a></li>
<li>EIST (Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology)</li>
<li>Variants
<ul>
<li>Intel Pentium E2220 - 2.40 GHz (1 MB L2, 800 MHz FSB)</li>
<li>Intel Pentium E2200 - 2.20 GHz (1 MB L2, 800 MHz FSB)</li>
<li>Intel Pentium E2180 - 2.00 GHz (1 MB L2, 800 MHz FSB)</li>
<li>Intel Pentium E2160 - 1.80 GHz (1 MB L2, 800 MHz FSB)</li>
<li>Intel Pentium E2140 - 1.60 GHz (1 MB L2, 800 MHz FSB)</li>
</ul>
</li>
</ul>
</li>
<li><a href="/wiki/Core_2_Duo#Wolfdale" title="Core 2 Duo" class="mw-redirect">Wolfdale</a> <a href="/wiki/45_nanometer" title="45 nanometer">45 nm</a> process technology
<ul>
<li>Intel Pentium E5400 - 2.70 GHz (2MB L2,800 MHz FSB)</li>
<li>Intel Pentium E5300 - 2.60 GHz (2MB L2,800 MHz FSB)</li>
<li>Intel Pentium E5200 - 2.50 GHz (2MB L2,800 MHz FSB)</li>
</ul>
</li>
</ul>
<p><a name="Celeron_M_2" id="Celeron_M_2"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=81" title="Edit section: Celeron M">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Celeron_M" title="Celeron M" class="mw-redirect">Celeron M</a></span></h3>
<ul>
<li><b>Merom</b>-1024 <a href="/wiki/65_nanometer" title="65 nanometer">65 nm</a> process technology
<ul>
<li>64 KB L1 cache</li>
<li>1 MB L2 cache (integrated)</li>
<li><a href="/wiki/SSE3" title="SSE3">SSE3</a> SIMD instructions, 533 MHz front-side bus, execute-disable bit, 64-bit</li>
<li>No SpeedStep technology, is not part of the '<a href="/wiki/Centrino" title="Centrino">Centrino</a>' package</li>
<li>Variants
<ul>
<li>520 - 1.60&#160;GHz</li>
<li>530 - 1.73&#160;GHz</li>
<li>540 - 1.86&#160;GHz</li>
<li>550 - 2.00&#160;GHz</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="Core_i7" id="Core_i7"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=82" title="Edit section: Core i7">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Core_i7" title="Core i7" class="mw-redirect">Core i7</a></span></h3>
<ul>
<li><b>Bloomfield</b> - <a href="/wiki/45_nanometer" title="45 nanometer">45 nm</a> process technology
<ul>
<li>256 KB L2 cache</li>
<li>8 MB L3 cache</li>
<li><a href="/wiki/Front_side_bus" title="Front side bus">front side bus</a> replaced with <a href="/wiki/QuickPath" title="QuickPath" class="mw-redirect">QuickPath</a> up to 6.4GT/s</li>
<li><a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a> is again included. This had previously been removed at the introduction of <a href="/wiki/Core" title="Core">Core</a> line</li>
<li>781 million <a href="/wiki/Transistors" title="Transistors" class="mw-redirect">transistors</a></li>
<li>introduced <span class="mw-formatted-date" title="2008-11-17"><span class="mw-formatted-date" title="11-17"><a href="/wiki/November_17" title="November 17">November 17</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></li>
<li>Variants
<ul>
<li>920 - 2.66 GHz</li>
<li>940 - 2.93 GHz</li>
<li>965 (extreme edition) - 3.20 GHz</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="Intel_805xx_product_codes" id="Intel_805xx_product_codes"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=83" title="Edit section: Intel 805xx product codes">edit</a>]</span> <span class="mw-headline">Intel 805xx product codes</span></h2>
<p>Intel discontinued the use of part numbers such as 80486 in the marketing of mainstream x86-architecture microprocessors with the introduction of the <a href="/wiki/Pentium_brand" title="Pentium brand" class="mw-redirect">Pentium brand</a> in 1993. However, numerical codes, in the 805xx range, continued to be assigned to these processors for internal and part numbering uses. The following is a list of such product codes in numerical order:</p>
<table class="wikitable">
<tr>
<th>Product code</th>
<th>Marketing name(s)</th>
<th>Codename(s)</th>
</tr>
<tr>
<td>80500</td>
<td>Pentium</td>
<td>P5 (A-step)</td>
</tr>
<tr>
<td>80501</td>
<td>Pentium</td>
<td>P5</td>
</tr>
<tr>
<td>80502</td>
<td>Pentium</td>
<td>P54C, P54CS</td>
</tr>
<tr>
<td>80503</td>
<td>Pentium with MMX Technology</td>
<td>P55C, Tillamook</td>
</tr>
<tr>
<td>80521</td>
<td>Pentium Pro</td>
<td>P6</td>
</tr>
<tr>
<td>80522</td>
<td>Pentium II</td>
<td>Klamath</td>
</tr>
<tr>
<td>80523</td>
<td>Pentium II, Celeron, Pentium II Xeon</td>
<td>Deschutes, Covington, Drake</td>
</tr>
<tr>
<td>80524</td>
<td>Pentium II, Celeron</td>
<td>Dixon, Mendocino</td>
</tr>
<tr>
<td>80525</td>
<td>Pentium III, Pentium III Xeon</td>
<td>Katmai, Tanner</td>
</tr>
<tr>
<td>80526</td>
<td>Pentium III, Celeron, Pentium III Xeon</td>
<td>Coppermine, Cascades</td>
</tr>
<tr>
<td>80528</td>
<td>Pentium 4, Xeon</td>
<td>Willamette (<a href="/wiki/Socket_423" title="Socket 423">Socket 423</a>), Foster</td>
</tr>
<tr>
<td>80529</td>
<td>Celeron</td>
<td>Timna (canceled)</td>
</tr>
<tr>
<td>80530</td>
<td>Pentium III, Celeron</td>
<td>Tualatin</td>
</tr>
<tr>
<td>80531</td>
<td>Pentium 4, Celeron</td>
<td>Willamette (<a href="/wiki/Socket_478" title="Socket 478">Socket 478</a>)</td>
</tr>
<tr>
<td>80532</td>
<td>Pentium 4, Celeron, Xeon</td>
<td>Northwood, Prestonia, Gallatin</td>
</tr>
<tr>
<td>80533</td>
<td>Pentium III</td>
<td>Coppermine (cD0-step)</td>
</tr>
<tr>
<td>80535</td>
<td>Pentium M, Celeron M 310-340</td>
<td>Banias</td>
</tr>
<tr>
<td>80536</td>
<td>Pentium M, Celeron M 350-390</td>
<td>Dothan</td>
</tr>
<tr>
<td>80537</td>
<td>Core 2 Duo T-series, Celeron M 5xx</td>
<td>Merom</td>
</tr>
<tr>
<td>80538</td>
<td>Core Solo, Celeron M 4xx</td>
<td>Yonah</td>
</tr>
<tr>
<td>80539</td>
<td>Core Duo, Pentium Dual-Core T-series</td>
<td>Yonah</td>
</tr>
<tr>
<td>80541</td>
<td>Itanium</td>
<td>Merced</td>
</tr>
<tr>
<td>80546</td>
<td>Pentium 4, Celeron D, Xeon</td>
<td>Prescott (Socket 478), Nocona, Irwindale, Cranford, Potomac</td>
</tr>
<tr>
<td>80547</td>
<td>Pentium 4, Celeron D</td>
<td>Prescott (<a href="/wiki/LGA775" title="LGA775" class="mw-redirect">LGA775</a>)</td>
</tr>
<tr>
<td>80550</td>
<td>Dual-Core Xeon 71xx</td>
<td>Tulsa</td>
</tr>
<tr>
<td>80551</td>
<td>Pentium D, Pentium EE, Dual-Core Xeon</td>
<td>Smithfield, Paxville DP</td>
</tr>
<tr>
<td>80552</td>
<td>Pentium 4, Celeron D</td>
<td>Cedar Mill</td>
</tr>
<tr>
<td>80553</td>
<td>Pentium D, Pentium EE</td>
<td>Presler</td>
</tr>
<tr>
<td>80555</td>
<td>Dual-Core Xeon 50xx</td>
<td>Dempsey</td>
</tr>
<tr>
<td>80556</td>
<td>Dual-Core Xeon 51xx</td>
<td>Woodcrest</td>
</tr>
<tr>
<td>80557</td>
<td>Core 2 Duo E-series, Dual-Core Xeon 30xx, Pentium Dual-Core E-series</td>
<td>Conroe</td>
</tr>
<tr>
<td>80560</td>
<td>Dual-Core Xeon 70xx</td>
<td>Paxville MP</td>
</tr>
<tr>
<td>80562</td>
<td>Core 2 Quad, Core 2 Extreme QX6xxx, Quad-Core Xeon 32xx</td>
<td>Kentsfield</td>
</tr>
<tr>
<td>80563</td>
<td>Quad-Core Xeon 53xx</td>
<td>Clovertown</td>
</tr>
<tr>
<td>80564</td>
<td>Xeon 7200</td>
<td>Tigerton-DC</td>
</tr>
<tr>
<td>80565</td>
<td>Xeon 7300</td>
<td>Tigerton</td>
</tr>
<tr>
<td>80569</td>
<td>Core 2 Quad Q9xxx, Core 2 Extreme QX9xxx, Xeon 3300</td>
<td>Yorkfield</td>
</tr>
<tr>
<td>80570</td>
<td>Core 2 Duo E8xxx</td>
<td>Wolfdale</td>
</tr>
<tr>
<td>80573</td>
<td>Xeon 5200</td>
<td>Wolfdale-DP</td>
</tr>
<tr>
<td>80574</td>
<td>Core 2 Extreme QX9775, Xeon 5400</td>
<td>Yorkfield, Harpertown</td>
</tr>
<tr>
<td>80576</td>
<td>Core 2 Duo T9xxx, Core 2 Extreme X9xxx</td>
<td>Penryn</td>
</tr>
<tr>
<td>80577</td>
<td>Core 2 Duo T8xxx</td>
<td>Penryn-3M</td>
</tr>
<tr>
<td>80581</td>
<td>Core 2 Quad Q9xxx</td>
<td>Penryn QC</td>
</tr>
<tr>
<td>80582</td>
<td>Xeon 74xx</td>
<td>Dunnington</td>
</tr>
<tr>
<td>80583</td>
<td>Xeon 74xx</td>
<td>Dunnington-QC</td>
</tr>
</table>
<p><a name="See_also" id="See_also"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=84" title="Edit section: See also">edit</a>]</span> <span class="mw-headline">See also</span></h2>
<div class="noprint tright portal" style="border:solid #aaa 1px;margin:0.5em 0 0.5em 0.5em;">
<table style="background:#f9f9f9; font-size:85%; line-height:110%;">
<tr>
<td><a href="/wiki/File:Internet_map_1024.jpg" class="image" title="Internet map 1024.jpg"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/d/d2/Internet_map_1024.jpg/28px-Internet_map_1024.jpg" width="28" height="28" border="0" /></a></td>
<td style="padding:0 0.2em;"><i><b><a href="/wiki/Portal:Computer_Science" title="Portal:Computer Science" class="mw-redirect">Computer Science portal</a></b></i></td>
</tr>
</table>
</div>
<div class="noprint tright portal" style="border:solid #aaa 1px;margin:0.5em 0 0.5em 0.5em;">
<table style="background:#f9f9f9; font-size:85%; line-height:110%;">
<tr>
<td><a href="/wiki/File:Nuvola_apps_ksim.png" class="image" title="Nuvola apps ksim.png"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/28px-Nuvola_apps_ksim.png" width="28" height="28" border="0" /></a></td>
<td style="padding:0 0.2em;"><i><b><a href="/wiki/Portal:Electronics" title="Portal:Electronics">Electronics portal</a></b></i></td>
</tr>
</table>
</div>
<div style="column-count:2;-moz-column-count:2;-webkit-column-count:2">
<ul>
<li><a href="/wiki/List_of_Intel_Itanium_microprocessors" title="List of Intel Itanium microprocessors">List of Intel Itanium microprocessors</a></li>
<li><a href="/wiki/List_of_common_microcontrollers#Intel" title="List of common microcontrollers">List of Intel microcontrollers</a></li>
<li><a href="/wiki/List_of_AMD_microprocessors" title="List of AMD microprocessors">List of AMD microprocessors</a></li>
<li><a href="/wiki/List_of_Freescale_products" title="List of Freescale products">List of Freescale products</a></li>
<li><a href="/wiki/Intel_P6_(microarchitecture)" title="Intel P6 (microarchitecture)">P6</a></li>
<li><a href="/wiki/Intel_NetBurst_(microarchitecture)" title="Intel NetBurst (microarchitecture)" class="mw-redirect">NetBurst</a></li>
<li><a href="/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a></li>
<li><a href="/wiki/Comparison_of_Intel_processors" title="Comparison of Intel processors">Comparison of Intel processors</a></li>
</ul>
</div>
<p><a name="References" id="References"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=85" title="Edit section: References">edit</a>]</span> <span class="mw-headline">References</span></h2>
<div class="references-small">
<ol class="references">
<li id="cite_note-0"><b><a href="#cite_ref-0" title="">^</a></b> The 4004's original goal was to equal the clock rate of the <a href="/wiki/IBM_1620_Model_I" title="IBM 1620 Model I">IBM 1620 Model I</a> (1 MHz); this was not quite met.</li>
<li id="cite_note-1"><b><a href="#cite_ref-1" title="">^</a></b> <a href="http://processorfinder.intel.com/List.aspx?ProcFam=1639" class="external text" title="http://processorfinder.intel.com/List.aspx?ProcFam=1639" rel="nofollow">Intel Processor Spec Finder for Celeron M</a></li>
<li id="cite_note-2"><b><a href="#cite_ref-2" title="">^</a></b> Not listed as an official model by <a href="http://www.intel.com/products/processor/coresolo/" class="external text" title="http://www.intel.com/products/processor/coresolo/" rel="nofollow">Intel</a> but used by <a href="/wiki/Apple_Computer" title="Apple Computer" class="mw-redirect">Apple</a> in their Intel-based <a href="/wiki/Mac_Mini" title="Mac Mini">Mac Mini</a>, released March 2006)</li>
</ol>
</div>
<p><a name="External_links" id="External_links"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit&amp;section=86" title="Edit section: External links">edit</a>]</span> <span class="mw-headline">External links</span></h2>
<ul>
<li><a href="http://www.youtube.com/watch?v=haismDHMGH8" class="external text" title="http://www.youtube.com/watch?v=haismDHMGH8" rel="nofollow">Intel SDK Systems on YouTube</a></li>
<li><a href="http://titancity.com/articles/intel.html" class="external text" title="http://titancity.com/articles/intel.html" rel="nofollow">Intel CPUs, an Overview</a></li>
<li><a href="http://www.intel.com/museum/online/hist_micro/hof/index.htm?iid=intelmuseum+home_behof&amp;" class="external text" title="http://www.intel.com/museum/online/hist_micro/hof/index.htm?iid=intelmuseum+home_behof&amp;" rel="nofollow">Intel Museum: History of the Microprocessor</a></li>
<li><a href="http://download.intel.com/design/mobile/datashts/31690801.pdf" class="external text" title="http://download.intel.com/design/mobile/datashts/31690801.pdf" rel="nofollow">Stealey A100 and A110</a></li>
</ul>
<table class="navbox" cellspacing="0" style=";">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible uncollapsed" style="width:100%;background:transparent;color:inherit;;">
<tr>
<th style=";" colspan="2" class="navbox-title">
<div style="float:left; width:6em;text-align:left;">
<div class="noprint plainlinksneverexpand navbar" style="background:none; padding:0; font-weight:normal;;;border:none;; font-size:xx-small;"><a href="/wiki/Template:Intel_processors" title="Template:Intel processors"><span title="View this template" style=";;border:none;">v</span></a>&#160;•&#160;<a href="/wiki/Template_talk:Intel_processors" title="Template talk:Intel processors"><span title="Discussion about this template" style=";;border:none;">d</span></a>&#160;•&#160;<a href="http://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit" class="external text" title="http://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit" rel="nofollow"><span title="Edit this template" style=";;border:none;;">e</span></a></div>
</div>
<span style="font-size:110%;"><a href="/wiki/Intel_Corporation" title="Intel Corporation">Intel</a> <strong class="selflink">processors</strong></span></th>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Discontinued</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="width:100%;;;;">
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">pre-8086</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Intel_4004" title="Intel 4004">4004</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_4040" title="Intel 4040">4040</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8008" title="Intel 8008">8008</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8080" title="Intel 8080">8080</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8085" title="Intel 8085">8085</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">x86 (16 bit)</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Intel_8086" title="Intel 8086">8086</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8088" title="Intel 8088">8088</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80186" title="Intel 80186">80186</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80188" title="Intel 80188">80188</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80286" title="Intel 80286">80286</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">x86/IA32 (32 bit)</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Intel_80386" title="Intel 80386">80386</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80486" title="Intel 80486">80486</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium" title="Pentium">Pentium</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_II" title="Pentium II">Pentium II</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_III" title="Pentium III">Pentium III</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core" title="Intel Core">Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Celeron_M" title="Celeron M" class="mw-redirect">Celeron M</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Celeron_D" title="Celeron D" class="mw-redirect">Celeron D</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">x86-64/EM64T (64 bit)</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Pentium_4#Prescott_2M_.28Extreme_Edition.29" title="Pentium 4">Pentium 4 (Some)</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_D#Smithfield_XE" title="Pentium D">Pentium Extreme Edition</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Celeron_D" title="Celeron D" class="mw-redirect">Celeron D (Some)</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Other</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Itanium#Original_Itanium_processor:_2001.E2.80.9302" title="Itanium">Itanium</a> — <a href="/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a> — <i>RISC:</i> <a href="/wiki/Intel_i860" title="Intel i860">i860</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_i960" title="Intel i960">i960</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/XScale" title="XScale">XScale</a> — <i>Microcontrollers:</i> <a href="/wiki/Intel_8048" title="Intel 8048">8048</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8051" title="Intel 8051">8051</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_MCS-96" title="Intel MCS-96">MCS-96</a></div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Current</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Celeron" title="Celeron">Celeron</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_2" title="Intel Core 2">Core 2</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_A100" title="Intel A100">A100</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Xeon" title="Xeon">Xeon</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Itanium#Itanium_2_processors:_2002.E2.80.93present" title="Itanium">Itanium</a> <span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_i7" title="Intel Core i7">Core i7</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Upcoming</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Tukwila_(processor)" title="Tukwila (processor)">Tukwila</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Tolapai" title="Tolapai">Tolapai</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Moorestown_(CPU)" title="Moorestown (CPU)">Moorestown</a> <span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_i5" title="Intel Core i5">Core i5</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Lists</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/CPU_socket#Intel_Sockets" title="CPU socket">CPU sockets</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_chipsets" title="List of Intel chipsets">Chipsets</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a><span style="font-weight:bold;">&#160;·</span> <strong class="selflink">Processors</strong><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codenames</a><br />
<a href="/wiki/List_of_Intel_Atom_microprocessors" title="List of Intel Atom microprocessors">Atom</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Celeron_microprocessors" title="List of Intel Celeron microprocessors">Celeron</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Core_microprocessors" title="List of Intel Core microprocessors">Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Core_2_microprocessors" title="List of Intel Core 2 microprocessors">Core 2</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Core_i7_microprocessors" title="List of Intel Core i7 microprocessors">Core i7</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Itanium_microprocessors" title="List of Intel Itanium microprocessors">Itanium</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_II_microprocessors" title="List of Intel Pentium II microprocessors">Pentium II</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_III_microprocessors" title="List of Intel Pentium III microprocessors">Pentium III</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_4_microprocessors" title="List of Intel Pentium 4 microprocessors">Pentium 4</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_D_microprocessors" title="List of Intel Pentium D microprocessors">Pentium D</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_Dual-Core_microprocessors" title="List of Intel Pentium Dual-Core microprocessors">Pentium Dual-Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_M_microprocessors" title="List of Intel Pentium M microprocessors">Pentium M</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Xeon_microprocessors" title="List of Intel Xeon microprocessors">Xeon</a><br />
<a href="/wiki/List_of_future_Intel_Celeron_microprocessors" title="List of future Intel Celeron microprocessors">Future Celeron</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Core_2_microprocessors" title="List of future Intel Core 2 microprocessors">Future Core 2</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Core_i7_microprocessors" title="List of future Intel Core i7 microprocessors">Future Core i7</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Xeon_microprocessors" title="List of future Intel Xeon microprocessors">Future Xeon</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Microarchitectures</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="width:100%;;;;">
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Past and present</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Pentium" title="Pentium">P5</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_P6_(microarchitecture)" title="Intel P6 (microarchitecture)">P6</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_NetBurst" title="Intel NetBurst">NetBurst</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Nehalem_(microarchitecture)" title="Intel Nehalem (microarchitecture)">Nehalem</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Future</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Larrabee_(GPU)" title="Larrabee (GPU)">Larrabee</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Sandy_Bridge_(microarchitecture)" title="Intel Sandy Bridge (microarchitecture)">Sandy Bridge</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Haswell_(microarchitecture)" title="Intel Haswell (microarchitecture)">Haswell</a></div>
</td>
</tr>
</table>
</td>
</tr>
</table>
</td>
</tr>
</table>


<!-- 
NewPP limit report
Preprocessor node count: 1864/1000000
Post-expand include size: 58402/2048000 bytes
Template argument size: 36828/2048000 bytes
Expensive parser function count: 1/500
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:60525-0!1!0!default!!en!2 and timestamp 20090331123115 -->
<div class="printfooter">
Retrieved from "<a href="http://en.wikipedia.org/wiki/List_of_Intel_microprocessors">http://en.wikipedia.org/wiki/List_of_Intel_microprocessors</a>"</div>
			<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>:&#32;<span dir='ltr'><a href="/wiki/Category:Intel_microprocessors" title="Category:Intel microprocessors">Intel microprocessors</a></span> | <span dir='ltr'><a href="/wiki/Category:Lists_of_microprocessors" title="Category:Lists of microprocessors">Lists of microprocessors</a></span></div><div id="mw-hidden-catlinks" class="mw-hidden-cats-hidden">Hidden categories:&#32;<span dir='ltr'><a href="/wiki/Category:Articles_to_be_merged_since_May_2008" title="Category:Articles to be merged since May 2008">Articles to be merged since May 2008</a></span> | <span dir='ltr'><a href="/wiki/Category:All_articles_to_be_merged" title="Category:All articles to be merged">All articles to be merged</a></span> | <span dir='ltr'><a href="/wiki/Category:All_pages_needing_cleanup" title="Category:All pages needing cleanup">All pages needing cleanup</a></span> | <span dir='ltr'><a href="/wiki/Category:Articles_with_disputed_statements_from_March_2009" title="Category:Articles with disputed statements from March 2009">Articles with disputed statements from March 2009</a></span></div></div>			<!-- end content -->
						<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<div class="pBody">
			<ul>
	
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/List_of_Intel_microprocessors" title="View the content page [c]" accesskey="c">Article</a></li>
				 <li id="ca-talk"><a href="/wiki/Talk:List_of_Intel_microprocessors" title="Discussion about the content page [t]" accesskey="t">Discussion</a></li>
				 <li id="ca-edit"><a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=edit" title="You can edit this page. &#10;Please use the preview button before saving. [e]" accesskey="e">Edit this page</a></li>
				 <li id="ca-history"><a href="/w/index.php?title=List_of_Intel_microprocessors&amp;action=history" title="Past versions of this page [h]" accesskey="h">History</a></li>			</ul>
		</div>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=List_of_Intel_microprocessors" title="You are encouraged to log in; however, it is not mandatory. [o]" accesskey="o">Log in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(http://upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
	<div class='generated-sidebar portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
				<li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
				<li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content — the best of Wikipedia">Featured content</a></li>
				<li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
				<li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
			</ul>
		</div>
	</div>
	<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/w/index.php" id="searchform"><div>
				<input type='hidden' name="title" value="Special:Search"/>
				<input id="searchInput" name="search" type="text" title="Search Wikipedia [f]" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" title="Go to a page with this exact name if one exists" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" id="mw-searchButton" value="Search" title="Search Wikipedia for this text" />
			</div></form>
		</div>
	</div>
	<div class='generated-sidebar portlet' id='p-interaction'>
		<h5>Interaction</h5>
		<div class='pBody'>
			<ul>
				<li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
				<li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
				<li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="The list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
				<li id="n-contact"><a href="/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a href="http://wikimediafoundation.org/wiki/Donate" title="Support us">Donate to Wikipedia</a></li>
				<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/List_of_Intel_microprocessors" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
				<li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/List_of_Intel_microprocessors" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
<li id="t-upload"><a href="/wiki/Wikipedia:Upload" title="Upload files [u]" accesskey="u">Upload file</a></li>
<li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="List of all special pages [q]" accesskey="q">Special pages</a></li>
				<li id="t-print"><a href="/w/index.php?title=List_of_Intel_microprocessors&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>				<li id="t-permalink"><a href="/w/index.php?title=List_of_Intel_microprocessors&amp;oldid=279268069" title="Permanent link to this version of the page">Permanent link</a></li><li id="t-cite"><a href="/w/index.php?title=Special:Cite&amp;page=List_of_Intel_microprocessors&amp;id=279268069">Cite this page</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>Languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-ar"><a href="http://ar.wikipedia.org/wiki/%D9%82%D8%A7%D8%A6%D9%85%D8%A9_%D9%85%D8%B9%D8%A7%D9%84%D8%AC%D8%A7%D8%AA_%D8%A5%D9%86%D8%AA%D9%84">العربية</a></li>
				<li class="interwiki-bn"><a href="http://bn.wikipedia.org/wiki/%E0%A6%87%E0%A6%A8%E0%A7%8D%E0%A6%9F%E0%A7%87%E0%A6%B2_%E0%A6%AE%E0%A6%BE%E0%A6%87%E0%A6%95%E0%A7%8D%E0%A6%B0%E0%A7%8B%E0%A6%AA%E0%A7%8D%E0%A6%B0%E0%A6%B8%E0%A7%87%E0%A6%B8%E0%A6%B0%E0%A6%B8%E0%A6%AE%E0%A7%82%E0%A6%B9%E0%A7%87%E0%A6%B0_%E0%A6%A4%E0%A6%BE%E0%A6%B2%E0%A6%BF%E0%A6%95%E0%A6%BE">বাংলা</a></li>
				<li class="interwiki-cs"><a href="http://cs.wikipedia.org/wiki/Seznam_mikroprocesor%C5%AF_Intelu">Česky</a></li>
				<li class="interwiki-de"><a href="http://de.wikipedia.org/wiki/Liste_der_Mikroprozessoren_von_Intel">Deutsch</a></li>
				<li class="interwiki-fr"><a href="http://fr.wikipedia.org/wiki/Liste_des_microprocesseurs_Intel">Français</a></li>
				<li class="interwiki-ko"><a href="http://ko.wikipedia.org/wiki/%EC%9D%B8%ED%85%94_%EB%A7%88%EC%9D%B4%ED%81%AC%EB%A1%9C%ED%94%84%EB%A1%9C%EC%84%B8%EC%84%9C_%EB%AA%A9%EB%A1%9D">한국어</a></li>
				<li class="interwiki-it"><a href="http://it.wikipedia.org/wiki/Microprocessori_Intel">Italiano</a></li>
				<li class="interwiki-nl"><a href="http://nl.wikipedia.org/wiki/Lijst_van_Intel-processors">Nederlands</a></li>
				<li class="interwiki-pl"><a href="http://pl.wikipedia.org/wiki/Mikroprocesory_firmy_Intel">Polski</a></li>
				<li class="interwiki-pt"><a href="http://pt.wikipedia.org/wiki/Anexo:Lista_de_microprocessadores_da_Intel">Português</a></li>
				<li class="interwiki-ru"><a href="http://ru.wikipedia.org/wiki/%D0%A1%D0%BF%D0%B8%D1%81%D0%BE%D0%BA_%D0%BC%D0%B8%D0%BA%D1%80%D0%BE%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80%D0%BE%D0%B2_Intel">Русский</a></li>
				<li class="interwiki-sk"><a href="http://sk.wikipedia.org/wiki/Zoznam_procesorov_Intel">Slovenčina</a></li>
				<li class="interwiki-zh"><a href="http://zh.wikipedia.org/wiki/%E8%8B%B1%E7%89%B9%E5%B0%94%E5%BE%AE%E5%A4%84%E7%90%86%E5%99%A8%E5%88%97%E8%A1%A8">中文</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a href="http://www.mediawiki.org/"><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" /></a></div>
				<div id="f-copyrightico"><a href="http://wikimediafoundation.org/"><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
					<li id="lastmod"> This page was last modified on 24 March 2009, at 00:23.</li>
					<li id="copyright">All text is available under the terms of the <a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_the_GNU_Free_Documentation_License" title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Copyrights" title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the <a href="http://www.wikimediafoundation.org">Wikimedia Foundation, Inc.</a>, a U.S. registered <a class='internal' href="http://en.wikipedia.org/wiki/501%28c%29#501.28c.29.283.29" title="501(c)(3)">501(c)(3)</a> <a href="http://wikimediafoundation.org/wiki/Deductibility_of_donations">tax-deductible</a> <a class='internal' href="http://en.wikipedia.org/wiki/Non-profit_organization" title="Non-profit organization">nonprofit</a> <a href="http://en.wikipedia.org/wiki/Charitable_organization" title="Charitable organization">charity</a>.<br /></li>
					<li id="privacy"><a href="http://wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
					<li id="about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
					<li id="disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
</div>

		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
<!-- Served by srv64 in 0.071 secs. --></body></html>
