_In progress..._
# Audio Finite Impulse Response Filter
_Fall 2022_

This is a program of an FIR filter in VHDL meant to be implemented in a DE1-SoC board. The main goal of the project is to remove noise from an input audio signal and return a signal that has little noise. 
