$date
	Sun Nov  7 19:17:13 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module multiplexer_tb $end
$var wire 1 ! result $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ i0 $end
$var reg 1 % i1 $end
$var reg 1 & i2 $end
$var reg 1 ' i3 $end
$scope module test_target $end
$var wire 1 $ i0 $end
$var wire 1 % i1 $end
$var wire 1 & i2 $end
$var wire 1 ' i3 $end
$var wire 1 ! result $end
$var wire 1 # s0 $end
$var wire 1 " s1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
1$
0#
0"
1!
$end
#100
0!
0$
#200
1!
1%
1#
#300
0!
0%
0#
#400
1!
1&
1"
#500
0!
0&
1%
#600
1'
0%
1#
#700
0'
1%
#800
