
 * ar8327.c: AR8216 switch driver
 *
 * Copyright (C) 2009 Felix Fietkau <nbd@nbd.name>
 * Copyright (C) 2011-2012 Gabor Juhos <juhosg@openwrt.org>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 
		 * WAR for the QUalcomm Atheros AP136 board.
		 * It seems that RGMII TX/RX delay settings needs to be
		 * applied for SGMII mode as well, The ethernet is not
		 * reliable without this.
		  set rgmii tx clock delay if needed  set rgmii rx clock delay if needed  For 100M waveform  Turn on Gigabit clock  fallthrough 
		 * The hardware only supports blinking at 4Hz. Fall back
		 * to software implementation in other cases.
		  enable CPU port and disable mirror port  forward multicast and broadcast frames to CPU  enable jumbo frames  Enable MIB counters  Disable EEE on all phy's due to stability issues hw limitation:if configure mac when there is traffic,
		port MAC may work abnormal. Need disable lan&wan mac at fisrt map the flow control autoneg result bits to the flow control bits
	 * used in forced mode to allow ar8216_read_port_link detect
	 * flow control properly if autoneg is used
	  EEE Ability Auto-negotiation Result  reset all mirror registers  now enable mirroring if necessary  all ATU registers are on the same page
		* therefore set page only once
		
 * ar8327.c: AR8216 switch driver
 *
 * Copyright (C) 2009 Felix Fietkau <nbd@nbd.name>
 * Copyright (C) 2011-2012 Gabor Juhos <juhosg@openwrt.org>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 
		 * WAR for the QUalcomm Atheros AP136 board.
		 * It seems that RGMII TX/RX delay settings needs to be
		 * applied for SGMII mode as well, The ethernet is not
		 * reliable without this.
		  set rgmii tx clock delay if needed  set rgmii rx clock delay if needed  For 100M waveform  Turn on Gigabit clock  fallthrough 
		 * The hardware only supports blinking at 4Hz. Fall back
		 * to software implementation in other cases.
		  enable CPU port and disable mirror port  forward multicast and broadcast frames to CPU  enable jumbo frames  Enable MIB counters  Disable EEE on all phy's due to stability issues hw limitation:if configure mac when there is traffic,
		port MAC may work abnormal. Need disable lan&wan mac at fisrt map the flow control autoneg result bits to the flow control bits
	 * used in forced mode to allow ar8216_read_port_link detect
	 * flow control properly if autoneg is used
	  EEE Ability Auto-negotiation Result  reset all mirror registers  now enable mirroring if necessary  all ATU registers are on the same page
		* therefore set page only once
		
 * ar8327.c: AR8216 switch driver
 *
 * Copyright (C) 2009 Felix Fietkau <nbd@nbd.name>
 * Copyright (C) 2011-2012 Gabor Juhos <juhosg@openwrt.org>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 
		 * WAR for the QUalcomm Atheros AP136 board.
		 * It seems that RGMII TX/RX delay settings needs to be
		 * applied for SGMII mode as well, The ethernet is not
		 * reliable without this.
		  set rgmii tx clock delay if needed  set rgmii rx clock delay if needed  For 100M waveform  Turn on Gigabit clock  fallthrough 
		 * The hardware only supports blinking at 4Hz. Fall back
		 * to software implementation in other cases.
		  enable CPU port and disable mirror port  forward multicast and broadcast frames to CPU  enable jumbo frames  Enable MIB counters  Disable EEE on all phy's due to stability issues hw limitation:if configure mac when there is traffic,
		port MAC may work abnormal. Need disable lan&wan mac at fisrt map the flow control autoneg result bits to the flow control bits
	 * used in forced mode to allow ar8216_read_port_link detect
	 * flow control properly if autoneg is used
	  EEE Ability Auto-negotiation Result  reset all mirror registers  now enable mirroring if necessary  all ATU registers are on the same page
		* therefore set page only once
		