{
  "module_name": "mac.h",
  "hash_id": "2f50f626469ced420102a266129d9be307c0d5b758de9c0c8486744303cf3b73",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath9k/mac.h",
  "human_readable_source": " \n\n#ifndef MAC_H\n#define MAC_H\n#include <net/cfg80211.h>\n\n#define set11nTries(_series, _index) \\\n\t(SM((_series)[_index].Tries, AR_XmitDataTries##_index))\n\n#define set11nRate(_series, _index) \\\n\t(SM((_series)[_index].Rate, AR_XmitRate##_index))\n\n#define set11nPktDurRTSCTS(_series, _index)\t\t\t\t\\\n\t(SM((_series)[_index].PktDuration, AR_PacketDur##_index) |\t\\\n\t ((_series)[_index].RateFlags & ATH9K_RATESERIES_RTS_CTS   ?\t\\\n\t  AR_RTSCTSQual##_index : 0))\n\n#define set11nRateFlags(_series, _index)\t\t\t\t\\\n\t(((_series)[_index].RateFlags & ATH9K_RATESERIES_2040 ?\t\t\\\n\t  AR_2040_##_index : 0)\t\t\t\t\t\t\\\n\t |((_series)[_index].RateFlags & ATH9K_RATESERIES_HALFGI ?\t\\\n\t   AR_GI##_index : 0)\t\t\t\t\t\t\\\n\t |((_series)[_index].RateFlags & ATH9K_RATESERIES_STBC ?\t\\\n\t   AR_STBC##_index : 0))\n\n#define set11nChainSel(_series, _index)\t\t\t\t\t\\\n\t(SM((_series)[_index].ChSel, AR_ChainSel##_index))\n\n#define CCK_SIFS_TIME        10\n#define CCK_PREAMBLE_BITS   144\n#define CCK_PLCP_BITS        48\n\n#define OFDM_SIFS_TIME        16\n#define OFDM_PREAMBLE_TIME    20\n#define OFDM_PLCP_BITS        22\n#define OFDM_SYMBOL_TIME      4\n\n#define OFDM_SIFS_TIME_HALF     32\n#define OFDM_PREAMBLE_TIME_HALF 40\n#define OFDM_PLCP_BITS_HALF     22\n#define OFDM_SYMBOL_TIME_HALF   8\n\n#define OFDM_SIFS_TIME_QUARTER      64\n#define OFDM_PREAMBLE_TIME_QUARTER  80\n#define OFDM_PLCP_BITS_QUARTER      22\n#define OFDM_SYMBOL_TIME_QUARTER    16\n\n#define INIT_AIFS       2\n#define INIT_CWMIN      15\n#define INIT_CWMIN_11B  31\n#define INIT_CWMAX      1023\n#define INIT_SH_RETRY   10\n#define INIT_LG_RETRY   10\n#define INIT_SSH_RETRY  32\n#define INIT_SLG_RETRY  32\n\n#define ATH9K_TXERR_XRETRY         0x01\n#define ATH9K_TXERR_FILT           0x02\n#define ATH9K_TXERR_FIFO           0x04\n#define ATH9K_TXERR_XTXOP          0x08\n#define ATH9K_TXERR_TIMER_EXPIRED  0x10\n#define ATH9K_TX_ACKED\t\t   0x20\n#define ATH9K_TX_FLUSH\t\t   0x40\n#define ATH9K_TXERR_MASK\t\t\t\t\t\t\\\n\t(ATH9K_TXERR_XRETRY | ATH9K_TXERR_FILT | ATH9K_TXERR_FIFO |\t\\\n\t ATH9K_TXERR_XTXOP | ATH9K_TXERR_TIMER_EXPIRED | ATH9K_TX_FLUSH)\n\n#define ATH9K_TX_BA                0x01\n#define ATH9K_TX_PWRMGMT           0x02\n#define ATH9K_TX_DESC_CFG_ERR      0x04\n#define ATH9K_TX_DATA_UNDERRUN     0x08\n#define ATH9K_TX_DELIM_UNDERRUN    0x10\n#define ATH9K_TX_SW_FILTERED       0x80\n\n \n#define MIN_TX_FIFO_THRESHOLD   0x1\n\n \n#define MAX_TX_FIFO_THRESHOLD   ((4096 / 64) - 1)\n\nstruct ath_tx_status {\n\tu32 ts_tstamp;\n\tu16 ts_seqnum;\n\tu8 ts_status;\n\tu8 ts_rateindex;\n\tint8_t ts_rssi;\n\tu8 ts_shortretry;\n\tu8 ts_longretry;\n\tu8 ts_virtcol;\n\tu8 ts_flags;\n\tint8_t ts_rssi_ctl0;\n\tint8_t ts_rssi_ctl1;\n\tint8_t ts_rssi_ctl2;\n\tint8_t ts_rssi_ext0;\n\tint8_t ts_rssi_ext1;\n\tint8_t ts_rssi_ext2;\n\tu8 qid;\n\tu16 desc_id;\n\tu8 tid;\n\tstruct_group(ba,\n\t\tu32 ba_low;\n\t\tu32 ba_high;\n\t);\n\tu32 evm0;\n\tu32 evm1;\n\tu32 evm2;\n\tu32 duration;\n};\n\nstruct ath_rx_status {\n\tu32 rs_tstamp;\n\tu16 rs_datalen;\n\tu8 rs_status;\n\tu8 rs_phyerr;\n\tint8_t rs_rssi;\n\tu8 rs_keyix;\n\tu8 rs_rate;\n\tu8 rs_antenna;\n\tu8 rs_more;\n\tint8_t rs_rssi_ctl[3];\n\tint8_t rs_rssi_ext[3];\n\tu8 rs_isaggr;\n\tu8 rs_firstaggr;\n\tu8 rs_moreaggr;\n\tu8 rs_num_delims;\n\tu8 rs_flags;\n\tbool is_mybeacon;\n\tu32 evm0;\n\tu32 evm1;\n\tu32 evm2;\n\tu32 evm3;\n\tu32 evm4;\n\tu16 enc_flags;\n\tenum rate_info_bw bw;\n};\n\nstruct ath_htc_rx_status {\n\t__be64 rs_tstamp;\n\t__be16 rs_datalen;\n\tu8 rs_status;\n\tu8 rs_phyerr;\n\tint8_t rs_rssi;\n\tint8_t rs_rssi_ctl[3];\n\tint8_t rs_rssi_ext[3];\n\tu8 rs_keyix;\n\tu8 rs_rate;\n\tu8 rs_antenna;\n\tu8 rs_more;\n\tu8 rs_isaggr;\n\tu8 rs_moreaggr;\n\tu8 rs_num_delims;\n\tu8 rs_flags;\n\tu8 rs_dummy;\n\t \n\t__be32 evm0;\n\t__be32 evm1;\n\t__be32 evm2;\n};\n\n#define ATH9K_RXERR_CRC           0x01\n#define ATH9K_RXERR_PHY           0x02\n#define ATH9K_RXERR_FIFO          0x04\n#define ATH9K_RXERR_DECRYPT       0x08\n#define ATH9K_RXERR_MIC           0x10\n#define ATH9K_RXERR_KEYMISS       0x20\n#define ATH9K_RXERR_CORRUPT_DESC  0x40\n\n#define ATH9K_RX_MORE             0x01\n#define ATH9K_RX_MORE_AGGR        0x02\n#define ATH9K_RX_GI               0x04\n#define ATH9K_RX_2040             0x08\n#define ATH9K_RX_DELIM_CRC_PRE    0x10\n#define ATH9K_RX_DELIM_CRC_POST   0x20\n#define ATH9K_RX_DECRYPT_BUSY     0x40\n\n#define ATH9K_RXKEYIX_INVALID\t((u8)-1)\n#define ATH9K_TXKEYIX_INVALID\t((u8)-1)\n\nenum ath9k_phyerr {\n\tATH9K_PHYERR_UNDERRUN             = 0,   \n\tATH9K_PHYERR_TIMING               = 1,   \n\tATH9K_PHYERR_PARITY               = 2,   \n\tATH9K_PHYERR_RATE                 = 3,   \n\tATH9K_PHYERR_LENGTH               = 4,   \n\tATH9K_PHYERR_RADAR                = 5,   \n\tATH9K_PHYERR_SERVICE              = 6,   \n\tATH9K_PHYERR_TOR                  = 7,   \n\n\tATH9K_PHYERR_OFDM_TIMING          = 17,\n\tATH9K_PHYERR_OFDM_SIGNAL_PARITY   = 18,\n\tATH9K_PHYERR_OFDM_RATE_ILLEGAL    = 19,\n\tATH9K_PHYERR_OFDM_LENGTH_ILLEGAL  = 20,\n\tATH9K_PHYERR_OFDM_POWER_DROP      = 21,\n\tATH9K_PHYERR_OFDM_SERVICE         = 22,\n\tATH9K_PHYERR_OFDM_RESTART         = 23,\n\n\tATH9K_PHYERR_CCK_BLOCKER          = 24,\n\tATH9K_PHYERR_CCK_TIMING           = 25,\n\tATH9K_PHYERR_CCK_HEADER_CRC       = 26,\n\tATH9K_PHYERR_CCK_RATE_ILLEGAL     = 27,\n\tATH9K_PHYERR_CCK_LENGTH_ILLEGAL   = 28,\n\tATH9K_PHYERR_CCK_POWER_DROP       = 29,\n\tATH9K_PHYERR_CCK_SERVICE          = 30,\n\tATH9K_PHYERR_CCK_RESTART          = 31,\n\n\tATH9K_PHYERR_HT_CRC_ERROR         = 32,\n\tATH9K_PHYERR_HT_LENGTH_ILLEGAL    = 33,\n\tATH9K_PHYERR_HT_RATE_ILLEGAL      = 34,\n\tATH9K_PHYERR_HT_ZLF               = 35,\n\n\tATH9K_PHYERR_FALSE_RADAR_EXT      = 36,\n\tATH9K_PHYERR_GREEN_FIELD          = 37,\n\tATH9K_PHYERR_SPECTRAL             = 38,\n\n\tATH9K_PHYERR_MAX                  = 39,\n};\n\nstruct ath_desc {\n\tu32 ds_link;\n\tu32 ds_data;\n\tu32 ds_ctl0;\n\tu32 ds_ctl1;\n\tu32 ds_hw[20];\n\tvoid *ds_vdata;\n} __packed __aligned(4);\n\n#define ATH9K_TXDESC_NOACK\t\t0x0002\n#define ATH9K_TXDESC_RTSENA\t\t0x0004\n#define ATH9K_TXDESC_CTSENA\t\t0x0008\n \n#define ATH9K_TXDESC_INTREQ\t\t0x0010\n#define ATH9K_TXDESC_VEOL\t\t0x0020\n#define ATH9K_TXDESC_EXT_ONLY\t\t0x0040\n#define ATH9K_TXDESC_EXT_AND_CTL\t0x0080\n#define ATH9K_TXDESC_VMF\t\t0x0100\n#define ATH9K_TXDESC_FRAG_IS_ON \t0x0200\n#define ATH9K_TXDESC_LOWRXCHAIN\t\t0x0400\n#define ATH9K_TXDESC_LDPC\t\t0x0800\n#define ATH9K_TXDESC_CLRDMASK\t\t0x1000\n\n#define ATH9K_TXDESC_PAPRD\t\t0x70000\n#define ATH9K_TXDESC_PAPRD_S\t\t16\n\n#define ATH9K_RXDESC_INTREQ\t\t0x0020\n\nstruct ar5416_desc {\n\tu32 ds_link;\n\tu32 ds_data;\n\tu32 ds_ctl0;\n\tu32 ds_ctl1;\n\tunion {\n\t\tstruct {\n\t\t\tu32 ctl2;\n\t\t\tu32 ctl3;\n\t\t\tu32 ctl4;\n\t\t\tu32 ctl5;\n\t\t\tu32 ctl6;\n\t\t\tu32 ctl7;\n\t\t\tu32 ctl8;\n\t\t\tu32 ctl9;\n\t\t\tu32 ctl10;\n\t\t\tu32 ctl11;\n\t\t\tu32 status0;\n\t\t\tu32 status1;\n\t\t\tu32 status2;\n\t\t\tu32 status3;\n\t\t\tu32 status4;\n\t\t\tu32 status5;\n\t\t\tu32 status6;\n\t\t\tu32 status7;\n\t\t\tu32 status8;\n\t\t\tu32 status9;\n\t\t} tx;\n\t\tstruct {\n\t\t\tu32 status0;\n\t\t\tu32 status1;\n\t\t\tu32 status2;\n\t\t\tu32 status3;\n\t\t\tu32 status4;\n\t\t\tu32 status5;\n\t\t\tu32 status6;\n\t\t\tu32 status7;\n\t\t\tu32 status8;\n\t\t} rx;\n\t} u;\n} __packed __aligned(4);\n\n#define AR5416DESC(_ds)         ((struct ar5416_desc *)(_ds))\n#define AR5416DESC_CONST(_ds)   ((const struct ar5416_desc *)(_ds))\n\n#define ds_ctl2     u.tx.ctl2\n#define ds_ctl3     u.tx.ctl3\n#define ds_ctl4     u.tx.ctl4\n#define ds_ctl5     u.tx.ctl5\n#define ds_ctl6     u.tx.ctl6\n#define ds_ctl7     u.tx.ctl7\n#define ds_ctl8     u.tx.ctl8\n#define ds_ctl9     u.tx.ctl9\n#define ds_ctl10    u.tx.ctl10\n#define ds_ctl11    u.tx.ctl11\n\n#define ds_txstatus0    u.tx.status0\n#define ds_txstatus1    u.tx.status1\n#define ds_txstatus2    u.tx.status2\n#define ds_txstatus3    u.tx.status3\n#define ds_txstatus4    u.tx.status4\n#define ds_txstatus5    u.tx.status5\n#define ds_txstatus6    u.tx.status6\n#define ds_txstatus7    u.tx.status7\n#define ds_txstatus8    u.tx.status8\n#define ds_txstatus9    u.tx.status9\n\n#define ds_rxstatus0    u.rx.status0\n#define ds_rxstatus1    u.rx.status1\n#define ds_rxstatus2    u.rx.status2\n#define ds_rxstatus3    u.rx.status3\n#define ds_rxstatus4    u.rx.status4\n#define ds_rxstatus5    u.rx.status5\n#define ds_rxstatus6    u.rx.status6\n#define ds_rxstatus7    u.rx.status7\n#define ds_rxstatus8    u.rx.status8\n\n#define AR_FrameLen         0x00000fff\n#define AR_VirtMoreFrag     0x00001000\n#define AR_TxCtlRsvd00      0x0000e000\n#define AR_XmitPower0       0x003f0000\n#define AR_XmitPower0_S     16\n#define AR_XmitPower1\t    0x3f000000\n#define AR_XmitPower1_S     24\n#define AR_XmitPower2\t    0x3f000000\n#define AR_XmitPower2_S     24\n#define AR_XmitPower3\t    0x3f000000\n#define AR_XmitPower3_S     24\n#define AR_RTSEnable        0x00400000\n#define AR_VEOL             0x00800000\n#define AR_ClrDestMask      0x01000000\n#define AR_TxCtlRsvd01      0x1e000000\n#define AR_TxIntrReq        0x20000000\n#define AR_DestIdxValid     0x40000000\n#define AR_CTSEnable        0x80000000\n\n#define AR_TxMore           0x00001000\n#define AR_DestIdx          0x000fe000\n#define AR_DestIdx_S        13\n#define AR_FrameType        0x00f00000\n#define AR_FrameType_S      20\n#define AR_NoAck            0x01000000\n#define AR_InsertTS         0x02000000\n#define AR_CorruptFCS       0x04000000\n#define AR_ExtOnly          0x08000000\n#define AR_ExtAndCtl        0x10000000\n#define AR_MoreAggr         0x20000000\n#define AR_IsAggr           0x40000000\n\n#define AR_BurstDur         0x00007fff\n#define AR_BurstDur_S       0\n#define AR_DurUpdateEna     0x00008000\n#define AR_XmitDataTries0   0x000f0000\n#define AR_XmitDataTries0_S 16\n#define AR_XmitDataTries1   0x00f00000\n#define AR_XmitDataTries1_S 20\n#define AR_XmitDataTries2   0x0f000000\n#define AR_XmitDataTries2_S 24\n#define AR_XmitDataTries3   0xf0000000\n#define AR_XmitDataTries3_S 28\n\n#define AR_XmitRate0        0x000000ff\n#define AR_XmitRate0_S      0\n#define AR_XmitRate1        0x0000ff00\n#define AR_XmitRate1_S      8\n#define AR_XmitRate2        0x00ff0000\n#define AR_XmitRate2_S      16\n#define AR_XmitRate3        0xff000000\n#define AR_XmitRate3_S      24\n\n#define AR_PacketDur0       0x00007fff\n#define AR_PacketDur0_S     0\n#define AR_RTSCTSQual0      0x00008000\n#define AR_PacketDur1       0x7fff0000\n#define AR_PacketDur1_S     16\n#define AR_RTSCTSQual1      0x80000000\n\n#define AR_PacketDur2       0x00007fff\n#define AR_PacketDur2_S     0\n#define AR_RTSCTSQual2      0x00008000\n#define AR_PacketDur3       0x7fff0000\n#define AR_PacketDur3_S     16\n#define AR_RTSCTSQual3      0x80000000\n\n#define AR_AggrLen          0x0000ffff\n#define AR_AggrLen_S        0\n#define AR_TxCtlRsvd60      0x00030000\n#define AR_PadDelim         0x03fc0000\n#define AR_PadDelim_S       18\n#define AR_EncrType         0x0c000000\n#define AR_EncrType_S       26\n#define AR_TxCtlRsvd61      0xf0000000\n#define AR_LDPC             0x80000000\n\n#define AR_2040_0           0x00000001\n#define AR_GI0              0x00000002\n#define AR_ChainSel0        0x0000001c\n#define AR_ChainSel0_S      2\n#define AR_2040_1           0x00000020\n#define AR_GI1              0x00000040\n#define AR_ChainSel1        0x00000380\n#define AR_ChainSel1_S      7\n#define AR_2040_2           0x00000400\n#define AR_GI2              0x00000800\n#define AR_ChainSel2        0x00007000\n#define AR_ChainSel2_S      12\n#define AR_2040_3           0x00008000\n#define AR_GI3              0x00010000\n#define AR_ChainSel3        0x000e0000\n#define AR_ChainSel3_S      17\n#define AR_RTSCTSRate       0x0ff00000\n#define AR_RTSCTSRate_S     20\n#define AR_STBC0            0x10000000\n#define AR_STBC1            0x20000000\n#define AR_STBC2            0x40000000\n#define AR_STBC3            0x80000000\n\n#define AR_TxRSSIAnt00      0x000000ff\n#define AR_TxRSSIAnt00_S    0\n#define AR_TxRSSIAnt01      0x0000ff00\n#define AR_TxRSSIAnt01_S    8\n#define AR_TxRSSIAnt02      0x00ff0000\n#define AR_TxRSSIAnt02_S    16\n#define AR_TxStatusRsvd00   0x3f000000\n#define AR_TxBaStatus       0x40000000\n#define AR_TxStatusRsvd01   0x80000000\n\n \n#define AR_FrmXmitOK            0x00000001\n#define AR_ExcessiveRetries     0x00000002\n#define AR_FIFOUnderrun         0x00000004\n#define AR_Filtered             0x00000008\n#define AR_RTSFailCnt           0x000000f0\n#define AR_RTSFailCnt_S         4\n#define AR_DataFailCnt          0x00000f00\n#define AR_DataFailCnt_S        8\n#define AR_VirtRetryCnt         0x0000f000\n#define AR_VirtRetryCnt_S       12\n#define AR_TxDelimUnderrun      0x00010000\n#define AR_TxDataUnderrun       0x00020000\n#define AR_DescCfgErr           0x00040000\n#define AR_TxTimerExpired       0x00080000\n#define AR_TxStatusRsvd10       0xfff00000\n\n#define AR_SendTimestamp    ds_txstatus2\n#define AR_BaBitmapLow      ds_txstatus3\n#define AR_BaBitmapHigh     ds_txstatus4\n\n#define AR_TxRSSIAnt10      0x000000ff\n#define AR_TxRSSIAnt10_S    0\n#define AR_TxRSSIAnt11      0x0000ff00\n#define AR_TxRSSIAnt11_S    8\n#define AR_TxRSSIAnt12      0x00ff0000\n#define AR_TxRSSIAnt12_S    16\n#define AR_TxRSSICombined   0xff000000\n#define AR_TxRSSICombined_S 24\n\n#define AR_TxTid\t0xf0000000\n#define AR_TxTid_S\t28\n\n#define AR_TxEVM0           ds_txstatus5\n#define AR_TxEVM1           ds_txstatus6\n#define AR_TxEVM2           ds_txstatus7\n\n#define AR_TxDone           0x00000001\n#define AR_SeqNum           0x00001ffe\n#define AR_SeqNum_S         1\n#define AR_TxStatusRsvd80   0x0001e000\n#define AR_TxOpExceeded     0x00020000\n#define AR_TxStatusRsvd81   0x001c0000\n#define AR_FinalTxIdx       0x00600000\n#define AR_FinalTxIdx_S     21\n#define AR_TxStatusRsvd82   0x01800000\n#define AR_PowerMgmt        0x02000000\n#define AR_TxStatusRsvd83   0xfc000000\n\n#define AR_RxCTLRsvd00  0xffffffff\n\n#define AR_RxCtlRsvd00  0x00001000\n#define AR_RxIntrReq    0x00002000\n#define AR_RxCtlRsvd01  0xffffc000\n\n#define AR_RxRSSIAnt00      0x000000ff\n#define AR_RxRSSIAnt00_S    0\n#define AR_RxRSSIAnt01      0x0000ff00\n#define AR_RxRSSIAnt01_S    8\n#define AR_RxRSSIAnt02      0x00ff0000\n#define AR_RxRSSIAnt02_S    16\n#define AR_RxRate           0xff000000\n#define AR_RxRate_S         24\n#define AR_RxStatusRsvd00   0xff000000\n\n#define AR_DataLen          0x00000fff\n#define AR_RxMore           0x00001000\n#define AR_NumDelim         0x003fc000\n#define AR_NumDelim_S       14\n#define AR_RxStatusRsvd10   0xff800000\n\n#define AR_RcvTimestamp     ds_rxstatus2\n\n#define AR_GI               0x00000001\n#define AR_2040             0x00000002\n#define AR_Parallel40       0x00000004\n#define AR_Parallel40_S     2\n#define AR_STBC             0x00000008  \n#define AR_RxStatusRsvd30   0x000000f0\n#define AR_RxAntenna\t    0xffffff00\n#define AR_RxAntenna_S\t    8\n\n#define AR_RxRSSIAnt10            0x000000ff\n#define AR_RxRSSIAnt10_S          0\n#define AR_RxRSSIAnt11            0x0000ff00\n#define AR_RxRSSIAnt11_S          8\n#define AR_RxRSSIAnt12            0x00ff0000\n#define AR_RxRSSIAnt12_S          16\n#define AR_RxRSSICombined         0xff000000\n#define AR_RxRSSICombined_S       24\n\n#define AR_RxEVM0           ds_rxstatus4\n#define AR_RxEVM1           ds_rxstatus5\n#define AR_RxEVM2           ds_rxstatus6\n\n#define AR_RxDone           0x00000001\n#define AR_RxFrameOK        0x00000002\n#define AR_CRCErr           0x00000004\n#define AR_DecryptCRCErr    0x00000008\n#define AR_PHYErr           0x00000010\n#define AR_MichaelErr       0x00000020\n#define AR_PreDelimCRCErr   0x00000040\n#define AR_RxStatusRsvd70   0x00000080\n#define AR_RxKeyIdxValid    0x00000100\n#define AR_KeyIdx           0x0000fe00\n#define AR_KeyIdx_S         9\n#define AR_PHYErrCode       0x0000ff00\n#define AR_PHYErrCode_S     8\n#define AR_RxMoreAggr       0x00010000\n#define AR_RxAggr           0x00020000\n#define AR_PostDelimCRCErr  0x00040000\n#define AR_RxStatusRsvd71   0x3ff80000\n#define AR_RxFirstAggr      0x20000000\n#define AR_DecryptBusyErr   0x40000000\n#define AR_KeyMiss          0x80000000\n\nenum ath9k_tx_queue {\n\tATH9K_TX_QUEUE_INACTIVE = 0,\n\tATH9K_TX_QUEUE_DATA,\n\tATH9K_TX_QUEUE_BEACON,\n\tATH9K_TX_QUEUE_CAB,\n\tATH9K_TX_QUEUE_UAPSD,\n\tATH9K_TX_QUEUE_PSPOLL\n};\n\n#define\tATH9K_NUM_TX_QUEUES 10\n\n \n#define ATH9K_WME_UPSD\t4\n\nenum ath9k_tx_queue_flags {\n\tTXQ_FLAG_TXINT_ENABLE = 0x0001,\n\tTXQ_FLAG_TXDESCINT_ENABLE = 0x0002,\n\tTXQ_FLAG_TXEOLINT_ENABLE = 0x0004,\n\tTXQ_FLAG_TXURNINT_ENABLE = 0x0008,\n\tTXQ_FLAG_BACKOFF_DISABLE = 0x0010,\n\tTXQ_FLAG_COMPRESSION_ENABLE = 0x0020,\n\tTXQ_FLAG_RDYTIME_EXP_POLICY_ENABLE = 0x0040,\n\tTXQ_FLAG_FRAG_BURST_BACKOFF_ENABLE = 0x0080,\n};\n\n#define ATH9K_TXQ_USEDEFAULT ((u32) -1)\n#define ATH9K_TXQ_USE_LOCKOUT_BKOFF_DIS 0x00000001\n\n#define ATH9K_DECOMP_MASK_SIZE     128\n\nenum ath9k_pkt_type {\n\tATH9K_PKT_TYPE_NORMAL = 0,\n\tATH9K_PKT_TYPE_ATIM,\n\tATH9K_PKT_TYPE_PSPOLL,\n\tATH9K_PKT_TYPE_BEACON,\n\tATH9K_PKT_TYPE_PROBE_RESP,\n\tATH9K_PKT_TYPE_CHIRP,\n\tATH9K_PKT_TYPE_GRP_POLL,\n};\n\nstruct ath9k_tx_queue_info {\n\tu32 tqi_ver;\n\tenum ath9k_tx_queue tqi_type;\n\tint tqi_subtype;\n\tenum ath9k_tx_queue_flags tqi_qflags;\n\tu32 tqi_priority;\n\tu32 tqi_aifs;\n\tu32 tqi_cwmin;\n\tu32 tqi_cwmax;\n\tu16 tqi_shretry;\n\tu16 tqi_lgretry;\n\tu32 tqi_cbrPeriod;\n\tu32 tqi_cbrOverflowLimit;\n\tu32 tqi_burstTime;\n\tu32 tqi_readyTime;\n\tu32 tqi_physCompBuf;\n\tu32 tqi_intFlags;\n};\n\nenum ath9k_rx_filter {\n\tATH9K_RX_FILTER_UCAST = 0x00000001,\n\tATH9K_RX_FILTER_MCAST = 0x00000002,\n\tATH9K_RX_FILTER_BCAST = 0x00000004,\n\tATH9K_RX_FILTER_CONTROL = 0x00000008,\n\tATH9K_RX_FILTER_BEACON = 0x00000010,\n\tATH9K_RX_FILTER_PROM = 0x00000020,\n\tATH9K_RX_FILTER_PROBEREQ = 0x00000080,\n\tATH9K_RX_FILTER_PHYERR = 0x00000100,\n\tATH9K_RX_FILTER_MYBEACON = 0x00000200,\n\tATH9K_RX_FILTER_COMP_BAR = 0x00000400,\n\tATH9K_RX_FILTER_COMP_BA = 0x00000800,\n\tATH9K_RX_FILTER_UNCOMP_BA_BAR = 0x00001000,\n\tATH9K_RX_FILTER_PSPOLL = 0x00004000,\n\tATH9K_RX_FILTER_PHYRADAR = 0x00002000,\n\tATH9K_RX_FILTER_MCAST_BCAST_ALL = 0x00008000,\n\tATH9K_RX_FILTER_CONTROL_WRAPPER = 0x00080000,\n\tATH9K_RX_FILTER_4ADDRESS = 0x00100000,\n};\n\n#define ATH9K_RATESERIES_RTS_CTS  0x0001\n#define ATH9K_RATESERIES_2040     0x0002\n#define ATH9K_RATESERIES_HALFGI   0x0004\n#define ATH9K_RATESERIES_STBC     0x0008\n\nstruct ath9k_11n_rate_series {\n\tu32 Tries;\n\tu32 Rate;\n\tu32 PktDuration;\n\tu32 ChSel;\n\tu32 RateFlags;\n};\n\nenum aggr_type {\n\tAGGR_BUF_NONE,\n\tAGGR_BUF_FIRST,\n\tAGGR_BUF_MIDDLE,\n\tAGGR_BUF_LAST,\n};\n\nenum ath9k_key_type {\n\tATH9K_KEY_TYPE_CLEAR,\n\tATH9K_KEY_TYPE_WEP,\n\tATH9K_KEY_TYPE_AES,\n\tATH9K_KEY_TYPE_TKIP,\n};\n\nstruct ath_tx_info {\n\tu8 qcu;\n\n\tbool is_first;\n\tbool is_last;\n\n\tenum aggr_type aggr;\n\tu8 ndelim;\n\tu16 aggr_len;\n\n\tdma_addr_t link;\n\tint pkt_len;\n\tu32 flags;\n\n\tdma_addr_t buf_addr[4];\n\tint buf_len[4];\n\n\tstruct ath9k_11n_rate_series rates[4];\n\tu8 rtscts_rate;\n\tbool dur_update;\n\n\tenum ath9k_pkt_type type;\n\tenum ath9k_key_type keytype;\n\tu8 keyix;\n\tu8 txpower[4];\n};\n\nstruct ath_hw;\nstruct ath9k_channel;\nenum ath9k_int;\n\nu32 ath9k_hw_gettxbuf(struct ath_hw *ah, u32 q);\nvoid ath9k_hw_puttxbuf(struct ath_hw *ah, u32 q, u32 txdp);\nvoid ath9k_hw_txstart(struct ath_hw *ah, u32 q);\nu32 ath9k_hw_numtxpending(struct ath_hw *ah, u32 q);\nbool ath9k_hw_updatetxtriglevel(struct ath_hw *ah, bool bIncTrigLevel);\nbool ath9k_hw_stop_dma_queue(struct ath_hw *ah, u32 q);\nvoid ath9k_hw_abort_tx_dma(struct ath_hw *ah);\nbool ath9k_hw_set_txq_props(struct ath_hw *ah, int q,\n\t\t\t    const struct ath9k_tx_queue_info *qinfo);\nbool ath9k_hw_get_txq_props(struct ath_hw *ah, int q,\n\t\t\t    struct ath9k_tx_queue_info *qinfo);\nint ath9k_hw_setuptxqueue(struct ath_hw *ah, enum ath9k_tx_queue type,\n\t\t\t  const struct ath9k_tx_queue_info *qinfo);\nbool ath9k_hw_releasetxqueue(struct ath_hw *ah, u32 q);\nbool ath9k_hw_resettxqueue(struct ath_hw *ah, u32 q);\nint ath9k_hw_rxprocdesc(struct ath_hw *ah, struct ath_desc *ds,\n\t\t\tstruct ath_rx_status *rs);\nvoid ath9k_hw_setuprxdesc(struct ath_hw *ah, struct ath_desc *ds,\n\t\t\t  u32 size, u32 flags);\nbool ath9k_hw_setrxabort(struct ath_hw *ah, bool set);\nvoid ath9k_hw_putrxbuf(struct ath_hw *ah, u32 rxdp);\nvoid ath9k_hw_startpcureceive(struct ath_hw *ah, bool is_scanning);\nvoid ath9k_hw_abortpcurecv(struct ath_hw *ah);\nbool ath9k_hw_stopdmarecv(struct ath_hw *ah, bool *reset);\nint ath9k_hw_beaconq_setup(struct ath_hw *ah);\nvoid ath9k_hw_set_tx_filter(struct ath_hw *ah, u8 destidx, bool set);\n\n \nbool ath9k_hw_intrpend(struct ath_hw *ah);\nvoid ath9k_hw_set_interrupts(struct ath_hw *ah);\nvoid ath9k_hw_enable_interrupts(struct ath_hw *ah);\nvoid ath9k_hw_disable_interrupts(struct ath_hw *ah);\nvoid ath9k_hw_kill_interrupts(struct ath_hw *ah);\nvoid ath9k_hw_resume_interrupts(struct ath_hw *ah);\n\nvoid ar9002_hw_attach_mac_ops(struct ath_hw *ah);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}