INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jack/Documents/Git/riscvsoc/ram/ram_wishbone.v" into library work
INFO: [VRFC 10-311] analyzing module ram_wishbone
