#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001bed1bacc30 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001bed1c421e0_0 .net "PC", 31 0, L_000001bed1cd3ef0;  1 drivers
v000001bed1c42280_0 .net "cycles_consumed", 31 0, v000001bed1c42460_0;  1 drivers
v000001bed1c439a0_0 .var "input_clk", 0 0;
v000001bed1c42e60_0 .var "rst", 0 0;
S_000001bed1999f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001bed1bacc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001bed1b820f0 .functor NOR 1, v000001bed1c439a0_0, v000001bed1c2c410_0, C4<0>, C4<0>;
L_000001bed1b80bf0 .functor AND 1, v000001bed1c14b50_0, v000001bed1c145b0_0, C4<1>, C4<1>;
L_000001bed1b818a0 .functor AND 1, L_000001bed1b80bf0, L_000001bed1c426e0, C4<1>, C4<1>;
L_000001bed1b82240 .functor AND 1, v000001bed1c04cd0_0, v000001bed1c04ff0_0, C4<1>, C4<1>;
L_000001bed1b81670 .functor AND 1, L_000001bed1b82240, L_000001bed1c42c80, C4<1>, C4<1>;
L_000001bed1b80a30 .functor AND 1, v000001bed1c2b6f0_0, v000001bed1c2c370_0, C4<1>, C4<1>;
L_000001bed1b82400 .functor AND 1, L_000001bed1b80a30, L_000001bed1c43720, C4<1>, C4<1>;
L_000001bed1b82320 .functor AND 1, v000001bed1c14b50_0, v000001bed1c145b0_0, C4<1>, C4<1>;
L_000001bed1b82390 .functor AND 1, L_000001bed1b82320, L_000001bed1c43a40, C4<1>, C4<1>;
L_000001bed1b81590 .functor AND 1, v000001bed1c04cd0_0, v000001bed1c04ff0_0, C4<1>, C4<1>;
L_000001bed1b824e0 .functor AND 1, L_000001bed1b81590, L_000001bed1c42d20, C4<1>, C4<1>;
L_000001bed1b82470 .functor AND 1, v000001bed1c2b6f0_0, v000001bed1c2c370_0, C4<1>, C4<1>;
L_000001bed1b80aa0 .functor AND 1, L_000001bed1b82470, L_000001bed1c42f00, C4<1>, C4<1>;
L_000001bed1c4a670 .functor NOT 1, L_000001bed1b820f0, C4<0>, C4<0>, C4<0>;
L_000001bed1c4b010 .functor NOT 1, L_000001bed1b820f0, C4<0>, C4<0>, C4<0>;
L_000001bed1c53000 .functor NOT 1, L_000001bed1b820f0, C4<0>, C4<0>, C4<0>;
L_000001bed1c54c70 .functor NOT 1, L_000001bed1b820f0, C4<0>, C4<0>, C4<0>;
L_000001bed1c54ce0 .functor NOT 1, L_000001bed1b820f0, C4<0>, C4<0>, C4<0>;
L_000001bed1cd3ef0 .functor BUFZ 32, v000001bed1c31190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bed1c2b470_0 .net "EX1_ALU_OPER1", 31 0, L_000001bed1c4b320;  1 drivers
v000001bed1c2b5b0_0 .net "EX1_ALU_OPER2", 31 0, L_000001bed1c53af0;  1 drivers
v000001bed1c2b650_0 .net "EX1_PC", 31 0, v000001bed1c12df0_0;  1 drivers
v000001bed1c2b790_0 .net "EX1_PFC", 31 0, v000001bed1c14290_0;  1 drivers
v000001bed1c2b830_0 .net "EX1_PFC_to_IF", 31 0, L_000001bed1c471e0;  1 drivers
v000001bed1c2be70_0 .net "EX1_forward_to_B", 31 0, v000001bed1c11db0_0;  1 drivers
v000001bed1c2bf10_0 .net "EX1_is_beq", 0 0, v000001bed1c13930_0;  1 drivers
v000001bed1c2bfb0_0 .net "EX1_is_bne", 0 0, v000001bed1c12f30_0;  1 drivers
v000001bed1c2db30_0 .net "EX1_is_jal", 0 0, v000001bed1c13d90_0;  1 drivers
v000001bed1c2fb10_0 .net "EX1_is_jr", 0 0, v000001bed1c13ed0_0;  1 drivers
v000001bed1c2e850_0 .net "EX1_is_oper2_immed", 0 0, v000001bed1c139d0_0;  1 drivers
v000001bed1c2e8f0_0 .net "EX1_memread", 0 0, v000001bed1c13110_0;  1 drivers
v000001bed1c2ead0_0 .net "EX1_memwrite", 0 0, v000001bed1c12030_0;  1 drivers
v000001bed1c2f610_0 .net "EX1_opcode", 11 0, v000001bed1c11d10_0;  1 drivers
v000001bed1c2e670_0 .net "EX1_predicted", 0 0, v000001bed1c12a30_0;  1 drivers
v000001bed1c2ea30_0 .net "EX1_rd_ind", 4 0, v000001bed1c12210_0;  1 drivers
v000001bed1c2f2f0_0 .net "EX1_rd_indzero", 0 0, v000001bed1c11bd0_0;  1 drivers
v000001bed1c2eb70_0 .net "EX1_regwrite", 0 0, v000001bed1c11c70_0;  1 drivers
v000001bed1c2e990_0 .net "EX1_rs1", 31 0, v000001bed1c13a70_0;  1 drivers
v000001bed1c2ec10_0 .net "EX1_rs1_ind", 4 0, v000001bed1c120d0_0;  1 drivers
v000001bed1c2e710_0 .net "EX1_rs2", 31 0, v000001bed1c12170_0;  1 drivers
v000001bed1c2dc70_0 .net "EX1_rs2_ind", 4 0, v000001bed1c122b0_0;  1 drivers
v000001bed1c2ecb0_0 .net "EX1_rs2_out", 31 0, L_000001bed1c54730;  1 drivers
v000001bed1c2e7b0_0 .net "EX2_ALU_OPER1", 31 0, v000001bed1c14970_0;  1 drivers
v000001bed1c2ef30_0 .net "EX2_ALU_OPER2", 31 0, v000001bed1c146f0_0;  1 drivers
v000001bed1c2dbd0_0 .net "EX2_ALU_OUT", 31 0, L_000001bed1c476e0;  1 drivers
v000001bed1c2de50_0 .net "EX2_PC", 31 0, v000001bed1c14dd0_0;  1 drivers
v000001bed1c2efd0_0 .net "EX2_PFC_to_IF", 31 0, v000001bed1c15730_0;  1 drivers
v000001bed1c2f1b0_0 .net "EX2_forward_to_B", 31 0, v000001bed1c15410_0;  1 drivers
v000001bed1c2da90_0 .net "EX2_is_beq", 0 0, v000001bed1c14bf0_0;  1 drivers
v000001bed1c2d770_0 .net "EX2_is_bne", 0 0, v000001bed1c14fb0_0;  1 drivers
v000001bed1c2f4d0_0 .net "EX2_is_jal", 0 0, v000001bed1c155f0_0;  1 drivers
v000001bed1c2ed50_0 .net "EX2_is_jr", 0 0, v000001bed1c14ab0_0;  1 drivers
v000001bed1c2edf0_0 .net "EX2_is_oper2_immed", 0 0, v000001bed1c143d0_0;  1 drivers
v000001bed1c2f070_0 .net "EX2_memread", 0 0, v000001bed1c15690_0;  1 drivers
v000001bed1c2f7f0_0 .net "EX2_memwrite", 0 0, v000001bed1c157d0_0;  1 drivers
v000001bed1c2f570_0 .net "EX2_opcode", 11 0, v000001bed1c15870_0;  1 drivers
v000001bed1c2df90_0 .net "EX2_predicted", 0 0, v000001bed1c15910_0;  1 drivers
v000001bed1c2e5d0_0 .net "EX2_rd_ind", 4 0, v000001bed1c14510_0;  1 drivers
v000001bed1c2ee90_0 .net "EX2_rd_indzero", 0 0, v000001bed1c145b0_0;  1 drivers
v000001bed1c2f110_0 .net "EX2_regwrite", 0 0, v000001bed1c14b50_0;  1 drivers
v000001bed1c2f390_0 .net "EX2_rs1", 31 0, v000001bed1c148d0_0;  1 drivers
v000001bed1c2f6b0_0 .net "EX2_rs1_ind", 4 0, v000001bed1c15050_0;  1 drivers
v000001bed1c2f250_0 .net "EX2_rs2_ind", 4 0, v000001bed1c14c90_0;  1 drivers
v000001bed1c2f430_0 .net "EX2_rs2_out", 31 0, v000001bed1c150f0_0;  1 drivers
v000001bed1c2f750_0 .net "ID_INST", 31 0, v000001bed1c19de0_0;  1 drivers
v000001bed1c2f890_0 .net "ID_PC", 31 0, v000001bed1c19f20_0;  1 drivers
v000001bed1c2f930_0 .net "ID_PFC_to_EX", 31 0, L_000001bed1c45840;  1 drivers
v000001bed1c2f9d0_0 .net "ID_PFC_to_IF", 31 0, L_000001bed1c43f40;  1 drivers
v000001bed1c2fa70_0 .net "ID_forward_to_B", 31 0, L_000001bed1c43d60;  1 drivers
v000001bed1c2dd10_0 .net "ID_is_beq", 0 0, L_000001bed1c44e40;  1 drivers
v000001bed1c2e3f0_0 .net "ID_is_bne", 0 0, L_000001bed1c44ee0;  1 drivers
v000001bed1c2ddb0_0 .net "ID_is_j", 0 0, L_000001bed1c47fa0;  1 drivers
v000001bed1c2fbb0_0 .net "ID_is_jal", 0 0, L_000001bed1c47500;  1 drivers
v000001bed1c2fc50_0 .net "ID_is_jr", 0 0, L_000001bed1c44f80;  1 drivers
v000001bed1c2fcf0_0 .net "ID_is_oper2_immed", 0 0, L_000001bed1c4af30;  1 drivers
v000001bed1c2d590_0 .net "ID_memread", 0 0, L_000001bed1c48b80;  1 drivers
v000001bed1c2d630_0 .net "ID_memwrite", 0 0, L_000001bed1c47be0;  1 drivers
v000001bed1c2def0_0 .net "ID_opcode", 11 0, v000001bed1c30650_0;  1 drivers
v000001bed1c2e0d0_0 .net "ID_predicted", 0 0, v000001bed1c1ccc0_0;  1 drivers
v000001bed1c2d6d0_0 .net "ID_rd_ind", 4 0, v000001bed1c31eb0_0;  1 drivers
v000001bed1c2d810_0 .net "ID_regwrite", 0 0, L_000001bed1c48ae0;  1 drivers
v000001bed1c2d8b0_0 .net "ID_rs1", 31 0, v000001bed1c16dc0_0;  1 drivers
v000001bed1c2d950_0 .net "ID_rs1_ind", 4 0, v000001bed1c31cd0_0;  1 drivers
v000001bed1c2e030_0 .net "ID_rs2", 31 0, v000001bed1c16c80_0;  1 drivers
v000001bed1c2d9f0_0 .net "ID_rs2_ind", 4 0, v000001bed1c31370_0;  1 drivers
v000001bed1c2e170_0 .net "IF_INST", 31 0, L_000001bed1c4a280;  1 drivers
v000001bed1c2e210_0 .net "IF_pc", 31 0, v000001bed1c31190_0;  1 drivers
v000001bed1c2e2b0_0 .net "MEM_ALU_OUT", 31 0, v000001bed1c051d0_0;  1 drivers
v000001bed1c2e350_0 .net "MEM_Data_mem_out", 31 0, v000001bed1c2d4f0_0;  1 drivers
v000001bed1c2e490_0 .net "MEM_memread", 0 0, v000001bed1c054f0_0;  1 drivers
v000001bed1c2e530_0 .net "MEM_memwrite", 0 0, v000001bed1c04910_0;  1 drivers
v000001bed1c41ce0_0 .net "MEM_opcode", 11 0, v000001bed1c04af0_0;  1 drivers
v000001bed1c41600_0 .net "MEM_rd_ind", 4 0, v000001bed1c05450_0;  1 drivers
v000001bed1c43220_0 .net "MEM_rd_indzero", 0 0, v000001bed1c04ff0_0;  1 drivers
v000001bed1c43040_0 .net "MEM_regwrite", 0 0, v000001bed1c04cd0_0;  1 drivers
v000001bed1c41560_0 .net "MEM_rs2", 31 0, v000001bed1c04d70_0;  1 drivers
v000001bed1c41d80_0 .net "PC", 31 0, L_000001bed1cd3ef0;  alias, 1 drivers
v000001bed1c41740_0 .net "STALL_ID1_FLUSH", 0 0, v000001bed1c1cea0_0;  1 drivers
v000001bed1c42a00_0 .net "STALL_ID2_FLUSH", 0 0, v000001bed1c1dbc0_0;  1 drivers
v000001bed1c43900_0 .net "STALL_IF_FLUSH", 0 0, v000001bed1c1df80_0;  1 drivers
v000001bed1c41b00_0 .net "WB_ALU_OUT", 31 0, v000001bed1c2bdd0_0;  1 drivers
v000001bed1c42820_0 .net "WB_Data_mem_out", 31 0, v000001bed1c2b510_0;  1 drivers
v000001bed1c434a0_0 .net "WB_memread", 0 0, v000001bed1c2d130_0;  1 drivers
v000001bed1c437c0_0 .net "WB_rd_ind", 4 0, v000001bed1c2b330_0;  1 drivers
v000001bed1c432c0_0 .net "WB_rd_indzero", 0 0, v000001bed1c2c370_0;  1 drivers
v000001bed1c42780_0 .net "WB_regwrite", 0 0, v000001bed1c2b6f0_0;  1 drivers
v000001bed1c420a0_0 .net "Wrong_prediction", 0 0, L_000001bed1c54e30;  1 drivers
v000001bed1c42640_0 .net *"_ivl_1", 0 0, L_000001bed1b80bf0;  1 drivers
v000001bed1c43c20_0 .net *"_ivl_13", 0 0, L_000001bed1b80a30;  1 drivers
v000001bed1c42dc0_0 .net *"_ivl_14", 0 0, L_000001bed1c43720;  1 drivers
v000001bed1c423c0_0 .net *"_ivl_19", 0 0, L_000001bed1b82320;  1 drivers
v000001bed1c41ba0_0 .net *"_ivl_2", 0 0, L_000001bed1c426e0;  1 drivers
v000001bed1c435e0_0 .net *"_ivl_20", 0 0, L_000001bed1c43a40;  1 drivers
v000001bed1c43b80_0 .net *"_ivl_25", 0 0, L_000001bed1b81590;  1 drivers
v000001bed1c417e0_0 .net *"_ivl_26", 0 0, L_000001bed1c42d20;  1 drivers
v000001bed1c43540_0 .net *"_ivl_31", 0 0, L_000001bed1b82470;  1 drivers
v000001bed1c41c40_0 .net *"_ivl_32", 0 0, L_000001bed1c42f00;  1 drivers
v000001bed1c43cc0_0 .net *"_ivl_40", 31 0, L_000001bed1c478c0;  1 drivers
L_000001bed1c60c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c430e0_0 .net *"_ivl_43", 26 0, L_000001bed1c60c58;  1 drivers
L_000001bed1c60ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c41880_0 .net/2u *"_ivl_44", 31 0, L_000001bed1c60ca0;  1 drivers
v000001bed1c428c0_0 .net *"_ivl_52", 31 0, L_000001bed1cbe730;  1 drivers
L_000001bed1c60d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c41e20_0 .net *"_ivl_55", 26 0, L_000001bed1c60d30;  1 drivers
L_000001bed1c60d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c42fa0_0 .net/2u *"_ivl_56", 31 0, L_000001bed1c60d78;  1 drivers
v000001bed1c42320_0 .net *"_ivl_7", 0 0, L_000001bed1b82240;  1 drivers
v000001bed1c416a0_0 .net *"_ivl_8", 0 0, L_000001bed1c42c80;  1 drivers
v000001bed1c42960_0 .net "alu_selA", 1 0, L_000001bed1c43ae0;  1 drivers
v000001bed1c425a0_0 .net "alu_selB", 1 0, L_000001bed1c44d00;  1 drivers
v000001bed1c41ec0_0 .net "clk", 0 0, L_000001bed1b820f0;  1 drivers
v000001bed1c42460_0 .var "cycles_consumed", 31 0;
v000001bed1c43360_0 .net "exhaz", 0 0, L_000001bed1b81670;  1 drivers
v000001bed1c42140_0 .net "exhaz2", 0 0, L_000001bed1b824e0;  1 drivers
v000001bed1c41920_0 .net "hlt", 0 0, v000001bed1c2c410_0;  1 drivers
v000001bed1c42500_0 .net "idhaz", 0 0, L_000001bed1b818a0;  1 drivers
v000001bed1c41f60_0 .net "idhaz2", 0 0, L_000001bed1b82390;  1 drivers
v000001bed1c42000_0 .net "if_id_write", 0 0, v000001bed1c1e2a0_0;  1 drivers
v000001bed1c43860_0 .net "input_clk", 0 0, v000001bed1c439a0_0;  1 drivers
v000001bed1c43180_0 .net "is_branch_and_taken", 0 0, L_000001bed1c4a050;  1 drivers
v000001bed1c41a60_0 .net "memhaz", 0 0, L_000001bed1b82400;  1 drivers
v000001bed1c43400_0 .net "memhaz2", 0 0, L_000001bed1b80aa0;  1 drivers
v000001bed1c43680_0 .net "pc_src", 2 0, L_000001bed1c44760;  1 drivers
v000001bed1c42aa0_0 .net "pc_write", 0 0, v000001bed1c1e340_0;  1 drivers
v000001bed1c42b40_0 .net "rst", 0 0, v000001bed1c42e60_0;  1 drivers
v000001bed1c42be0_0 .net "store_rs2_forward", 1 0, L_000001bed1c45980;  1 drivers
v000001bed1c419c0_0 .net "wdata_to_reg_file", 31 0, L_000001bed1c54dc0;  1 drivers
E_000001bed1b89fc0/0 .event negedge, v000001bed1c1c360_0;
E_000001bed1b89fc0/1 .event posedge, v000001bed1c05630_0;
E_000001bed1b89fc0 .event/or E_000001bed1b89fc0/0, E_000001bed1b89fc0/1;
L_000001bed1c426e0 .cmp/eq 5, v000001bed1c14510_0, v000001bed1c120d0_0;
L_000001bed1c42c80 .cmp/eq 5, v000001bed1c05450_0, v000001bed1c120d0_0;
L_000001bed1c43720 .cmp/eq 5, v000001bed1c2b330_0, v000001bed1c120d0_0;
L_000001bed1c43a40 .cmp/eq 5, v000001bed1c14510_0, v000001bed1c122b0_0;
L_000001bed1c42d20 .cmp/eq 5, v000001bed1c05450_0, v000001bed1c122b0_0;
L_000001bed1c42f00 .cmp/eq 5, v000001bed1c2b330_0, v000001bed1c122b0_0;
L_000001bed1c478c0 .concat [ 5 27 0 0], v000001bed1c31eb0_0, L_000001bed1c60c58;
L_000001bed1c48180 .cmp/ne 32, L_000001bed1c478c0, L_000001bed1c60ca0;
L_000001bed1cbe730 .concat [ 5 27 0 0], v000001bed1c14510_0, L_000001bed1c60d30;
L_000001bed1cbce30 .cmp/ne 32, L_000001bed1cbe730, L_000001bed1c60d78;
S_000001bed1a5d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001bed1999f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001bed1b809c0 .functor NOT 1, L_000001bed1b81670, C4<0>, C4<0>, C4<0>;
L_000001bed1b810c0 .functor AND 1, L_000001bed1b82400, L_000001bed1b809c0, C4<1>, C4<1>;
L_000001bed1b81830 .functor OR 1, L_000001bed1b818a0, L_000001bed1b810c0, C4<0>, C4<0>;
L_000001bed1b822b0 .functor OR 1, L_000001bed1b818a0, L_000001bed1b81670, C4<0>, C4<0>;
v000001bed1bac850_0 .net *"_ivl_12", 0 0, L_000001bed1b822b0;  1 drivers
v000001bed1baacd0_0 .net *"_ivl_2", 0 0, L_000001bed1b809c0;  1 drivers
v000001bed1baad70_0 .net *"_ivl_5", 0 0, L_000001bed1b810c0;  1 drivers
v000001bed1bac670_0 .net *"_ivl_7", 0 0, L_000001bed1b81830;  1 drivers
v000001bed1bac170_0 .net "alu_selA", 1 0, L_000001bed1c43ae0;  alias, 1 drivers
v000001bed1baaaf0_0 .net "exhaz", 0 0, L_000001bed1b81670;  alias, 1 drivers
v000001bed1babc70_0 .net "idhaz", 0 0, L_000001bed1b818a0;  alias, 1 drivers
v000001bed1bac530_0 .net "memhaz", 0 0, L_000001bed1b82400;  alias, 1 drivers
L_000001bed1c43ae0 .concat8 [ 1 1 0 0], L_000001bed1b81830, L_000001bed1b822b0;
S_000001bed1a5d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001bed1999f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001bed1b81b40 .functor NOT 1, L_000001bed1b824e0, C4<0>, C4<0>, C4<0>;
L_000001bed1b81bb0 .functor AND 1, L_000001bed1b80aa0, L_000001bed1b81b40, C4<1>, C4<1>;
L_000001bed1b81a60 .functor OR 1, L_000001bed1b82390, L_000001bed1b81bb0, C4<0>, C4<0>;
L_000001bed1b80b10 .functor NOT 1, v000001bed1c139d0_0, C4<0>, C4<0>, C4<0>;
L_000001bed1b812f0 .functor AND 1, L_000001bed1b81a60, L_000001bed1b80b10, C4<1>, C4<1>;
L_000001bed1b81360 .functor OR 1, L_000001bed1b82390, L_000001bed1b824e0, C4<0>, C4<0>;
L_000001bed1b81ad0 .functor NOT 1, v000001bed1c139d0_0, C4<0>, C4<0>, C4<0>;
L_000001bed1b813d0 .functor AND 1, L_000001bed1b81360, L_000001bed1b81ad0, C4<1>, C4<1>;
v000001bed1bab8b0_0 .net "EX1_is_oper2_immed", 0 0, v000001bed1c139d0_0;  alias, 1 drivers
v000001bed1bac5d0_0 .net *"_ivl_11", 0 0, L_000001bed1b812f0;  1 drivers
v000001bed1baae10_0 .net *"_ivl_16", 0 0, L_000001bed1b81360;  1 drivers
v000001bed1bac710_0 .net *"_ivl_17", 0 0, L_000001bed1b81ad0;  1 drivers
v000001bed1babe50_0 .net *"_ivl_2", 0 0, L_000001bed1b81b40;  1 drivers
v000001bed1bab950_0 .net *"_ivl_20", 0 0, L_000001bed1b813d0;  1 drivers
v000001bed1baba90_0 .net *"_ivl_5", 0 0, L_000001bed1b81bb0;  1 drivers
v000001bed1baaeb0_0 .net *"_ivl_7", 0 0, L_000001bed1b81a60;  1 drivers
v000001bed1bac2b0_0 .net *"_ivl_8", 0 0, L_000001bed1b80b10;  1 drivers
v000001bed1baaf50_0 .net "alu_selB", 1 0, L_000001bed1c44d00;  alias, 1 drivers
v000001bed1baaff0_0 .net "exhaz", 0 0, L_000001bed1b824e0;  alias, 1 drivers
v000001bed1babf90_0 .net "idhaz", 0 0, L_000001bed1b82390;  alias, 1 drivers
v000001bed1bab310_0 .net "memhaz", 0 0, L_000001bed1b80aa0;  alias, 1 drivers
L_000001bed1c44d00 .concat8 [ 1 1 0 0], L_000001bed1b812f0, L_000001bed1b813d0;
S_000001bed1a569c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001bed1999f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001bed1b82860 .functor NOT 1, L_000001bed1b824e0, C4<0>, C4<0>, C4<0>;
L_000001bed1b82550 .functor AND 1, L_000001bed1b80aa0, L_000001bed1b82860, C4<1>, C4<1>;
L_000001bed1b82780 .functor OR 1, L_000001bed1b82390, L_000001bed1b82550, C4<0>, C4<0>;
L_000001bed1b825c0 .functor OR 1, L_000001bed1b82390, L_000001bed1b824e0, C4<0>, C4<0>;
v000001bed1babb30_0 .net *"_ivl_12", 0 0, L_000001bed1b825c0;  1 drivers
v000001bed1bab4f0_0 .net *"_ivl_2", 0 0, L_000001bed1b82860;  1 drivers
v000001bed1bab630_0 .net *"_ivl_5", 0 0, L_000001bed1b82550;  1 drivers
v000001bed1bab6d0_0 .net *"_ivl_7", 0 0, L_000001bed1b82780;  1 drivers
v000001bed1bab770_0 .net "exhaz", 0 0, L_000001bed1b824e0;  alias, 1 drivers
v000001bed1babbd0_0 .net "idhaz", 0 0, L_000001bed1b82390;  alias, 1 drivers
v000001bed1b26be0_0 .net "memhaz", 0 0, L_000001bed1b80aa0;  alias, 1 drivers
v000001bed1b26e60_0 .net "store_rs2_forward", 1 0, L_000001bed1c45980;  alias, 1 drivers
L_000001bed1c45980 .concat8 [ 1 1 0 0], L_000001bed1b82780, L_000001bed1b825c0;
S_000001bed1a56b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001bed1999f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001bed1b27d60_0 .net "EX_ALU_OUT", 31 0, L_000001bed1c476e0;  alias, 1 drivers
v000001bed1b27220_0 .net "EX_memread", 0 0, v000001bed1c15690_0;  alias, 1 drivers
v000001bed1b10800_0 .net "EX_memwrite", 0 0, v000001bed1c157d0_0;  alias, 1 drivers
v000001bed1b10f80_0 .net "EX_opcode", 11 0, v000001bed1c15870_0;  alias, 1 drivers
v000001bed1c05130_0 .net "EX_rd_ind", 4 0, v000001bed1c14510_0;  alias, 1 drivers
v000001bed1c04870_0 .net "EX_rd_indzero", 0 0, L_000001bed1cbce30;  1 drivers
v000001bed1c04f50_0 .net "EX_regwrite", 0 0, v000001bed1c14b50_0;  alias, 1 drivers
v000001bed1c049b0_0 .net "EX_rs2_out", 31 0, v000001bed1c150f0_0;  alias, 1 drivers
v000001bed1c051d0_0 .var "MEM_ALU_OUT", 31 0;
v000001bed1c054f0_0 .var "MEM_memread", 0 0;
v000001bed1c04910_0 .var "MEM_memwrite", 0 0;
v000001bed1c04af0_0 .var "MEM_opcode", 11 0;
v000001bed1c05450_0 .var "MEM_rd_ind", 4 0;
v000001bed1c04ff0_0 .var "MEM_rd_indzero", 0 0;
v000001bed1c04cd0_0 .var "MEM_regwrite", 0 0;
v000001bed1c04d70_0 .var "MEM_rs2", 31 0;
v000001bed1c05590_0 .net "clk", 0 0, L_000001bed1c54c70;  1 drivers
v000001bed1c05630_0 .net "rst", 0 0, v000001bed1c42e60_0;  alias, 1 drivers
E_000001bed1b8a1c0 .event posedge, v000001bed1c05630_0, v000001bed1c05590_0;
S_000001bed1989aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001bed1999f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001bed1971490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bed19714c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bed1971500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bed1971538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bed1971570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bed19715a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bed19715e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bed1971618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bed1971650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bed1971688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bed19716c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bed19716f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bed1971730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bed1971768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bed19717a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bed19717d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bed1971810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bed1971848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bed1971880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bed19718b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bed19718f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bed1971928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bed1971960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bed1971998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bed19719d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bed1c53bd0 .functor XOR 1, L_000001bed1c53b60, v000001bed1c15910_0, C4<0>, C4<0>;
L_000001bed1c53c40 .functor NOT 1, L_000001bed1c53bd0, C4<0>, C4<0>, C4<0>;
L_000001bed1c54c00 .functor OR 1, v000001bed1c42e60_0, L_000001bed1c53c40, C4<0>, C4<0>;
L_000001bed1c54e30 .functor NOT 1, L_000001bed1c54c00, C4<0>, C4<0>, C4<0>;
v000001bed1c06940_0 .net "ALU_OP", 3 0, v000001bed1c05e00_0;  1 drivers
v000001bed1c06440_0 .net "BranchDecision", 0 0, L_000001bed1c53b60;  1 drivers
v000001bed1c08560_0 .net "CF", 0 0, v000001bed1c075c0_0;  1 drivers
v000001bed1c07480_0 .net "EX_opcode", 11 0, v000001bed1c15870_0;  alias, 1 drivers
v000001bed1c07520_0 .net "Wrong_prediction", 0 0, L_000001bed1c54e30;  alias, 1 drivers
v000001bed1c07e80_0 .net "ZF", 0 0, L_000001bed1c54b90;  1 drivers
L_000001bed1c60ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bed1c07ca0_0 .net/2u *"_ivl_0", 31 0, L_000001bed1c60ce8;  1 drivers
v000001bed1c07f20_0 .net *"_ivl_11", 0 0, L_000001bed1c54c00;  1 drivers
v000001bed1c06bc0_0 .net *"_ivl_2", 31 0, L_000001bed1c47640;  1 drivers
v000001bed1c064e0_0 .net *"_ivl_6", 0 0, L_000001bed1c53bd0;  1 drivers
v000001bed1c07660_0 .net *"_ivl_8", 0 0, L_000001bed1c53c40;  1 drivers
v000001bed1c06580_0 .net "alu_out", 31 0, L_000001bed1c476e0;  alias, 1 drivers
v000001bed1c077a0_0 .net "alu_outw", 31 0, v000001bed1c08380_0;  1 drivers
v000001bed1c078e0_0 .net "is_beq", 0 0, v000001bed1c14bf0_0;  alias, 1 drivers
v000001bed1c07c00_0 .net "is_bne", 0 0, v000001bed1c14fb0_0;  alias, 1 drivers
v000001bed1c05ea0_0 .net "is_jal", 0 0, v000001bed1c155f0_0;  alias, 1 drivers
v000001bed1c07d40_0 .net "oper1", 31 0, v000001bed1c14970_0;  alias, 1 drivers
v000001bed1c07de0_0 .net "oper2", 31 0, v000001bed1c146f0_0;  alias, 1 drivers
v000001bed1c05f40_0 .net "pc", 31 0, v000001bed1c14dd0_0;  alias, 1 drivers
v000001bed1c06620_0 .net "predicted", 0 0, v000001bed1c15910_0;  alias, 1 drivers
v000001bed1c08240_0 .net "rst", 0 0, v000001bed1c42e60_0;  alias, 1 drivers
L_000001bed1c47640 .arith/sum 32, v000001bed1c14dd0_0, L_000001bed1c60ce8;
L_000001bed1c476e0 .functor MUXZ 32, v000001bed1c08380_0, L_000001bed1c47640, v000001bed1c155f0_0, C4<>;
S_000001bed1989c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001bed1989aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001bed1c53690 .functor AND 1, v000001bed1c14bf0_0, L_000001bed1c535b0, C4<1>, C4<1>;
L_000001bed1c53850 .functor NOT 1, L_000001bed1c535b0, C4<0>, C4<0>, C4<0>;
L_000001bed1c538c0 .functor AND 1, v000001bed1c14fb0_0, L_000001bed1c53850, C4<1>, C4<1>;
L_000001bed1c53b60 .functor OR 1, L_000001bed1c53690, L_000001bed1c538c0, C4<0>, C4<0>;
v000001bed1c073e0_0 .net "BranchDecision", 0 0, L_000001bed1c53b60;  alias, 1 drivers
v000001bed1c07a20_0 .net *"_ivl_2", 0 0, L_000001bed1c53850;  1 drivers
v000001bed1c084c0_0 .net "is_beq", 0 0, v000001bed1c14bf0_0;  alias, 1 drivers
v000001bed1c061c0_0 .net "is_beq_taken", 0 0, L_000001bed1c53690;  1 drivers
v000001bed1c07200_0 .net "is_bne", 0 0, v000001bed1c14fb0_0;  alias, 1 drivers
v000001bed1c07ac0_0 .net "is_bne_taken", 0 0, L_000001bed1c538c0;  1 drivers
v000001bed1c08060_0 .net "is_eq", 0 0, L_000001bed1c535b0;  1 drivers
v000001bed1c07b60_0 .net "oper1", 31 0, v000001bed1c14970_0;  alias, 1 drivers
v000001bed1c081a0_0 .net "oper2", 31 0, v000001bed1c146f0_0;  alias, 1 drivers
S_000001bed19d0140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001bed1989c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001bed1c54490 .functor XOR 1, L_000001bed1c49260, L_000001bed1c49120, C4<0>, C4<0>;
L_000001bed1c546c0 .functor XOR 1, L_000001bed1c48f40, L_000001bed1c49440, C4<0>, C4<0>;
L_000001bed1c53770 .functor XOR 1, L_000001bed1c48d60, L_000001bed1c49300, C4<0>, C4<0>;
L_000001bed1c53930 .functor XOR 1, L_000001bed1c48ea0, L_000001bed1c493a0, C4<0>, C4<0>;
L_000001bed1c54810 .functor XOR 1, L_000001bed1c48e00, L_000001bed1c49080, C4<0>, C4<0>;
L_000001bed1c54030 .functor XOR 1, L_000001bed1c48fe0, L_000001bed1c491c0, C4<0>, C4<0>;
L_000001bed1c548f0 .functor XOR 1, L_000001bed1cbbad0, L_000001bed1cbaa90, C4<0>, C4<0>;
L_000001bed1c53fc0 .functor XOR 1, L_000001bed1cbb990, L_000001bed1cba6d0, C4<0>, C4<0>;
L_000001bed1c53380 .functor XOR 1, L_000001bed1cbb7b0, L_000001bed1cbb5d0, C4<0>, C4<0>;
L_000001bed1c54880 .functor XOR 1, L_000001bed1cbbcb0, L_000001bed1cbc430, C4<0>, C4<0>;
L_000001bed1c542d0 .functor XOR 1, L_000001bed1cbbd50, L_000001bed1cbc070, C4<0>, C4<0>;
L_000001bed1c54960 .functor XOR 1, L_000001bed1cba770, L_000001bed1cbb850, C4<0>, C4<0>;
L_000001bed1c54500 .functor XOR 1, L_000001bed1cbb670, L_000001bed1cbbb70, C4<0>, C4<0>;
L_000001bed1c54570 .functor XOR 1, L_000001bed1cbbdf0, L_000001bed1cbc9d0, C4<0>, C4<0>;
L_000001bed1c53070 .functor XOR 1, L_000001bed1cbbe90, L_000001bed1cbb710, C4<0>, C4<0>;
L_000001bed1c530e0 .functor XOR 1, L_000001bed1cbc1b0, L_000001bed1cba8b0, C4<0>, C4<0>;
L_000001bed1c53cb0 .functor XOR 1, L_000001bed1cbba30, L_000001bed1cbc2f0, C4<0>, C4<0>;
L_000001bed1c539a0 .functor XOR 1, L_000001bed1cbbc10, L_000001bed1cbbf30, C4<0>, C4<0>;
L_000001bed1c54110 .functor XOR 1, L_000001bed1cbcbb0, L_000001bed1cbb8f0, C4<0>, C4<0>;
L_000001bed1c533f0 .functor XOR 1, L_000001bed1cbbfd0, L_000001bed1cbc750, C4<0>, C4<0>;
L_000001bed1c545e0 .functor XOR 1, L_000001bed1cbc110, L_000001bed1cbc250, C4<0>, C4<0>;
L_000001bed1c54180 .functor XOR 1, L_000001bed1cbc390, L_000001bed1cbc4d0, C4<0>, C4<0>;
L_000001bed1c54650 .functor XOR 1, L_000001bed1cbc570, L_000001bed1cbc610, C4<0>, C4<0>;
L_000001bed1c54340 .functor XOR 1, L_000001bed1cbc6b0, L_000001bed1cbae50, C4<0>, C4<0>;
L_000001bed1c543b0 .functor XOR 1, L_000001bed1cbaef0, L_000001bed1cbc7f0, C4<0>, C4<0>;
L_000001bed1c549d0 .functor XOR 1, L_000001bed1cbc890, L_000001bed1cbc930, C4<0>, C4<0>;
L_000001bed1c53a80 .functor XOR 1, L_000001bed1cbca70, L_000001bed1cbcb10, C4<0>, C4<0>;
L_000001bed1c537e0 .functor XOR 1, L_000001bed1cbcc50, L_000001bed1cbccf0, C4<0>, C4<0>;
L_000001bed1c53460 .functor XOR 1, L_000001bed1cba590, L_000001bed1cba630, C4<0>, C4<0>;
L_000001bed1c53150 .functor XOR 1, L_000001bed1cba810, L_000001bed1cba950, C4<0>, C4<0>;
L_000001bed1c534d0 .functor XOR 1, L_000001bed1cba9f0, L_000001bed1cbab30, C4<0>, C4<0>;
L_000001bed1c53540 .functor XOR 1, L_000001bed1cbb170, L_000001bed1cbac70, C4<0>, C4<0>;
L_000001bed1c535b0/0/0 .functor OR 1, L_000001bed1cbad10, L_000001bed1cbadb0, L_000001bed1cbb490, L_000001bed1cbaf90;
L_000001bed1c535b0/0/4 .functor OR 1, L_000001bed1cbb030, L_000001bed1cbb0d0, L_000001bed1cbb210, L_000001bed1cbb2b0;
L_000001bed1c535b0/0/8 .functor OR 1, L_000001bed1cbb350, L_000001bed1cbb3f0, L_000001bed1cbb530, L_000001bed1cbec30;
L_000001bed1c535b0/0/12 .functor OR 1, L_000001bed1cbe2d0, L_000001bed1cbced0, L_000001bed1cbe050, L_000001bed1cbeaf0;
L_000001bed1c535b0/0/16 .functor OR 1, L_000001bed1cbecd0, L_000001bed1cbcf70, L_000001bed1cbde70, L_000001bed1cbe370;
L_000001bed1c535b0/0/20 .functor OR 1, L_000001bed1cbea50, L_000001bed1cbf310, L_000001bed1cbf3b0, L_000001bed1cbe5f0;
L_000001bed1c535b0/0/24 .functor OR 1, L_000001bed1cbf1d0, L_000001bed1cbd5b0, L_000001bed1cbe550, L_000001bed1cbf450;
L_000001bed1c535b0/0/28 .functor OR 1, L_000001bed1cbdab0, L_000001bed1cbe4b0, L_000001bed1cbeb90, L_000001bed1cbe690;
L_000001bed1c535b0/1/0 .functor OR 1, L_000001bed1c535b0/0/0, L_000001bed1c535b0/0/4, L_000001bed1c535b0/0/8, L_000001bed1c535b0/0/12;
L_000001bed1c535b0/1/4 .functor OR 1, L_000001bed1c535b0/0/16, L_000001bed1c535b0/0/20, L_000001bed1c535b0/0/24, L_000001bed1c535b0/0/28;
L_000001bed1c535b0 .functor NOR 1, L_000001bed1c535b0/1/0, L_000001bed1c535b0/1/4, C4<0>, C4<0>;
v000001bed1c053b0_0 .net *"_ivl_0", 0 0, L_000001bed1c54490;  1 drivers
v000001bed1c05270_0 .net *"_ivl_101", 0 0, L_000001bed1cbc2f0;  1 drivers
v000001bed1c05090_0 .net *"_ivl_102", 0 0, L_000001bed1c539a0;  1 drivers
v000001bed1c05bd0_0 .net *"_ivl_105", 0 0, L_000001bed1cbbc10;  1 drivers
v000001bed1c04730_0 .net *"_ivl_107", 0 0, L_000001bed1cbbf30;  1 drivers
v000001bed1c04b90_0 .net *"_ivl_108", 0 0, L_000001bed1c54110;  1 drivers
v000001bed1c04a50_0 .net *"_ivl_11", 0 0, L_000001bed1c49440;  1 drivers
v000001bed1c05310_0 .net *"_ivl_111", 0 0, L_000001bed1cbcbb0;  1 drivers
v000001bed1c059f0_0 .net *"_ivl_113", 0 0, L_000001bed1cbb8f0;  1 drivers
v000001bed1c056d0_0 .net *"_ivl_114", 0 0, L_000001bed1c533f0;  1 drivers
v000001bed1c04c30_0 .net *"_ivl_117", 0 0, L_000001bed1cbbfd0;  1 drivers
v000001bed1c05770_0 .net *"_ivl_119", 0 0, L_000001bed1cbc750;  1 drivers
v000001bed1c04e10_0 .net *"_ivl_12", 0 0, L_000001bed1c53770;  1 drivers
v000001bed1c04eb0_0 .net *"_ivl_120", 0 0, L_000001bed1c545e0;  1 drivers
v000001bed1c05810_0 .net *"_ivl_123", 0 0, L_000001bed1cbc110;  1 drivers
v000001bed1c05c70_0 .net *"_ivl_125", 0 0, L_000001bed1cbc250;  1 drivers
v000001bed1c047d0_0 .net *"_ivl_126", 0 0, L_000001bed1c54180;  1 drivers
v000001bed1c058b0_0 .net *"_ivl_129", 0 0, L_000001bed1cbc390;  1 drivers
v000001bed1c05a90_0 .net *"_ivl_131", 0 0, L_000001bed1cbc4d0;  1 drivers
v000001bed1c05b30_0 .net *"_ivl_132", 0 0, L_000001bed1c54650;  1 drivers
v000001bed1c045f0_0 .net *"_ivl_135", 0 0, L_000001bed1cbc570;  1 drivers
v000001bed1c04690_0 .net *"_ivl_137", 0 0, L_000001bed1cbc610;  1 drivers
v000001bed1c02c50_0 .net *"_ivl_138", 0 0, L_000001bed1c54340;  1 drivers
v000001bed1c021b0_0 .net *"_ivl_141", 0 0, L_000001bed1cbc6b0;  1 drivers
v000001bed1c02a70_0 .net *"_ivl_143", 0 0, L_000001bed1cbae50;  1 drivers
v000001bed1c03d30_0 .net *"_ivl_144", 0 0, L_000001bed1c543b0;  1 drivers
v000001bed1c035b0_0 .net *"_ivl_147", 0 0, L_000001bed1cbaef0;  1 drivers
v000001bed1c038d0_0 .net *"_ivl_149", 0 0, L_000001bed1cbc7f0;  1 drivers
v000001bed1c03510_0 .net *"_ivl_15", 0 0, L_000001bed1c48d60;  1 drivers
v000001bed1c03330_0 .net *"_ivl_150", 0 0, L_000001bed1c549d0;  1 drivers
v000001bed1c02b10_0 .net *"_ivl_153", 0 0, L_000001bed1cbc890;  1 drivers
v000001bed1c03b50_0 .net *"_ivl_155", 0 0, L_000001bed1cbc930;  1 drivers
v000001bed1c02250_0 .net *"_ivl_156", 0 0, L_000001bed1c53a80;  1 drivers
v000001bed1c03650_0 .net *"_ivl_159", 0 0, L_000001bed1cbca70;  1 drivers
v000001bed1c03150_0 .net *"_ivl_161", 0 0, L_000001bed1cbcb10;  1 drivers
v000001bed1c04370_0 .net *"_ivl_162", 0 0, L_000001bed1c537e0;  1 drivers
v000001bed1c03970_0 .net *"_ivl_165", 0 0, L_000001bed1cbcc50;  1 drivers
v000001bed1c04230_0 .net *"_ivl_167", 0 0, L_000001bed1cbccf0;  1 drivers
v000001bed1c031f0_0 .net *"_ivl_168", 0 0, L_000001bed1c53460;  1 drivers
v000001bed1c04410_0 .net *"_ivl_17", 0 0, L_000001bed1c49300;  1 drivers
v000001bed1c02430_0 .net *"_ivl_171", 0 0, L_000001bed1cba590;  1 drivers
v000001bed1c02930_0 .net *"_ivl_173", 0 0, L_000001bed1cba630;  1 drivers
v000001bed1c02bb0_0 .net *"_ivl_174", 0 0, L_000001bed1c53150;  1 drivers
v000001bed1c030b0_0 .net *"_ivl_177", 0 0, L_000001bed1cba810;  1 drivers
v000001bed1c02750_0 .net *"_ivl_179", 0 0, L_000001bed1cba950;  1 drivers
v000001bed1c01f30_0 .net *"_ivl_18", 0 0, L_000001bed1c53930;  1 drivers
v000001bed1c042d0_0 .net *"_ivl_180", 0 0, L_000001bed1c534d0;  1 drivers
v000001bed1c01fd0_0 .net *"_ivl_183", 0 0, L_000001bed1cba9f0;  1 drivers
v000001bed1c02110_0 .net *"_ivl_185", 0 0, L_000001bed1cbab30;  1 drivers
v000001bed1c02390_0 .net *"_ivl_186", 0 0, L_000001bed1c53540;  1 drivers
v000001bed1c022f0_0 .net *"_ivl_190", 0 0, L_000001bed1cbb170;  1 drivers
v000001bed1c03dd0_0 .net *"_ivl_192", 0 0, L_000001bed1cbac70;  1 drivers
v000001bed1c02570_0 .net *"_ivl_194", 0 0, L_000001bed1cbad10;  1 drivers
v000001bed1c02f70_0 .net *"_ivl_196", 0 0, L_000001bed1cbadb0;  1 drivers
v000001bed1c01df0_0 .net *"_ivl_198", 0 0, L_000001bed1cbb490;  1 drivers
v000001bed1c026b0_0 .net *"_ivl_200", 0 0, L_000001bed1cbaf90;  1 drivers
v000001bed1c03790_0 .net *"_ivl_202", 0 0, L_000001bed1cbb030;  1 drivers
v000001bed1c03010_0 .net *"_ivl_204", 0 0, L_000001bed1cbb0d0;  1 drivers
v000001bed1c02070_0 .net *"_ivl_206", 0 0, L_000001bed1cbb210;  1 drivers
v000001bed1c03470_0 .net *"_ivl_208", 0 0, L_000001bed1cbb2b0;  1 drivers
v000001bed1c033d0_0 .net *"_ivl_21", 0 0, L_000001bed1c48ea0;  1 drivers
v000001bed1c04050_0 .net *"_ivl_210", 0 0, L_000001bed1cbb350;  1 drivers
v000001bed1c024d0_0 .net *"_ivl_212", 0 0, L_000001bed1cbb3f0;  1 drivers
v000001bed1c02e30_0 .net *"_ivl_214", 0 0, L_000001bed1cbb530;  1 drivers
v000001bed1c03f10_0 .net *"_ivl_216", 0 0, L_000001bed1cbec30;  1 drivers
v000001bed1c01e90_0 .net *"_ivl_218", 0 0, L_000001bed1cbe2d0;  1 drivers
v000001bed1c03ab0_0 .net *"_ivl_220", 0 0, L_000001bed1cbced0;  1 drivers
v000001bed1c02610_0 .net *"_ivl_222", 0 0, L_000001bed1cbe050;  1 drivers
v000001bed1c03e70_0 .net *"_ivl_224", 0 0, L_000001bed1cbeaf0;  1 drivers
v000001bed1c036f0_0 .net *"_ivl_226", 0 0, L_000001bed1cbecd0;  1 drivers
v000001bed1c027f0_0 .net *"_ivl_228", 0 0, L_000001bed1cbcf70;  1 drivers
v000001bed1c03290_0 .net *"_ivl_23", 0 0, L_000001bed1c493a0;  1 drivers
v000001bed1c03fb0_0 .net *"_ivl_230", 0 0, L_000001bed1cbde70;  1 drivers
v000001bed1c03a10_0 .net *"_ivl_232", 0 0, L_000001bed1cbe370;  1 drivers
v000001bed1c02890_0 .net *"_ivl_234", 0 0, L_000001bed1cbea50;  1 drivers
v000001bed1c029d0_0 .net *"_ivl_236", 0 0, L_000001bed1cbf310;  1 drivers
v000001bed1c03830_0 .net *"_ivl_238", 0 0, L_000001bed1cbf3b0;  1 drivers
v000001bed1c040f0_0 .net *"_ivl_24", 0 0, L_000001bed1c54810;  1 drivers
v000001bed1c04190_0 .net *"_ivl_240", 0 0, L_000001bed1cbe5f0;  1 drivers
v000001bed1c02cf0_0 .net *"_ivl_242", 0 0, L_000001bed1cbf1d0;  1 drivers
v000001bed1c044b0_0 .net *"_ivl_244", 0 0, L_000001bed1cbd5b0;  1 drivers
v000001bed1c03bf0_0 .net *"_ivl_246", 0 0, L_000001bed1cbe550;  1 drivers
v000001bed1c02d90_0 .net *"_ivl_248", 0 0, L_000001bed1cbf450;  1 drivers
v000001bed1c02ed0_0 .net *"_ivl_250", 0 0, L_000001bed1cbdab0;  1 drivers
v000001bed1c03c90_0 .net *"_ivl_252", 0 0, L_000001bed1cbe4b0;  1 drivers
v000001bed1c04550_0 .net *"_ivl_254", 0 0, L_000001bed1cbeb90;  1 drivers
v000001bed1b27ae0_0 .net *"_ivl_256", 0 0, L_000001bed1cbe690;  1 drivers
v000001bed1c08d80_0 .net *"_ivl_27", 0 0, L_000001bed1c48e00;  1 drivers
v000001bed1c08e20_0 .net *"_ivl_29", 0 0, L_000001bed1c49080;  1 drivers
v000001bed1c08f60_0 .net *"_ivl_3", 0 0, L_000001bed1c49260;  1 drivers
v000001bed1c08ec0_0 .net *"_ivl_30", 0 0, L_000001bed1c54030;  1 drivers
v000001bed1c09780_0 .net *"_ivl_33", 0 0, L_000001bed1c48fe0;  1 drivers
v000001bed1c08c40_0 .net *"_ivl_35", 0 0, L_000001bed1c491c0;  1 drivers
v000001bed1c09000_0 .net *"_ivl_36", 0 0, L_000001bed1c548f0;  1 drivers
v000001bed1c08a60_0 .net *"_ivl_39", 0 0, L_000001bed1cbbad0;  1 drivers
v000001bed1c09c80_0 .net *"_ivl_41", 0 0, L_000001bed1cbaa90;  1 drivers
v000001bed1c08880_0 .net *"_ivl_42", 0 0, L_000001bed1c53fc0;  1 drivers
v000001bed1c091e0_0 .net *"_ivl_45", 0 0, L_000001bed1cbb990;  1 drivers
v000001bed1c09a00_0 .net *"_ivl_47", 0 0, L_000001bed1cba6d0;  1 drivers
v000001bed1c09320_0 .net *"_ivl_48", 0 0, L_000001bed1c53380;  1 drivers
v000001bed1c095a0_0 .net *"_ivl_5", 0 0, L_000001bed1c49120;  1 drivers
v000001bed1c08920_0 .net *"_ivl_51", 0 0, L_000001bed1cbb7b0;  1 drivers
v000001bed1c08740_0 .net *"_ivl_53", 0 0, L_000001bed1cbb5d0;  1 drivers
v000001bed1c09aa0_0 .net *"_ivl_54", 0 0, L_000001bed1c54880;  1 drivers
v000001bed1c09640_0 .net *"_ivl_57", 0 0, L_000001bed1cbbcb0;  1 drivers
v000001bed1c09b40_0 .net *"_ivl_59", 0 0, L_000001bed1cbc430;  1 drivers
v000001bed1c098c0_0 .net *"_ivl_6", 0 0, L_000001bed1c546c0;  1 drivers
v000001bed1c090a0_0 .net *"_ivl_60", 0 0, L_000001bed1c542d0;  1 drivers
v000001bed1c09be0_0 .net *"_ivl_63", 0 0, L_000001bed1cbbd50;  1 drivers
v000001bed1c086a0_0 .net *"_ivl_65", 0 0, L_000001bed1cbc070;  1 drivers
v000001bed1c09140_0 .net *"_ivl_66", 0 0, L_000001bed1c54960;  1 drivers
v000001bed1c096e0_0 .net *"_ivl_69", 0 0, L_000001bed1cba770;  1 drivers
v000001bed1c08600_0 .net *"_ivl_71", 0 0, L_000001bed1cbb850;  1 drivers
v000001bed1c09820_0 .net *"_ivl_72", 0 0, L_000001bed1c54500;  1 drivers
v000001bed1c09280_0 .net *"_ivl_75", 0 0, L_000001bed1cbb670;  1 drivers
v000001bed1c09500_0 .net *"_ivl_77", 0 0, L_000001bed1cbbb70;  1 drivers
v000001bed1c093c0_0 .net *"_ivl_78", 0 0, L_000001bed1c54570;  1 drivers
v000001bed1c09460_0 .net *"_ivl_81", 0 0, L_000001bed1cbbdf0;  1 drivers
v000001bed1c087e0_0 .net *"_ivl_83", 0 0, L_000001bed1cbc9d0;  1 drivers
v000001bed1c09960_0 .net *"_ivl_84", 0 0, L_000001bed1c53070;  1 drivers
v000001bed1c08ba0_0 .net *"_ivl_87", 0 0, L_000001bed1cbbe90;  1 drivers
v000001bed1c089c0_0 .net *"_ivl_89", 0 0, L_000001bed1cbb710;  1 drivers
v000001bed1c08b00_0 .net *"_ivl_9", 0 0, L_000001bed1c48f40;  1 drivers
v000001bed1c08ce0_0 .net *"_ivl_90", 0 0, L_000001bed1c530e0;  1 drivers
v000001bed1c07980_0 .net *"_ivl_93", 0 0, L_000001bed1cbc1b0;  1 drivers
v000001bed1c06da0_0 .net *"_ivl_95", 0 0, L_000001bed1cba8b0;  1 drivers
v000001bed1c06080_0 .net *"_ivl_96", 0 0, L_000001bed1c53cb0;  1 drivers
v000001bed1c08420_0 .net *"_ivl_99", 0 0, L_000001bed1cbba30;  1 drivers
v000001bed1c06800_0 .net "a", 31 0, v000001bed1c14970_0;  alias, 1 drivers
v000001bed1c07840_0 .net "b", 31 0, v000001bed1c146f0_0;  alias, 1 drivers
v000001bed1c07160_0 .net "out", 0 0, L_000001bed1c535b0;  alias, 1 drivers
v000001bed1c07340_0 .net "temp", 31 0, L_000001bed1cbabd0;  1 drivers
L_000001bed1c49260 .part v000001bed1c14970_0, 0, 1;
L_000001bed1c49120 .part v000001bed1c146f0_0, 0, 1;
L_000001bed1c48f40 .part v000001bed1c14970_0, 1, 1;
L_000001bed1c49440 .part v000001bed1c146f0_0, 1, 1;
L_000001bed1c48d60 .part v000001bed1c14970_0, 2, 1;
L_000001bed1c49300 .part v000001bed1c146f0_0, 2, 1;
L_000001bed1c48ea0 .part v000001bed1c14970_0, 3, 1;
L_000001bed1c493a0 .part v000001bed1c146f0_0, 3, 1;
L_000001bed1c48e00 .part v000001bed1c14970_0, 4, 1;
L_000001bed1c49080 .part v000001bed1c146f0_0, 4, 1;
L_000001bed1c48fe0 .part v000001bed1c14970_0, 5, 1;
L_000001bed1c491c0 .part v000001bed1c146f0_0, 5, 1;
L_000001bed1cbbad0 .part v000001bed1c14970_0, 6, 1;
L_000001bed1cbaa90 .part v000001bed1c146f0_0, 6, 1;
L_000001bed1cbb990 .part v000001bed1c14970_0, 7, 1;
L_000001bed1cba6d0 .part v000001bed1c146f0_0, 7, 1;
L_000001bed1cbb7b0 .part v000001bed1c14970_0, 8, 1;
L_000001bed1cbb5d0 .part v000001bed1c146f0_0, 8, 1;
L_000001bed1cbbcb0 .part v000001bed1c14970_0, 9, 1;
L_000001bed1cbc430 .part v000001bed1c146f0_0, 9, 1;
L_000001bed1cbbd50 .part v000001bed1c14970_0, 10, 1;
L_000001bed1cbc070 .part v000001bed1c146f0_0, 10, 1;
L_000001bed1cba770 .part v000001bed1c14970_0, 11, 1;
L_000001bed1cbb850 .part v000001bed1c146f0_0, 11, 1;
L_000001bed1cbb670 .part v000001bed1c14970_0, 12, 1;
L_000001bed1cbbb70 .part v000001bed1c146f0_0, 12, 1;
L_000001bed1cbbdf0 .part v000001bed1c14970_0, 13, 1;
L_000001bed1cbc9d0 .part v000001bed1c146f0_0, 13, 1;
L_000001bed1cbbe90 .part v000001bed1c14970_0, 14, 1;
L_000001bed1cbb710 .part v000001bed1c146f0_0, 14, 1;
L_000001bed1cbc1b0 .part v000001bed1c14970_0, 15, 1;
L_000001bed1cba8b0 .part v000001bed1c146f0_0, 15, 1;
L_000001bed1cbba30 .part v000001bed1c14970_0, 16, 1;
L_000001bed1cbc2f0 .part v000001bed1c146f0_0, 16, 1;
L_000001bed1cbbc10 .part v000001bed1c14970_0, 17, 1;
L_000001bed1cbbf30 .part v000001bed1c146f0_0, 17, 1;
L_000001bed1cbcbb0 .part v000001bed1c14970_0, 18, 1;
L_000001bed1cbb8f0 .part v000001bed1c146f0_0, 18, 1;
L_000001bed1cbbfd0 .part v000001bed1c14970_0, 19, 1;
L_000001bed1cbc750 .part v000001bed1c146f0_0, 19, 1;
L_000001bed1cbc110 .part v000001bed1c14970_0, 20, 1;
L_000001bed1cbc250 .part v000001bed1c146f0_0, 20, 1;
L_000001bed1cbc390 .part v000001bed1c14970_0, 21, 1;
L_000001bed1cbc4d0 .part v000001bed1c146f0_0, 21, 1;
L_000001bed1cbc570 .part v000001bed1c14970_0, 22, 1;
L_000001bed1cbc610 .part v000001bed1c146f0_0, 22, 1;
L_000001bed1cbc6b0 .part v000001bed1c14970_0, 23, 1;
L_000001bed1cbae50 .part v000001bed1c146f0_0, 23, 1;
L_000001bed1cbaef0 .part v000001bed1c14970_0, 24, 1;
L_000001bed1cbc7f0 .part v000001bed1c146f0_0, 24, 1;
L_000001bed1cbc890 .part v000001bed1c14970_0, 25, 1;
L_000001bed1cbc930 .part v000001bed1c146f0_0, 25, 1;
L_000001bed1cbca70 .part v000001bed1c14970_0, 26, 1;
L_000001bed1cbcb10 .part v000001bed1c146f0_0, 26, 1;
L_000001bed1cbcc50 .part v000001bed1c14970_0, 27, 1;
L_000001bed1cbccf0 .part v000001bed1c146f0_0, 27, 1;
L_000001bed1cba590 .part v000001bed1c14970_0, 28, 1;
L_000001bed1cba630 .part v000001bed1c146f0_0, 28, 1;
L_000001bed1cba810 .part v000001bed1c14970_0, 29, 1;
L_000001bed1cba950 .part v000001bed1c146f0_0, 29, 1;
L_000001bed1cba9f0 .part v000001bed1c14970_0, 30, 1;
L_000001bed1cbab30 .part v000001bed1c146f0_0, 30, 1;
LS_000001bed1cbabd0_0_0 .concat8 [ 1 1 1 1], L_000001bed1c54490, L_000001bed1c546c0, L_000001bed1c53770, L_000001bed1c53930;
LS_000001bed1cbabd0_0_4 .concat8 [ 1 1 1 1], L_000001bed1c54810, L_000001bed1c54030, L_000001bed1c548f0, L_000001bed1c53fc0;
LS_000001bed1cbabd0_0_8 .concat8 [ 1 1 1 1], L_000001bed1c53380, L_000001bed1c54880, L_000001bed1c542d0, L_000001bed1c54960;
LS_000001bed1cbabd0_0_12 .concat8 [ 1 1 1 1], L_000001bed1c54500, L_000001bed1c54570, L_000001bed1c53070, L_000001bed1c530e0;
LS_000001bed1cbabd0_0_16 .concat8 [ 1 1 1 1], L_000001bed1c53cb0, L_000001bed1c539a0, L_000001bed1c54110, L_000001bed1c533f0;
LS_000001bed1cbabd0_0_20 .concat8 [ 1 1 1 1], L_000001bed1c545e0, L_000001bed1c54180, L_000001bed1c54650, L_000001bed1c54340;
LS_000001bed1cbabd0_0_24 .concat8 [ 1 1 1 1], L_000001bed1c543b0, L_000001bed1c549d0, L_000001bed1c53a80, L_000001bed1c537e0;
LS_000001bed1cbabd0_0_28 .concat8 [ 1 1 1 1], L_000001bed1c53460, L_000001bed1c53150, L_000001bed1c534d0, L_000001bed1c53540;
LS_000001bed1cbabd0_1_0 .concat8 [ 4 4 4 4], LS_000001bed1cbabd0_0_0, LS_000001bed1cbabd0_0_4, LS_000001bed1cbabd0_0_8, LS_000001bed1cbabd0_0_12;
LS_000001bed1cbabd0_1_4 .concat8 [ 4 4 4 4], LS_000001bed1cbabd0_0_16, LS_000001bed1cbabd0_0_20, LS_000001bed1cbabd0_0_24, LS_000001bed1cbabd0_0_28;
L_000001bed1cbabd0 .concat8 [ 16 16 0 0], LS_000001bed1cbabd0_1_0, LS_000001bed1cbabd0_1_4;
L_000001bed1cbb170 .part v000001bed1c14970_0, 31, 1;
L_000001bed1cbac70 .part v000001bed1c146f0_0, 31, 1;
L_000001bed1cbad10 .part L_000001bed1cbabd0, 0, 1;
L_000001bed1cbadb0 .part L_000001bed1cbabd0, 1, 1;
L_000001bed1cbb490 .part L_000001bed1cbabd0, 2, 1;
L_000001bed1cbaf90 .part L_000001bed1cbabd0, 3, 1;
L_000001bed1cbb030 .part L_000001bed1cbabd0, 4, 1;
L_000001bed1cbb0d0 .part L_000001bed1cbabd0, 5, 1;
L_000001bed1cbb210 .part L_000001bed1cbabd0, 6, 1;
L_000001bed1cbb2b0 .part L_000001bed1cbabd0, 7, 1;
L_000001bed1cbb350 .part L_000001bed1cbabd0, 8, 1;
L_000001bed1cbb3f0 .part L_000001bed1cbabd0, 9, 1;
L_000001bed1cbb530 .part L_000001bed1cbabd0, 10, 1;
L_000001bed1cbec30 .part L_000001bed1cbabd0, 11, 1;
L_000001bed1cbe2d0 .part L_000001bed1cbabd0, 12, 1;
L_000001bed1cbced0 .part L_000001bed1cbabd0, 13, 1;
L_000001bed1cbe050 .part L_000001bed1cbabd0, 14, 1;
L_000001bed1cbeaf0 .part L_000001bed1cbabd0, 15, 1;
L_000001bed1cbecd0 .part L_000001bed1cbabd0, 16, 1;
L_000001bed1cbcf70 .part L_000001bed1cbabd0, 17, 1;
L_000001bed1cbde70 .part L_000001bed1cbabd0, 18, 1;
L_000001bed1cbe370 .part L_000001bed1cbabd0, 19, 1;
L_000001bed1cbea50 .part L_000001bed1cbabd0, 20, 1;
L_000001bed1cbf310 .part L_000001bed1cbabd0, 21, 1;
L_000001bed1cbf3b0 .part L_000001bed1cbabd0, 22, 1;
L_000001bed1cbe5f0 .part L_000001bed1cbabd0, 23, 1;
L_000001bed1cbf1d0 .part L_000001bed1cbabd0, 24, 1;
L_000001bed1cbd5b0 .part L_000001bed1cbabd0, 25, 1;
L_000001bed1cbe550 .part L_000001bed1cbabd0, 26, 1;
L_000001bed1cbf450 .part L_000001bed1cbabd0, 27, 1;
L_000001bed1cbdab0 .part L_000001bed1cbabd0, 28, 1;
L_000001bed1cbe4b0 .part L_000001bed1cbabd0, 29, 1;
L_000001bed1cbeb90 .part L_000001bed1cbabd0, 30, 1;
L_000001bed1cbe690 .part L_000001bed1cbabd0, 31, 1;
S_000001bed19d02d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001bed1989aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001bed1b8a2c0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001bed1c54b90 .functor NOT 1, L_000001bed1c47280, C4<0>, C4<0>, C4<0>;
v000001bed1c06a80_0 .net "A", 31 0, v000001bed1c14970_0;  alias, 1 drivers
v000001bed1c06b20_0 .net "ALUOP", 3 0, v000001bed1c05e00_0;  alias, 1 drivers
v000001bed1c063a0_0 .net "B", 31 0, v000001bed1c146f0_0;  alias, 1 drivers
v000001bed1c075c0_0 .var "CF", 0 0;
v000001bed1c06300_0 .net "ZF", 0 0, L_000001bed1c54b90;  alias, 1 drivers
v000001bed1c07700_0 .net *"_ivl_1", 0 0, L_000001bed1c47280;  1 drivers
v000001bed1c08380_0 .var "res", 31 0;
E_000001bed1b8a740 .event anyedge, v000001bed1c06b20_0, v000001bed1c06800_0, v000001bed1c07840_0, v000001bed1c075c0_0;
L_000001bed1c47280 .reduce/or v000001bed1c08380_0;
S_000001bed19cd8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001bed1989aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001bed1c0a5c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bed1c0a5f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bed1c0a630 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bed1c0a668 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bed1c0a6a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bed1c0a6d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bed1c0a710 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bed1c0a748 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bed1c0a780 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bed1c0a7b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bed1c0a7f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bed1c0a828 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bed1c0a860 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bed1c0a898 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bed1c0a8d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bed1c0a908 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bed1c0a940 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bed1c0a978 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bed1c0a9b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bed1c0a9e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bed1c0aa20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bed1c0aa58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bed1c0aa90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bed1c0aac8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bed1c0ab00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bed1c05e00_0 .var "ALU_OP", 3 0;
v000001bed1c08100_0 .net "opcode", 11 0, v000001bed1c15870_0;  alias, 1 drivers
E_000001bed1b89bc0 .event anyedge, v000001bed1b10f80_0;
S_000001bed19cda30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001bed1999f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001bed1c13c50_0 .net "EX1_forward_to_B", 31 0, v000001bed1c11db0_0;  alias, 1 drivers
v000001bed1c14330_0 .net "EX_PFC", 31 0, v000001bed1c14290_0;  alias, 1 drivers
v000001bed1c137f0_0 .net "EX_PFC_to_IF", 31 0, L_000001bed1c471e0;  alias, 1 drivers
v000001bed1c13b10_0 .net "alu_selA", 1 0, L_000001bed1c43ae0;  alias, 1 drivers
v000001bed1c141f0_0 .net "alu_selB", 1 0, L_000001bed1c44d00;  alias, 1 drivers
v000001bed1c11ef0_0 .net "ex_haz", 31 0, v000001bed1c051d0_0;  alias, 1 drivers
v000001bed1c12e90_0 .net "id_haz", 31 0, L_000001bed1c476e0;  alias, 1 drivers
v000001bed1c13cf0_0 .net "is_jr", 0 0, v000001bed1c13ed0_0;  alias, 1 drivers
v000001bed1c13610_0 .net "mem_haz", 31 0, L_000001bed1c54dc0;  alias, 1 drivers
v000001bed1c11f90_0 .net "oper1", 31 0, L_000001bed1c4b320;  alias, 1 drivers
v000001bed1c12fd0_0 .net "oper2", 31 0, L_000001bed1c53af0;  alias, 1 drivers
v000001bed1c13070_0 .net "pc", 31 0, v000001bed1c12df0_0;  alias, 1 drivers
v000001bed1c13890_0 .net "rs1", 31 0, v000001bed1c13a70_0;  alias, 1 drivers
v000001bed1c13750_0 .net "rs2_in", 31 0, v000001bed1c12170_0;  alias, 1 drivers
v000001bed1c12b70_0 .net "rs2_out", 31 0, L_000001bed1c54730;  alias, 1 drivers
v000001bed1c11e50_0 .net "store_rs2_forward", 1 0, L_000001bed1c45980;  alias, 1 drivers
L_000001bed1c471e0 .functor MUXZ 32, v000001bed1c14290_0, L_000001bed1c4b320, v000001bed1c13ed0_0, C4<>;
S_000001bed1988200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001bed19cda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bed1b89ac0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bed1c4a0c0 .functor NOT 1, L_000001bed1c47d20, C4<0>, C4<0>, C4<0>;
L_000001bed1c49560 .functor NOT 1, L_000001bed1c473c0, C4<0>, C4<0>, C4<0>;
L_000001bed1c49870 .functor NOT 1, L_000001bed1c46e20, C4<0>, C4<0>, C4<0>;
L_000001bed1c49950 .functor NOT 1, L_000001bed1c487c0, C4<0>, C4<0>, C4<0>;
L_000001bed1c49cd0 .functor AND 32, L_000001bed1c4b0f0, v000001bed1c13a70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c49db0 .functor AND 32, L_000001bed1c496b0, L_000001bed1c54dc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c4a1a0 .functor OR 32, L_000001bed1c49cd0, L_000001bed1c49db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bed1c49e20 .functor AND 32, L_000001bed1c498e0, v000001bed1c051d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c4a210 .functor OR 32, L_000001bed1c4a1a0, L_000001bed1c49e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bed1c4b240 .functor AND 32, L_000001bed1c49d40, L_000001bed1c476e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c4b320 .functor OR 32, L_000001bed1c4a210, L_000001bed1c4b240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bed1c06760_0 .net *"_ivl_1", 0 0, L_000001bed1c47d20;  1 drivers
v000001bed1c068a0_0 .net *"_ivl_13", 0 0, L_000001bed1c46e20;  1 drivers
v000001bed1c06d00_0 .net *"_ivl_14", 0 0, L_000001bed1c49870;  1 drivers
v000001bed1c06e40_0 .net *"_ivl_19", 0 0, L_000001bed1c48a40;  1 drivers
v000001bed1c06ee0_0 .net *"_ivl_2", 0 0, L_000001bed1c4a0c0;  1 drivers
v000001bed1c0e130_0 .net *"_ivl_23", 0 0, L_000001bed1c47aa0;  1 drivers
v000001bed1c0cb50_0 .net *"_ivl_27", 0 0, L_000001bed1c487c0;  1 drivers
v000001bed1c0dff0_0 .net *"_ivl_28", 0 0, L_000001bed1c49950;  1 drivers
v000001bed1c0d5f0_0 .net *"_ivl_33", 0 0, L_000001bed1c482c0;  1 drivers
v000001bed1c0cdd0_0 .net *"_ivl_37", 0 0, L_000001bed1c469c0;  1 drivers
v000001bed1c0e310_0 .net *"_ivl_40", 31 0, L_000001bed1c49cd0;  1 drivers
v000001bed1c0d2d0_0 .net *"_ivl_42", 31 0, L_000001bed1c49db0;  1 drivers
v000001bed1c0c290_0 .net *"_ivl_44", 31 0, L_000001bed1c4a1a0;  1 drivers
v000001bed1c0e270_0 .net *"_ivl_46", 31 0, L_000001bed1c49e20;  1 drivers
v000001bed1c0c6f0_0 .net *"_ivl_48", 31 0, L_000001bed1c4a210;  1 drivers
v000001bed1c0d4b0_0 .net *"_ivl_50", 31 0, L_000001bed1c4b240;  1 drivers
v000001bed1c0c470_0 .net *"_ivl_7", 0 0, L_000001bed1c473c0;  1 drivers
v000001bed1c0bbb0_0 .net *"_ivl_8", 0 0, L_000001bed1c49560;  1 drivers
v000001bed1c0c0b0_0 .net "ina", 31 0, v000001bed1c13a70_0;  alias, 1 drivers
v000001bed1c0d0f0_0 .net "inb", 31 0, L_000001bed1c54dc0;  alias, 1 drivers
v000001bed1c0bc50_0 .net "inc", 31 0, v000001bed1c051d0_0;  alias, 1 drivers
v000001bed1c0cfb0_0 .net "ind", 31 0, L_000001bed1c476e0;  alias, 1 drivers
v000001bed1c0bcf0_0 .net "out", 31 0, L_000001bed1c4b320;  alias, 1 drivers
v000001bed1c0c010_0 .net "s0", 31 0, L_000001bed1c4b0f0;  1 drivers
v000001bed1c0c150_0 .net "s1", 31 0, L_000001bed1c496b0;  1 drivers
v000001bed1c0d370_0 .net "s2", 31 0, L_000001bed1c498e0;  1 drivers
v000001bed1c0cf10_0 .net "s3", 31 0, L_000001bed1c49d40;  1 drivers
v000001bed1c0e1d0_0 .net "sel", 1 0, L_000001bed1c43ae0;  alias, 1 drivers
L_000001bed1c47d20 .part L_000001bed1c43ae0, 1, 1;
LS_000001bed1c48680_0_0 .concat [ 1 1 1 1], L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0;
LS_000001bed1c48680_0_4 .concat [ 1 1 1 1], L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0;
LS_000001bed1c48680_0_8 .concat [ 1 1 1 1], L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0;
LS_000001bed1c48680_0_12 .concat [ 1 1 1 1], L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0;
LS_000001bed1c48680_0_16 .concat [ 1 1 1 1], L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0;
LS_000001bed1c48680_0_20 .concat [ 1 1 1 1], L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0;
LS_000001bed1c48680_0_24 .concat [ 1 1 1 1], L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0;
LS_000001bed1c48680_0_28 .concat [ 1 1 1 1], L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0, L_000001bed1c4a0c0;
LS_000001bed1c48680_1_0 .concat [ 4 4 4 4], LS_000001bed1c48680_0_0, LS_000001bed1c48680_0_4, LS_000001bed1c48680_0_8, LS_000001bed1c48680_0_12;
LS_000001bed1c48680_1_4 .concat [ 4 4 4 4], LS_000001bed1c48680_0_16, LS_000001bed1c48680_0_20, LS_000001bed1c48680_0_24, LS_000001bed1c48680_0_28;
L_000001bed1c48680 .concat [ 16 16 0 0], LS_000001bed1c48680_1_0, LS_000001bed1c48680_1_4;
L_000001bed1c473c0 .part L_000001bed1c43ae0, 0, 1;
LS_000001bed1c46ba0_0_0 .concat [ 1 1 1 1], L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560;
LS_000001bed1c46ba0_0_4 .concat [ 1 1 1 1], L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560;
LS_000001bed1c46ba0_0_8 .concat [ 1 1 1 1], L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560;
LS_000001bed1c46ba0_0_12 .concat [ 1 1 1 1], L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560;
LS_000001bed1c46ba0_0_16 .concat [ 1 1 1 1], L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560;
LS_000001bed1c46ba0_0_20 .concat [ 1 1 1 1], L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560;
LS_000001bed1c46ba0_0_24 .concat [ 1 1 1 1], L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560;
LS_000001bed1c46ba0_0_28 .concat [ 1 1 1 1], L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560, L_000001bed1c49560;
LS_000001bed1c46ba0_1_0 .concat [ 4 4 4 4], LS_000001bed1c46ba0_0_0, LS_000001bed1c46ba0_0_4, LS_000001bed1c46ba0_0_8, LS_000001bed1c46ba0_0_12;
LS_000001bed1c46ba0_1_4 .concat [ 4 4 4 4], LS_000001bed1c46ba0_0_16, LS_000001bed1c46ba0_0_20, LS_000001bed1c46ba0_0_24, LS_000001bed1c46ba0_0_28;
L_000001bed1c46ba0 .concat [ 16 16 0 0], LS_000001bed1c46ba0_1_0, LS_000001bed1c46ba0_1_4;
L_000001bed1c46e20 .part L_000001bed1c43ae0, 1, 1;
LS_000001bed1c46740_0_0 .concat [ 1 1 1 1], L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870;
LS_000001bed1c46740_0_4 .concat [ 1 1 1 1], L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870;
LS_000001bed1c46740_0_8 .concat [ 1 1 1 1], L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870;
LS_000001bed1c46740_0_12 .concat [ 1 1 1 1], L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870;
LS_000001bed1c46740_0_16 .concat [ 1 1 1 1], L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870;
LS_000001bed1c46740_0_20 .concat [ 1 1 1 1], L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870;
LS_000001bed1c46740_0_24 .concat [ 1 1 1 1], L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870;
LS_000001bed1c46740_0_28 .concat [ 1 1 1 1], L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870, L_000001bed1c49870;
LS_000001bed1c46740_1_0 .concat [ 4 4 4 4], LS_000001bed1c46740_0_0, LS_000001bed1c46740_0_4, LS_000001bed1c46740_0_8, LS_000001bed1c46740_0_12;
LS_000001bed1c46740_1_4 .concat [ 4 4 4 4], LS_000001bed1c46740_0_16, LS_000001bed1c46740_0_20, LS_000001bed1c46740_0_24, LS_000001bed1c46740_0_28;
L_000001bed1c46740 .concat [ 16 16 0 0], LS_000001bed1c46740_1_0, LS_000001bed1c46740_1_4;
L_000001bed1c48a40 .part L_000001bed1c43ae0, 0, 1;
LS_000001bed1c46600_0_0 .concat [ 1 1 1 1], L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40;
LS_000001bed1c46600_0_4 .concat [ 1 1 1 1], L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40;
LS_000001bed1c46600_0_8 .concat [ 1 1 1 1], L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40;
LS_000001bed1c46600_0_12 .concat [ 1 1 1 1], L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40;
LS_000001bed1c46600_0_16 .concat [ 1 1 1 1], L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40;
LS_000001bed1c46600_0_20 .concat [ 1 1 1 1], L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40;
LS_000001bed1c46600_0_24 .concat [ 1 1 1 1], L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40;
LS_000001bed1c46600_0_28 .concat [ 1 1 1 1], L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40, L_000001bed1c48a40;
LS_000001bed1c46600_1_0 .concat [ 4 4 4 4], LS_000001bed1c46600_0_0, LS_000001bed1c46600_0_4, LS_000001bed1c46600_0_8, LS_000001bed1c46600_0_12;
LS_000001bed1c46600_1_4 .concat [ 4 4 4 4], LS_000001bed1c46600_0_16, LS_000001bed1c46600_0_20, LS_000001bed1c46600_0_24, LS_000001bed1c46600_0_28;
L_000001bed1c46600 .concat [ 16 16 0 0], LS_000001bed1c46600_1_0, LS_000001bed1c46600_1_4;
L_000001bed1c47aa0 .part L_000001bed1c43ae0, 1, 1;
LS_000001bed1c48220_0_0 .concat [ 1 1 1 1], L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0;
LS_000001bed1c48220_0_4 .concat [ 1 1 1 1], L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0;
LS_000001bed1c48220_0_8 .concat [ 1 1 1 1], L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0;
LS_000001bed1c48220_0_12 .concat [ 1 1 1 1], L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0;
LS_000001bed1c48220_0_16 .concat [ 1 1 1 1], L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0;
LS_000001bed1c48220_0_20 .concat [ 1 1 1 1], L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0;
LS_000001bed1c48220_0_24 .concat [ 1 1 1 1], L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0;
LS_000001bed1c48220_0_28 .concat [ 1 1 1 1], L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0, L_000001bed1c47aa0;
LS_000001bed1c48220_1_0 .concat [ 4 4 4 4], LS_000001bed1c48220_0_0, LS_000001bed1c48220_0_4, LS_000001bed1c48220_0_8, LS_000001bed1c48220_0_12;
LS_000001bed1c48220_1_4 .concat [ 4 4 4 4], LS_000001bed1c48220_0_16, LS_000001bed1c48220_0_20, LS_000001bed1c48220_0_24, LS_000001bed1c48220_0_28;
L_000001bed1c48220 .concat [ 16 16 0 0], LS_000001bed1c48220_1_0, LS_000001bed1c48220_1_4;
L_000001bed1c487c0 .part L_000001bed1c43ae0, 0, 1;
LS_000001bed1c48c20_0_0 .concat [ 1 1 1 1], L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950;
LS_000001bed1c48c20_0_4 .concat [ 1 1 1 1], L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950;
LS_000001bed1c48c20_0_8 .concat [ 1 1 1 1], L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950;
LS_000001bed1c48c20_0_12 .concat [ 1 1 1 1], L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950;
LS_000001bed1c48c20_0_16 .concat [ 1 1 1 1], L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950;
LS_000001bed1c48c20_0_20 .concat [ 1 1 1 1], L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950;
LS_000001bed1c48c20_0_24 .concat [ 1 1 1 1], L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950;
LS_000001bed1c48c20_0_28 .concat [ 1 1 1 1], L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950, L_000001bed1c49950;
LS_000001bed1c48c20_1_0 .concat [ 4 4 4 4], LS_000001bed1c48c20_0_0, LS_000001bed1c48c20_0_4, LS_000001bed1c48c20_0_8, LS_000001bed1c48c20_0_12;
LS_000001bed1c48c20_1_4 .concat [ 4 4 4 4], LS_000001bed1c48c20_0_16, LS_000001bed1c48c20_0_20, LS_000001bed1c48c20_0_24, LS_000001bed1c48c20_0_28;
L_000001bed1c48c20 .concat [ 16 16 0 0], LS_000001bed1c48c20_1_0, LS_000001bed1c48c20_1_4;
L_000001bed1c482c0 .part L_000001bed1c43ae0, 1, 1;
LS_000001bed1c46b00_0_0 .concat [ 1 1 1 1], L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0;
LS_000001bed1c46b00_0_4 .concat [ 1 1 1 1], L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0;
LS_000001bed1c46b00_0_8 .concat [ 1 1 1 1], L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0;
LS_000001bed1c46b00_0_12 .concat [ 1 1 1 1], L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0;
LS_000001bed1c46b00_0_16 .concat [ 1 1 1 1], L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0;
LS_000001bed1c46b00_0_20 .concat [ 1 1 1 1], L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0;
LS_000001bed1c46b00_0_24 .concat [ 1 1 1 1], L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0;
LS_000001bed1c46b00_0_28 .concat [ 1 1 1 1], L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0, L_000001bed1c482c0;
LS_000001bed1c46b00_1_0 .concat [ 4 4 4 4], LS_000001bed1c46b00_0_0, LS_000001bed1c46b00_0_4, LS_000001bed1c46b00_0_8, LS_000001bed1c46b00_0_12;
LS_000001bed1c46b00_1_4 .concat [ 4 4 4 4], LS_000001bed1c46b00_0_16, LS_000001bed1c46b00_0_20, LS_000001bed1c46b00_0_24, LS_000001bed1c46b00_0_28;
L_000001bed1c46b00 .concat [ 16 16 0 0], LS_000001bed1c46b00_1_0, LS_000001bed1c46b00_1_4;
L_000001bed1c469c0 .part L_000001bed1c43ae0, 0, 1;
LS_000001bed1c48040_0_0 .concat [ 1 1 1 1], L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0;
LS_000001bed1c48040_0_4 .concat [ 1 1 1 1], L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0;
LS_000001bed1c48040_0_8 .concat [ 1 1 1 1], L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0;
LS_000001bed1c48040_0_12 .concat [ 1 1 1 1], L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0;
LS_000001bed1c48040_0_16 .concat [ 1 1 1 1], L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0;
LS_000001bed1c48040_0_20 .concat [ 1 1 1 1], L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0;
LS_000001bed1c48040_0_24 .concat [ 1 1 1 1], L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0;
LS_000001bed1c48040_0_28 .concat [ 1 1 1 1], L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0, L_000001bed1c469c0;
LS_000001bed1c48040_1_0 .concat [ 4 4 4 4], LS_000001bed1c48040_0_0, LS_000001bed1c48040_0_4, LS_000001bed1c48040_0_8, LS_000001bed1c48040_0_12;
LS_000001bed1c48040_1_4 .concat [ 4 4 4 4], LS_000001bed1c48040_0_16, LS_000001bed1c48040_0_20, LS_000001bed1c48040_0_24, LS_000001bed1c48040_0_28;
L_000001bed1c48040 .concat [ 16 16 0 0], LS_000001bed1c48040_1_0, LS_000001bed1c48040_1_4;
S_000001bed1988390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bed1988200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bed1c4b0f0 .functor AND 32, L_000001bed1c48680, L_000001bed1c46ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bed1c07fc0_0 .net "in1", 31 0, L_000001bed1c48680;  1 drivers
v000001bed1c06c60_0 .net "in2", 31 0, L_000001bed1c46ba0;  1 drivers
v000001bed1c06f80_0 .net "out", 31 0, L_000001bed1c4b0f0;  alias, 1 drivers
S_000001bed19c0940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bed1988200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bed1c496b0 .functor AND 32, L_000001bed1c46740, L_000001bed1c46600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bed1c07020_0 .net "in1", 31 0, L_000001bed1c46740;  1 drivers
v000001bed1c069e0_0 .net "in2", 31 0, L_000001bed1c46600;  1 drivers
v000001bed1c082e0_0 .net "out", 31 0, L_000001bed1c496b0;  alias, 1 drivers
S_000001bed19c0ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bed1988200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bed1c498e0 .functor AND 32, L_000001bed1c48220, L_000001bed1c48c20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bed1c05fe0_0 .net "in1", 31 0, L_000001bed1c48220;  1 drivers
v000001bed1c06120_0 .net "in2", 31 0, L_000001bed1c48c20;  1 drivers
v000001bed1c070c0_0 .net "out", 31 0, L_000001bed1c498e0;  alias, 1 drivers
S_000001bed1c0b360 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bed1988200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bed1c49d40 .functor AND 32, L_000001bed1c46b00, L_000001bed1c48040, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bed1c06260_0 .net "in1", 31 0, L_000001bed1c46b00;  1 drivers
v000001bed1c066c0_0 .net "in2", 31 0, L_000001bed1c48040;  1 drivers
v000001bed1c072a0_0 .net "out", 31 0, L_000001bed1c49d40;  alias, 1 drivers
S_000001bed1c0b4f0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001bed19cda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bed1b8a000 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bed1c4b160 .functor NOT 1, L_000001bed1c48cc0, C4<0>, C4<0>, C4<0>;
L_000001bed1c4b2b0 .functor NOT 1, L_000001bed1c48900, C4<0>, C4<0>, C4<0>;
L_000001bed1c4b400 .functor NOT 1, L_000001bed1c47c80, C4<0>, C4<0>, C4<0>;
L_000001bed1b81910 .functor NOT 1, L_000001bed1c466a0, C4<0>, C4<0>, C4<0>;
L_000001bed1c53310 .functor AND 32, L_000001bed1c4b1d0, v000001bed1c11db0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c53620 .functor AND 32, L_000001bed1c4b390, L_000001bed1c54dc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c53d20 .functor OR 32, L_000001bed1c53310, L_000001bed1c53620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bed1c54ab0 .functor AND 32, L_000001bed1c4b470, v000001bed1c051d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c53d90 .functor OR 32, L_000001bed1c53d20, L_000001bed1c54ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bed1c54b20 .functor AND 32, L_000001bed1c547a0, L_000001bed1c476e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c53af0 .functor OR 32, L_000001bed1c53d90, L_000001bed1c54b20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bed1c0be30_0 .net *"_ivl_1", 0 0, L_000001bed1c48cc0;  1 drivers
v000001bed1c0d7d0_0 .net *"_ivl_13", 0 0, L_000001bed1c47c80;  1 drivers
v000001bed1c0bed0_0 .net *"_ivl_14", 0 0, L_000001bed1c4b400;  1 drivers
v000001bed1c0d870_0 .net *"_ivl_19", 0 0, L_000001bed1c489a0;  1 drivers
v000001bed1c0c5b0_0 .net *"_ivl_2", 0 0, L_000001bed1c4b160;  1 drivers
v000001bed1c0bf70_0 .net *"_ivl_23", 0 0, L_000001bed1c47820;  1 drivers
v000001bed1c0c650_0 .net *"_ivl_27", 0 0, L_000001bed1c466a0;  1 drivers
v000001bed1c0c3d0_0 .net *"_ivl_28", 0 0, L_000001bed1b81910;  1 drivers
v000001bed1c0c510_0 .net *"_ivl_33", 0 0, L_000001bed1c467e0;  1 drivers
v000001bed1c0d910_0 .net *"_ivl_37", 0 0, L_000001bed1c48540;  1 drivers
v000001bed1c0c830_0 .net *"_ivl_40", 31 0, L_000001bed1c53310;  1 drivers
v000001bed1c0c8d0_0 .net *"_ivl_42", 31 0, L_000001bed1c53620;  1 drivers
v000001bed1c0c970_0 .net *"_ivl_44", 31 0, L_000001bed1c53d20;  1 drivers
v000001bed1c0cbf0_0 .net *"_ivl_46", 31 0, L_000001bed1c54ab0;  1 drivers
v000001bed1c0e090_0 .net *"_ivl_48", 31 0, L_000001bed1c53d90;  1 drivers
v000001bed1c0d730_0 .net *"_ivl_50", 31 0, L_000001bed1c54b20;  1 drivers
v000001bed1c0ca10_0 .net *"_ivl_7", 0 0, L_000001bed1c48900;  1 drivers
v000001bed1c0cab0_0 .net *"_ivl_8", 0 0, L_000001bed1c4b2b0;  1 drivers
v000001bed1c0d410_0 .net "ina", 31 0, v000001bed1c11db0_0;  alias, 1 drivers
v000001bed1c0cc90_0 .net "inb", 31 0, L_000001bed1c54dc0;  alias, 1 drivers
v000001bed1c0d550_0 .net "inc", 31 0, v000001bed1c051d0_0;  alias, 1 drivers
v000001bed1c0d9b0_0 .net "ind", 31 0, L_000001bed1c476e0;  alias, 1 drivers
v000001bed1c0da50_0 .net "out", 31 0, L_000001bed1c53af0;  alias, 1 drivers
v000001bed1c0daf0_0 .net "s0", 31 0, L_000001bed1c4b1d0;  1 drivers
v000001bed1c0db90_0 .net "s1", 31 0, L_000001bed1c4b390;  1 drivers
v000001bed1c0dcd0_0 .net "s2", 31 0, L_000001bed1c4b470;  1 drivers
v000001bed1c0dd70_0 .net "s3", 31 0, L_000001bed1c547a0;  1 drivers
v000001bed1c0deb0_0 .net "sel", 1 0, L_000001bed1c44d00;  alias, 1 drivers
L_000001bed1c48cc0 .part L_000001bed1c44d00, 1, 1;
LS_000001bed1c46c40_0_0 .concat [ 1 1 1 1], L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160;
LS_000001bed1c46c40_0_4 .concat [ 1 1 1 1], L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160;
LS_000001bed1c46c40_0_8 .concat [ 1 1 1 1], L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160;
LS_000001bed1c46c40_0_12 .concat [ 1 1 1 1], L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160;
LS_000001bed1c46c40_0_16 .concat [ 1 1 1 1], L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160;
LS_000001bed1c46c40_0_20 .concat [ 1 1 1 1], L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160;
LS_000001bed1c46c40_0_24 .concat [ 1 1 1 1], L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160;
LS_000001bed1c46c40_0_28 .concat [ 1 1 1 1], L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160, L_000001bed1c4b160;
LS_000001bed1c46c40_1_0 .concat [ 4 4 4 4], LS_000001bed1c46c40_0_0, LS_000001bed1c46c40_0_4, LS_000001bed1c46c40_0_8, LS_000001bed1c46c40_0_12;
LS_000001bed1c46c40_1_4 .concat [ 4 4 4 4], LS_000001bed1c46c40_0_16, LS_000001bed1c46c40_0_20, LS_000001bed1c46c40_0_24, LS_000001bed1c46c40_0_28;
L_000001bed1c46c40 .concat [ 16 16 0 0], LS_000001bed1c46c40_1_0, LS_000001bed1c46c40_1_4;
L_000001bed1c48900 .part L_000001bed1c44d00, 0, 1;
LS_000001bed1c48720_0_0 .concat [ 1 1 1 1], L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0;
LS_000001bed1c48720_0_4 .concat [ 1 1 1 1], L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0;
LS_000001bed1c48720_0_8 .concat [ 1 1 1 1], L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0;
LS_000001bed1c48720_0_12 .concat [ 1 1 1 1], L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0;
LS_000001bed1c48720_0_16 .concat [ 1 1 1 1], L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0;
LS_000001bed1c48720_0_20 .concat [ 1 1 1 1], L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0;
LS_000001bed1c48720_0_24 .concat [ 1 1 1 1], L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0;
LS_000001bed1c48720_0_28 .concat [ 1 1 1 1], L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0, L_000001bed1c4b2b0;
LS_000001bed1c48720_1_0 .concat [ 4 4 4 4], LS_000001bed1c48720_0_0, LS_000001bed1c48720_0_4, LS_000001bed1c48720_0_8, LS_000001bed1c48720_0_12;
LS_000001bed1c48720_1_4 .concat [ 4 4 4 4], LS_000001bed1c48720_0_16, LS_000001bed1c48720_0_20, LS_000001bed1c48720_0_24, LS_000001bed1c48720_0_28;
L_000001bed1c48720 .concat [ 16 16 0 0], LS_000001bed1c48720_1_0, LS_000001bed1c48720_1_4;
L_000001bed1c47c80 .part L_000001bed1c44d00, 1, 1;
LS_000001bed1c48860_0_0 .concat [ 1 1 1 1], L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400;
LS_000001bed1c48860_0_4 .concat [ 1 1 1 1], L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400;
LS_000001bed1c48860_0_8 .concat [ 1 1 1 1], L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400;
LS_000001bed1c48860_0_12 .concat [ 1 1 1 1], L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400;
LS_000001bed1c48860_0_16 .concat [ 1 1 1 1], L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400;
LS_000001bed1c48860_0_20 .concat [ 1 1 1 1], L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400;
LS_000001bed1c48860_0_24 .concat [ 1 1 1 1], L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400;
LS_000001bed1c48860_0_28 .concat [ 1 1 1 1], L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400, L_000001bed1c4b400;
LS_000001bed1c48860_1_0 .concat [ 4 4 4 4], LS_000001bed1c48860_0_0, LS_000001bed1c48860_0_4, LS_000001bed1c48860_0_8, LS_000001bed1c48860_0_12;
LS_000001bed1c48860_1_4 .concat [ 4 4 4 4], LS_000001bed1c48860_0_16, LS_000001bed1c48860_0_20, LS_000001bed1c48860_0_24, LS_000001bed1c48860_0_28;
L_000001bed1c48860 .concat [ 16 16 0 0], LS_000001bed1c48860_1_0, LS_000001bed1c48860_1_4;
L_000001bed1c489a0 .part L_000001bed1c44d00, 0, 1;
LS_000001bed1c46ec0_0_0 .concat [ 1 1 1 1], L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0;
LS_000001bed1c46ec0_0_4 .concat [ 1 1 1 1], L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0;
LS_000001bed1c46ec0_0_8 .concat [ 1 1 1 1], L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0;
LS_000001bed1c46ec0_0_12 .concat [ 1 1 1 1], L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0;
LS_000001bed1c46ec0_0_16 .concat [ 1 1 1 1], L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0;
LS_000001bed1c46ec0_0_20 .concat [ 1 1 1 1], L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0;
LS_000001bed1c46ec0_0_24 .concat [ 1 1 1 1], L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0;
LS_000001bed1c46ec0_0_28 .concat [ 1 1 1 1], L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0, L_000001bed1c489a0;
LS_000001bed1c46ec0_1_0 .concat [ 4 4 4 4], LS_000001bed1c46ec0_0_0, LS_000001bed1c46ec0_0_4, LS_000001bed1c46ec0_0_8, LS_000001bed1c46ec0_0_12;
LS_000001bed1c46ec0_1_4 .concat [ 4 4 4 4], LS_000001bed1c46ec0_0_16, LS_000001bed1c46ec0_0_20, LS_000001bed1c46ec0_0_24, LS_000001bed1c46ec0_0_28;
L_000001bed1c46ec0 .concat [ 16 16 0 0], LS_000001bed1c46ec0_1_0, LS_000001bed1c46ec0_1_4;
L_000001bed1c47820 .part L_000001bed1c44d00, 1, 1;
LS_000001bed1c47b40_0_0 .concat [ 1 1 1 1], L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820;
LS_000001bed1c47b40_0_4 .concat [ 1 1 1 1], L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820;
LS_000001bed1c47b40_0_8 .concat [ 1 1 1 1], L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820;
LS_000001bed1c47b40_0_12 .concat [ 1 1 1 1], L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820;
LS_000001bed1c47b40_0_16 .concat [ 1 1 1 1], L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820;
LS_000001bed1c47b40_0_20 .concat [ 1 1 1 1], L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820;
LS_000001bed1c47b40_0_24 .concat [ 1 1 1 1], L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820;
LS_000001bed1c47b40_0_28 .concat [ 1 1 1 1], L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820, L_000001bed1c47820;
LS_000001bed1c47b40_1_0 .concat [ 4 4 4 4], LS_000001bed1c47b40_0_0, LS_000001bed1c47b40_0_4, LS_000001bed1c47b40_0_8, LS_000001bed1c47b40_0_12;
LS_000001bed1c47b40_1_4 .concat [ 4 4 4 4], LS_000001bed1c47b40_0_16, LS_000001bed1c47b40_0_20, LS_000001bed1c47b40_0_24, LS_000001bed1c47b40_0_28;
L_000001bed1c47b40 .concat [ 16 16 0 0], LS_000001bed1c47b40_1_0, LS_000001bed1c47b40_1_4;
L_000001bed1c466a0 .part L_000001bed1c44d00, 0, 1;
LS_000001bed1c46560_0_0 .concat [ 1 1 1 1], L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910;
LS_000001bed1c46560_0_4 .concat [ 1 1 1 1], L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910;
LS_000001bed1c46560_0_8 .concat [ 1 1 1 1], L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910;
LS_000001bed1c46560_0_12 .concat [ 1 1 1 1], L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910;
LS_000001bed1c46560_0_16 .concat [ 1 1 1 1], L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910;
LS_000001bed1c46560_0_20 .concat [ 1 1 1 1], L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910;
LS_000001bed1c46560_0_24 .concat [ 1 1 1 1], L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910;
LS_000001bed1c46560_0_28 .concat [ 1 1 1 1], L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910, L_000001bed1b81910;
LS_000001bed1c46560_1_0 .concat [ 4 4 4 4], LS_000001bed1c46560_0_0, LS_000001bed1c46560_0_4, LS_000001bed1c46560_0_8, LS_000001bed1c46560_0_12;
LS_000001bed1c46560_1_4 .concat [ 4 4 4 4], LS_000001bed1c46560_0_16, LS_000001bed1c46560_0_20, LS_000001bed1c46560_0_24, LS_000001bed1c46560_0_28;
L_000001bed1c46560 .concat [ 16 16 0 0], LS_000001bed1c46560_1_0, LS_000001bed1c46560_1_4;
L_000001bed1c467e0 .part L_000001bed1c44d00, 1, 1;
LS_000001bed1c47dc0_0_0 .concat [ 1 1 1 1], L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0;
LS_000001bed1c47dc0_0_4 .concat [ 1 1 1 1], L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0;
LS_000001bed1c47dc0_0_8 .concat [ 1 1 1 1], L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0;
LS_000001bed1c47dc0_0_12 .concat [ 1 1 1 1], L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0;
LS_000001bed1c47dc0_0_16 .concat [ 1 1 1 1], L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0;
LS_000001bed1c47dc0_0_20 .concat [ 1 1 1 1], L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0;
LS_000001bed1c47dc0_0_24 .concat [ 1 1 1 1], L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0;
LS_000001bed1c47dc0_0_28 .concat [ 1 1 1 1], L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0, L_000001bed1c467e0;
LS_000001bed1c47dc0_1_0 .concat [ 4 4 4 4], LS_000001bed1c47dc0_0_0, LS_000001bed1c47dc0_0_4, LS_000001bed1c47dc0_0_8, LS_000001bed1c47dc0_0_12;
LS_000001bed1c47dc0_1_4 .concat [ 4 4 4 4], LS_000001bed1c47dc0_0_16, LS_000001bed1c47dc0_0_20, LS_000001bed1c47dc0_0_24, LS_000001bed1c47dc0_0_28;
L_000001bed1c47dc0 .concat [ 16 16 0 0], LS_000001bed1c47dc0_1_0, LS_000001bed1c47dc0_1_4;
L_000001bed1c48540 .part L_000001bed1c44d00, 0, 1;
LS_000001bed1c46880_0_0 .concat [ 1 1 1 1], L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540;
LS_000001bed1c46880_0_4 .concat [ 1 1 1 1], L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540;
LS_000001bed1c46880_0_8 .concat [ 1 1 1 1], L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540;
LS_000001bed1c46880_0_12 .concat [ 1 1 1 1], L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540;
LS_000001bed1c46880_0_16 .concat [ 1 1 1 1], L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540;
LS_000001bed1c46880_0_20 .concat [ 1 1 1 1], L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540;
LS_000001bed1c46880_0_24 .concat [ 1 1 1 1], L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540;
LS_000001bed1c46880_0_28 .concat [ 1 1 1 1], L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540, L_000001bed1c48540;
LS_000001bed1c46880_1_0 .concat [ 4 4 4 4], LS_000001bed1c46880_0_0, LS_000001bed1c46880_0_4, LS_000001bed1c46880_0_8, LS_000001bed1c46880_0_12;
LS_000001bed1c46880_1_4 .concat [ 4 4 4 4], LS_000001bed1c46880_0_16, LS_000001bed1c46880_0_20, LS_000001bed1c46880_0_24, LS_000001bed1c46880_0_28;
L_000001bed1c46880 .concat [ 16 16 0 0], LS_000001bed1c46880_1_0, LS_000001bed1c46880_1_4;
S_000001bed1c0ad20 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bed1c0b4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bed1c4b1d0 .functor AND 32, L_000001bed1c46c40, L_000001bed1c48720, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bed1c0ce70_0 .net "in1", 31 0, L_000001bed1c46c40;  1 drivers
v000001bed1c0dc30_0 .net "in2", 31 0, L_000001bed1c48720;  1 drivers
v000001bed1c0d690_0 .net "out", 31 0, L_000001bed1c4b1d0;  alias, 1 drivers
S_000001bed1c0b040 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bed1c0b4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bed1c4b390 .functor AND 32, L_000001bed1c48860, L_000001bed1c46ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bed1c0c1f0_0 .net "in1", 31 0, L_000001bed1c48860;  1 drivers
v000001bed1c0c330_0 .net "in2", 31 0, L_000001bed1c46ec0;  1 drivers
v000001bed1c0d050_0 .net "out", 31 0, L_000001bed1c4b390;  alias, 1 drivers
S_000001bed1c0aeb0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bed1c0b4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bed1c4b470 .functor AND 32, L_000001bed1c47b40, L_000001bed1c46560, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bed1c0cd30_0 .net "in1", 31 0, L_000001bed1c47b40;  1 drivers
v000001bed1c0c790_0 .net "in2", 31 0, L_000001bed1c46560;  1 drivers
v000001bed1c0d190_0 .net "out", 31 0, L_000001bed1c4b470;  alias, 1 drivers
S_000001bed1c0b1d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bed1c0b4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bed1c547a0 .functor AND 32, L_000001bed1c47dc0, L_000001bed1c46880, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bed1c0de10_0 .net "in1", 31 0, L_000001bed1c47dc0;  1 drivers
v000001bed1c0bd90_0 .net "in2", 31 0, L_000001bed1c46880;  1 drivers
v000001bed1c0d230_0 .net "out", 31 0, L_000001bed1c547a0;  alias, 1 drivers
S_000001bed1c0ab90 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001bed19cda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bed1b8a9c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bed1c540a0 .functor NOT 1, L_000001bed1c475a0, C4<0>, C4<0>, C4<0>;
L_000001bed1c53ee0 .functor NOT 1, L_000001bed1c46ce0, C4<0>, C4<0>, C4<0>;
L_000001bed1c53f50 .functor NOT 1, L_000001bed1c47e60, C4<0>, C4<0>, C4<0>;
L_000001bed1c532a0 .functor NOT 1, L_000001bed1c47780, C4<0>, C4<0>, C4<0>;
L_000001bed1c53e00 .functor AND 32, L_000001bed1c53230, v000001bed1c12170_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c53a10 .functor AND 32, L_000001bed1c541f0, L_000001bed1c54dc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c53700 .functor OR 32, L_000001bed1c53e00, L_000001bed1c53a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bed1c53e70 .functor AND 32, L_000001bed1c54420, v000001bed1c051d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c54260 .functor OR 32, L_000001bed1c53700, L_000001bed1c53e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bed1c54a40 .functor AND 32, L_000001bed1c531c0, L_000001bed1c476e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c54730 .functor OR 32, L_000001bed1c54260, L_000001bed1c54a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bed1c0fa30_0 .net *"_ivl_1", 0 0, L_000001bed1c475a0;  1 drivers
v000001bed1c0f990_0 .net *"_ivl_13", 0 0, L_000001bed1c47e60;  1 drivers
v000001bed1c0e6d0_0 .net *"_ivl_14", 0 0, L_000001bed1c53f50;  1 drivers
v000001bed1c0eef0_0 .net *"_ivl_19", 0 0, L_000001bed1c480e0;  1 drivers
v000001bed1c0ee50_0 .net *"_ivl_2", 0 0, L_000001bed1c540a0;  1 drivers
v000001bed1c0f5d0_0 .net *"_ivl_23", 0 0, L_000001bed1c485e0;  1 drivers
v000001bed1c0e810_0 .net *"_ivl_27", 0 0, L_000001bed1c47780;  1 drivers
v000001bed1c0edb0_0 .net *"_ivl_28", 0 0, L_000001bed1c532a0;  1 drivers
v000001bed1c0e3b0_0 .net *"_ivl_33", 0 0, L_000001bed1c46f60;  1 drivers
v000001bed1c0ec70_0 .net *"_ivl_37", 0 0, L_000001bed1c470a0;  1 drivers
v000001bed1c0f170_0 .net *"_ivl_40", 31 0, L_000001bed1c53e00;  1 drivers
v000001bed1c0e450_0 .net *"_ivl_42", 31 0, L_000001bed1c53a10;  1 drivers
v000001bed1c0ed10_0 .net *"_ivl_44", 31 0, L_000001bed1c53700;  1 drivers
v000001bed1c0f3f0_0 .net *"_ivl_46", 31 0, L_000001bed1c53e70;  1 drivers
v000001bed1c0f350_0 .net *"_ivl_48", 31 0, L_000001bed1c54260;  1 drivers
v000001bed1c0e770_0 .net *"_ivl_50", 31 0, L_000001bed1c54a40;  1 drivers
v000001bed1c0ef90_0 .net *"_ivl_7", 0 0, L_000001bed1c46ce0;  1 drivers
v000001bed1c0e4f0_0 .net *"_ivl_8", 0 0, L_000001bed1c53ee0;  1 drivers
v000001bed1c0e8b0_0 .net "ina", 31 0, v000001bed1c12170_0;  alias, 1 drivers
v000001bed1c0f670_0 .net "inb", 31 0, L_000001bed1c54dc0;  alias, 1 drivers
v000001bed1c0e950_0 .net "inc", 31 0, v000001bed1c051d0_0;  alias, 1 drivers
v000001bed1c0e9f0_0 .net "ind", 31 0, L_000001bed1c476e0;  alias, 1 drivers
v000001bed1c0f210_0 .net "out", 31 0, L_000001bed1c54730;  alias, 1 drivers
v000001bed1c0f2b0_0 .net "s0", 31 0, L_000001bed1c53230;  1 drivers
v000001bed1c0f490_0 .net "s1", 31 0, L_000001bed1c541f0;  1 drivers
v000001bed1c0f530_0 .net "s2", 31 0, L_000001bed1c54420;  1 drivers
v000001bed1c13e30_0 .net "s3", 31 0, L_000001bed1c531c0;  1 drivers
v000001bed1c13bb0_0 .net "sel", 1 0, L_000001bed1c45980;  alias, 1 drivers
L_000001bed1c475a0 .part L_000001bed1c45980, 1, 1;
LS_000001bed1c47320_0_0 .concat [ 1 1 1 1], L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0;
LS_000001bed1c47320_0_4 .concat [ 1 1 1 1], L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0;
LS_000001bed1c47320_0_8 .concat [ 1 1 1 1], L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0;
LS_000001bed1c47320_0_12 .concat [ 1 1 1 1], L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0;
LS_000001bed1c47320_0_16 .concat [ 1 1 1 1], L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0;
LS_000001bed1c47320_0_20 .concat [ 1 1 1 1], L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0;
LS_000001bed1c47320_0_24 .concat [ 1 1 1 1], L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0;
LS_000001bed1c47320_0_28 .concat [ 1 1 1 1], L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0, L_000001bed1c540a0;
LS_000001bed1c47320_1_0 .concat [ 4 4 4 4], LS_000001bed1c47320_0_0, LS_000001bed1c47320_0_4, LS_000001bed1c47320_0_8, LS_000001bed1c47320_0_12;
LS_000001bed1c47320_1_4 .concat [ 4 4 4 4], LS_000001bed1c47320_0_16, LS_000001bed1c47320_0_20, LS_000001bed1c47320_0_24, LS_000001bed1c47320_0_28;
L_000001bed1c47320 .concat [ 16 16 0 0], LS_000001bed1c47320_1_0, LS_000001bed1c47320_1_4;
L_000001bed1c46ce0 .part L_000001bed1c45980, 0, 1;
LS_000001bed1c46920_0_0 .concat [ 1 1 1 1], L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0;
LS_000001bed1c46920_0_4 .concat [ 1 1 1 1], L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0;
LS_000001bed1c46920_0_8 .concat [ 1 1 1 1], L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0;
LS_000001bed1c46920_0_12 .concat [ 1 1 1 1], L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0;
LS_000001bed1c46920_0_16 .concat [ 1 1 1 1], L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0;
LS_000001bed1c46920_0_20 .concat [ 1 1 1 1], L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0;
LS_000001bed1c46920_0_24 .concat [ 1 1 1 1], L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0;
LS_000001bed1c46920_0_28 .concat [ 1 1 1 1], L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0, L_000001bed1c53ee0;
LS_000001bed1c46920_1_0 .concat [ 4 4 4 4], LS_000001bed1c46920_0_0, LS_000001bed1c46920_0_4, LS_000001bed1c46920_0_8, LS_000001bed1c46920_0_12;
LS_000001bed1c46920_1_4 .concat [ 4 4 4 4], LS_000001bed1c46920_0_16, LS_000001bed1c46920_0_20, LS_000001bed1c46920_0_24, LS_000001bed1c46920_0_28;
L_000001bed1c46920 .concat [ 16 16 0 0], LS_000001bed1c46920_1_0, LS_000001bed1c46920_1_4;
L_000001bed1c47e60 .part L_000001bed1c45980, 1, 1;
LS_000001bed1c47960_0_0 .concat [ 1 1 1 1], L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50;
LS_000001bed1c47960_0_4 .concat [ 1 1 1 1], L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50;
LS_000001bed1c47960_0_8 .concat [ 1 1 1 1], L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50;
LS_000001bed1c47960_0_12 .concat [ 1 1 1 1], L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50;
LS_000001bed1c47960_0_16 .concat [ 1 1 1 1], L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50;
LS_000001bed1c47960_0_20 .concat [ 1 1 1 1], L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50;
LS_000001bed1c47960_0_24 .concat [ 1 1 1 1], L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50;
LS_000001bed1c47960_0_28 .concat [ 1 1 1 1], L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50, L_000001bed1c53f50;
LS_000001bed1c47960_1_0 .concat [ 4 4 4 4], LS_000001bed1c47960_0_0, LS_000001bed1c47960_0_4, LS_000001bed1c47960_0_8, LS_000001bed1c47960_0_12;
LS_000001bed1c47960_1_4 .concat [ 4 4 4 4], LS_000001bed1c47960_0_16, LS_000001bed1c47960_0_20, LS_000001bed1c47960_0_24, LS_000001bed1c47960_0_28;
L_000001bed1c47960 .concat [ 16 16 0 0], LS_000001bed1c47960_1_0, LS_000001bed1c47960_1_4;
L_000001bed1c480e0 .part L_000001bed1c45980, 0, 1;
LS_000001bed1c48360_0_0 .concat [ 1 1 1 1], L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0;
LS_000001bed1c48360_0_4 .concat [ 1 1 1 1], L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0;
LS_000001bed1c48360_0_8 .concat [ 1 1 1 1], L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0;
LS_000001bed1c48360_0_12 .concat [ 1 1 1 1], L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0;
LS_000001bed1c48360_0_16 .concat [ 1 1 1 1], L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0;
LS_000001bed1c48360_0_20 .concat [ 1 1 1 1], L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0;
LS_000001bed1c48360_0_24 .concat [ 1 1 1 1], L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0;
LS_000001bed1c48360_0_28 .concat [ 1 1 1 1], L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0, L_000001bed1c480e0;
LS_000001bed1c48360_1_0 .concat [ 4 4 4 4], LS_000001bed1c48360_0_0, LS_000001bed1c48360_0_4, LS_000001bed1c48360_0_8, LS_000001bed1c48360_0_12;
LS_000001bed1c48360_1_4 .concat [ 4 4 4 4], LS_000001bed1c48360_0_16, LS_000001bed1c48360_0_20, LS_000001bed1c48360_0_24, LS_000001bed1c48360_0_28;
L_000001bed1c48360 .concat [ 16 16 0 0], LS_000001bed1c48360_1_0, LS_000001bed1c48360_1_4;
L_000001bed1c485e0 .part L_000001bed1c45980, 1, 1;
LS_000001bed1c46d80_0_0 .concat [ 1 1 1 1], L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0;
LS_000001bed1c46d80_0_4 .concat [ 1 1 1 1], L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0;
LS_000001bed1c46d80_0_8 .concat [ 1 1 1 1], L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0;
LS_000001bed1c46d80_0_12 .concat [ 1 1 1 1], L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0;
LS_000001bed1c46d80_0_16 .concat [ 1 1 1 1], L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0;
LS_000001bed1c46d80_0_20 .concat [ 1 1 1 1], L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0;
LS_000001bed1c46d80_0_24 .concat [ 1 1 1 1], L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0;
LS_000001bed1c46d80_0_28 .concat [ 1 1 1 1], L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0, L_000001bed1c485e0;
LS_000001bed1c46d80_1_0 .concat [ 4 4 4 4], LS_000001bed1c46d80_0_0, LS_000001bed1c46d80_0_4, LS_000001bed1c46d80_0_8, LS_000001bed1c46d80_0_12;
LS_000001bed1c46d80_1_4 .concat [ 4 4 4 4], LS_000001bed1c46d80_0_16, LS_000001bed1c46d80_0_20, LS_000001bed1c46d80_0_24, LS_000001bed1c46d80_0_28;
L_000001bed1c46d80 .concat [ 16 16 0 0], LS_000001bed1c46d80_1_0, LS_000001bed1c46d80_1_4;
L_000001bed1c47780 .part L_000001bed1c45980, 0, 1;
LS_000001bed1c47460_0_0 .concat [ 1 1 1 1], L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0;
LS_000001bed1c47460_0_4 .concat [ 1 1 1 1], L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0;
LS_000001bed1c47460_0_8 .concat [ 1 1 1 1], L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0;
LS_000001bed1c47460_0_12 .concat [ 1 1 1 1], L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0;
LS_000001bed1c47460_0_16 .concat [ 1 1 1 1], L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0;
LS_000001bed1c47460_0_20 .concat [ 1 1 1 1], L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0;
LS_000001bed1c47460_0_24 .concat [ 1 1 1 1], L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0;
LS_000001bed1c47460_0_28 .concat [ 1 1 1 1], L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0, L_000001bed1c532a0;
LS_000001bed1c47460_1_0 .concat [ 4 4 4 4], LS_000001bed1c47460_0_0, LS_000001bed1c47460_0_4, LS_000001bed1c47460_0_8, LS_000001bed1c47460_0_12;
LS_000001bed1c47460_1_4 .concat [ 4 4 4 4], LS_000001bed1c47460_0_16, LS_000001bed1c47460_0_20, LS_000001bed1c47460_0_24, LS_000001bed1c47460_0_28;
L_000001bed1c47460 .concat [ 16 16 0 0], LS_000001bed1c47460_1_0, LS_000001bed1c47460_1_4;
L_000001bed1c46f60 .part L_000001bed1c45980, 1, 1;
LS_000001bed1c47000_0_0 .concat [ 1 1 1 1], L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60;
LS_000001bed1c47000_0_4 .concat [ 1 1 1 1], L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60;
LS_000001bed1c47000_0_8 .concat [ 1 1 1 1], L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60;
LS_000001bed1c47000_0_12 .concat [ 1 1 1 1], L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60;
LS_000001bed1c47000_0_16 .concat [ 1 1 1 1], L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60;
LS_000001bed1c47000_0_20 .concat [ 1 1 1 1], L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60;
LS_000001bed1c47000_0_24 .concat [ 1 1 1 1], L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60;
LS_000001bed1c47000_0_28 .concat [ 1 1 1 1], L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60, L_000001bed1c46f60;
LS_000001bed1c47000_1_0 .concat [ 4 4 4 4], LS_000001bed1c47000_0_0, LS_000001bed1c47000_0_4, LS_000001bed1c47000_0_8, LS_000001bed1c47000_0_12;
LS_000001bed1c47000_1_4 .concat [ 4 4 4 4], LS_000001bed1c47000_0_16, LS_000001bed1c47000_0_20, LS_000001bed1c47000_0_24, LS_000001bed1c47000_0_28;
L_000001bed1c47000 .concat [ 16 16 0 0], LS_000001bed1c47000_1_0, LS_000001bed1c47000_1_4;
L_000001bed1c470a0 .part L_000001bed1c45980, 0, 1;
LS_000001bed1c47140_0_0 .concat [ 1 1 1 1], L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0;
LS_000001bed1c47140_0_4 .concat [ 1 1 1 1], L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0;
LS_000001bed1c47140_0_8 .concat [ 1 1 1 1], L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0;
LS_000001bed1c47140_0_12 .concat [ 1 1 1 1], L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0;
LS_000001bed1c47140_0_16 .concat [ 1 1 1 1], L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0;
LS_000001bed1c47140_0_20 .concat [ 1 1 1 1], L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0;
LS_000001bed1c47140_0_24 .concat [ 1 1 1 1], L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0;
LS_000001bed1c47140_0_28 .concat [ 1 1 1 1], L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0, L_000001bed1c470a0;
LS_000001bed1c47140_1_0 .concat [ 4 4 4 4], LS_000001bed1c47140_0_0, LS_000001bed1c47140_0_4, LS_000001bed1c47140_0_8, LS_000001bed1c47140_0_12;
LS_000001bed1c47140_1_4 .concat [ 4 4 4 4], LS_000001bed1c47140_0_16, LS_000001bed1c47140_0_20, LS_000001bed1c47140_0_24, LS_000001bed1c47140_0_28;
L_000001bed1c47140 .concat [ 16 16 0 0], LS_000001bed1c47140_1_0, LS_000001bed1c47140_1_4;
S_000001bed1c0b680 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bed1c0ab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bed1c53230 .functor AND 32, L_000001bed1c47320, L_000001bed1c46920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bed1c0df50_0 .net "in1", 31 0, L_000001bed1c47320;  1 drivers
v000001bed1c0f7b0_0 .net "in2", 31 0, L_000001bed1c46920;  1 drivers
v000001bed1c0e590_0 .net "out", 31 0, L_000001bed1c53230;  alias, 1 drivers
S_000001bed1c0b810 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bed1c0ab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bed1c541f0 .functor AND 32, L_000001bed1c47960, L_000001bed1c48360, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bed1c0f850_0 .net "in1", 31 0, L_000001bed1c47960;  1 drivers
v000001bed1c0ea90_0 .net "in2", 31 0, L_000001bed1c48360;  1 drivers
v000001bed1c0eb30_0 .net "out", 31 0, L_000001bed1c541f0;  alias, 1 drivers
S_000001bed1c0b9a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bed1c0ab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bed1c54420 .functor AND 32, L_000001bed1c46d80, L_000001bed1c47460, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bed1c0f0d0_0 .net "in1", 31 0, L_000001bed1c46d80;  1 drivers
v000001bed1c0e630_0 .net "in2", 31 0, L_000001bed1c47460;  1 drivers
v000001bed1c0f8f0_0 .net "out", 31 0, L_000001bed1c54420;  alias, 1 drivers
S_000001bed1c109c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bed1c0ab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bed1c531c0 .functor AND 32, L_000001bed1c47000, L_000001bed1c47140, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bed1c0f030_0 .net "in1", 31 0, L_000001bed1c47000;  1 drivers
v000001bed1c0f710_0 .net "in2", 31 0, L_000001bed1c47140;  1 drivers
v000001bed1c0ebd0_0 .net "out", 31 0, L_000001bed1c531c0;  alias, 1 drivers
S_000001bed1c10b50 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001bed1999f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001bed1c15b80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bed1c15bb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bed1c15bf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bed1c15c28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bed1c15c60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bed1c15c98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bed1c15cd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bed1c15d08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bed1c15d40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bed1c15d78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bed1c15db0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bed1c15de8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bed1c15e20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bed1c15e58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bed1c15e90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bed1c15ec8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bed1c15f00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bed1c15f38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bed1c15f70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bed1c15fa8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bed1c15fe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bed1c16018 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bed1c16050 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bed1c16088 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bed1c160c0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bed1c12df0_0 .var "EX1_PC", 31 0;
v000001bed1c14290_0 .var "EX1_PFC", 31 0;
v000001bed1c11db0_0 .var "EX1_forward_to_B", 31 0;
v000001bed1c13930_0 .var "EX1_is_beq", 0 0;
v000001bed1c12f30_0 .var "EX1_is_bne", 0 0;
v000001bed1c13d90_0 .var "EX1_is_jal", 0 0;
v000001bed1c13ed0_0 .var "EX1_is_jr", 0 0;
v000001bed1c139d0_0 .var "EX1_is_oper2_immed", 0 0;
v000001bed1c13110_0 .var "EX1_memread", 0 0;
v000001bed1c12030_0 .var "EX1_memwrite", 0 0;
v000001bed1c11d10_0 .var "EX1_opcode", 11 0;
v000001bed1c12a30_0 .var "EX1_predicted", 0 0;
v000001bed1c12210_0 .var "EX1_rd_ind", 4 0;
v000001bed1c11bd0_0 .var "EX1_rd_indzero", 0 0;
v000001bed1c11c70_0 .var "EX1_regwrite", 0 0;
v000001bed1c13a70_0 .var "EX1_rs1", 31 0;
v000001bed1c120d0_0 .var "EX1_rs1_ind", 4 0;
v000001bed1c12170_0 .var "EX1_rs2", 31 0;
v000001bed1c122b0_0 .var "EX1_rs2_ind", 4 0;
v000001bed1c13570_0 .net "FLUSH", 0 0, v000001bed1c1cea0_0;  alias, 1 drivers
v000001bed1c14010_0 .net "ID_PC", 31 0, v000001bed1c19f20_0;  alias, 1 drivers
v000001bed1c136b0_0 .net "ID_PFC_to_EX", 31 0, L_000001bed1c45840;  alias, 1 drivers
v000001bed1c12350_0 .net "ID_forward_to_B", 31 0, L_000001bed1c43d60;  alias, 1 drivers
v000001bed1c131b0_0 .net "ID_is_beq", 0 0, L_000001bed1c44e40;  alias, 1 drivers
v000001bed1c128f0_0 .net "ID_is_bne", 0 0, L_000001bed1c44ee0;  alias, 1 drivers
v000001bed1c132f0_0 .net "ID_is_jal", 0 0, L_000001bed1c47500;  alias, 1 drivers
v000001bed1c13f70_0 .net "ID_is_jr", 0 0, L_000001bed1c44f80;  alias, 1 drivers
v000001bed1c12ad0_0 .net "ID_is_oper2_immed", 0 0, L_000001bed1c4af30;  alias, 1 drivers
v000001bed1c123f0_0 .net "ID_memread", 0 0, L_000001bed1c48b80;  alias, 1 drivers
v000001bed1c12c10_0 .net "ID_memwrite", 0 0, L_000001bed1c47be0;  alias, 1 drivers
v000001bed1c12710_0 .net "ID_opcode", 11 0, v000001bed1c30650_0;  alias, 1 drivers
v000001bed1c12cb0_0 .net "ID_predicted", 0 0, v000001bed1c1ccc0_0;  alias, 1 drivers
v000001bed1c12490_0 .net "ID_rd_ind", 4 0, v000001bed1c31eb0_0;  alias, 1 drivers
v000001bed1c140b0_0 .net "ID_rd_indzero", 0 0, L_000001bed1c48180;  1 drivers
v000001bed1c14150_0 .net "ID_regwrite", 0 0, L_000001bed1c48ae0;  alias, 1 drivers
v000001bed1c12530_0 .net "ID_rs1", 31 0, v000001bed1c16dc0_0;  alias, 1 drivers
v000001bed1c13250_0 .net "ID_rs1_ind", 4 0, v000001bed1c31cd0_0;  alias, 1 drivers
v000001bed1c125d0_0 .net "ID_rs2", 31 0, v000001bed1c16c80_0;  alias, 1 drivers
v000001bed1c13390_0 .net "ID_rs2_ind", 4 0, v000001bed1c31370_0;  alias, 1 drivers
v000001bed1c12670_0 .net "clk", 0 0, L_000001bed1c4b010;  1 drivers
v000001bed1c127b0_0 .net "rst", 0 0, v000001bed1c42e60_0;  alias, 1 drivers
E_000001bed1b8a380 .event posedge, v000001bed1c05630_0, v000001bed1c12670_0;
S_000001bed1c10510 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001bed1999f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001bed1c16100 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bed1c16138 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bed1c16170 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bed1c161a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bed1c161e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bed1c16218 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bed1c16250 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bed1c16288 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bed1c162c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bed1c162f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bed1c16330 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bed1c16368 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bed1c163a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bed1c163d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bed1c16410 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bed1c16448 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bed1c16480 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bed1c164b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bed1c164f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bed1c16528 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bed1c16560 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bed1c16598 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bed1c165d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bed1c16608 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bed1c16640 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bed1c12850_0 .net "EX1_ALU_OPER1", 31 0, L_000001bed1c4b320;  alias, 1 drivers
v000001bed1c12990_0 .net "EX1_ALU_OPER2", 31 0, L_000001bed1c53af0;  alias, 1 drivers
v000001bed1c13430_0 .net "EX1_PC", 31 0, v000001bed1c12df0_0;  alias, 1 drivers
v000001bed1c12d50_0 .net "EX1_PFC_to_IF", 31 0, L_000001bed1c471e0;  alias, 1 drivers
v000001bed1c134d0_0 .net "EX1_forward_to_B", 31 0, v000001bed1c11db0_0;  alias, 1 drivers
v000001bed1c14d30_0 .net "EX1_is_beq", 0 0, v000001bed1c13930_0;  alias, 1 drivers
v000001bed1c14790_0 .net "EX1_is_bne", 0 0, v000001bed1c12f30_0;  alias, 1 drivers
v000001bed1c15370_0 .net "EX1_is_jal", 0 0, v000001bed1c13d90_0;  alias, 1 drivers
v000001bed1c15550_0 .net "EX1_is_jr", 0 0, v000001bed1c13ed0_0;  alias, 1 drivers
v000001bed1c14a10_0 .net "EX1_is_oper2_immed", 0 0, v000001bed1c139d0_0;  alias, 1 drivers
v000001bed1c15230_0 .net "EX1_memread", 0 0, v000001bed1c13110_0;  alias, 1 drivers
v000001bed1c159b0_0 .net "EX1_memwrite", 0 0, v000001bed1c12030_0;  alias, 1 drivers
v000001bed1c14830_0 .net "EX1_opcode", 11 0, v000001bed1c11d10_0;  alias, 1 drivers
v000001bed1c15a50_0 .net "EX1_predicted", 0 0, v000001bed1c12a30_0;  alias, 1 drivers
v000001bed1c15190_0 .net "EX1_rd_ind", 4 0, v000001bed1c12210_0;  alias, 1 drivers
v000001bed1c152d0_0 .net "EX1_rd_indzero", 0 0, v000001bed1c11bd0_0;  alias, 1 drivers
v000001bed1c154b0_0 .net "EX1_regwrite", 0 0, v000001bed1c11c70_0;  alias, 1 drivers
v000001bed1c14e70_0 .net "EX1_rs1", 31 0, v000001bed1c13a70_0;  alias, 1 drivers
v000001bed1c14f10_0 .net "EX1_rs1_ind", 4 0, v000001bed1c120d0_0;  alias, 1 drivers
v000001bed1c14470_0 .net "EX1_rs2_ind", 4 0, v000001bed1c122b0_0;  alias, 1 drivers
v000001bed1c14650_0 .net "EX1_rs2_out", 31 0, L_000001bed1c54730;  alias, 1 drivers
v000001bed1c14970_0 .var "EX2_ALU_OPER1", 31 0;
v000001bed1c146f0_0 .var "EX2_ALU_OPER2", 31 0;
v000001bed1c14dd0_0 .var "EX2_PC", 31 0;
v000001bed1c15730_0 .var "EX2_PFC_to_IF", 31 0;
v000001bed1c15410_0 .var "EX2_forward_to_B", 31 0;
v000001bed1c14bf0_0 .var "EX2_is_beq", 0 0;
v000001bed1c14fb0_0 .var "EX2_is_bne", 0 0;
v000001bed1c155f0_0 .var "EX2_is_jal", 0 0;
v000001bed1c14ab0_0 .var "EX2_is_jr", 0 0;
v000001bed1c143d0_0 .var "EX2_is_oper2_immed", 0 0;
v000001bed1c15690_0 .var "EX2_memread", 0 0;
v000001bed1c157d0_0 .var "EX2_memwrite", 0 0;
v000001bed1c15870_0 .var "EX2_opcode", 11 0;
v000001bed1c15910_0 .var "EX2_predicted", 0 0;
v000001bed1c14510_0 .var "EX2_rd_ind", 4 0;
v000001bed1c145b0_0 .var "EX2_rd_indzero", 0 0;
v000001bed1c14b50_0 .var "EX2_regwrite", 0 0;
v000001bed1c148d0_0 .var "EX2_rs1", 31 0;
v000001bed1c15050_0 .var "EX2_rs1_ind", 4 0;
v000001bed1c14c90_0 .var "EX2_rs2_ind", 4 0;
v000001bed1c150f0_0 .var "EX2_rs2_out", 31 0;
v000001bed1c1d120_0 .net "FLUSH", 0 0, v000001bed1c1dbc0_0;  alias, 1 drivers
v000001bed1c1d1c0_0 .net "clk", 0 0, L_000001bed1c53000;  1 drivers
v000001bed1c1d260_0 .net "rst", 0 0, v000001bed1c42e60_0;  alias, 1 drivers
E_000001bed1b8a3c0 .event posedge, v000001bed1c05630_0, v000001bed1c1d1c0_0;
S_000001bed1c10060 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001bed1999f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001bed1c1e690 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bed1c1e6c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bed1c1e700 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bed1c1e738 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bed1c1e770 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bed1c1e7a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bed1c1e7e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bed1c1e818 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bed1c1e850 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bed1c1e888 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bed1c1e8c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bed1c1e8f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bed1c1e930 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bed1c1e968 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bed1c1e9a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bed1c1e9d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bed1c1ea10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bed1c1ea48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bed1c1ea80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bed1c1eab8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bed1c1eaf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bed1c1eb28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bed1c1eb60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bed1c1eb98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bed1c1ebd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bed1c4a6e0 .functor OR 1, L_000001bed1c44e40, L_000001bed1c44ee0, C4<0>, C4<0>;
L_000001bed1c4a050 .functor AND 1, L_000001bed1c4a6e0, L_000001bed1c4a3d0, C4<1>, C4<1>;
L_000001bed1c4a7c0 .functor OR 1, L_000001bed1c44e40, L_000001bed1c44ee0, C4<0>, C4<0>;
L_000001bed1c4ab40 .functor AND 1, L_000001bed1c4a7c0, L_000001bed1c4a3d0, C4<1>, C4<1>;
L_000001bed1c49bf0 .functor OR 1, L_000001bed1c44e40, L_000001bed1c44ee0, C4<0>, C4<0>;
L_000001bed1c4a750 .functor AND 1, L_000001bed1c49bf0, v000001bed1c1ccc0_0, C4<1>, C4<1>;
v000001bed1c1ad80_0 .net "EX1_memread", 0 0, v000001bed1c13110_0;  alias, 1 drivers
v000001bed1c1ac40_0 .net "EX1_opcode", 11 0, v000001bed1c11d10_0;  alias, 1 drivers
v000001bed1c1b0a0_0 .net "EX1_rd_ind", 4 0, v000001bed1c12210_0;  alias, 1 drivers
v000001bed1c1ae20_0 .net "EX1_rd_indzero", 0 0, v000001bed1c11bd0_0;  alias, 1 drivers
v000001bed1c1a920_0 .net "EX2_memread", 0 0, v000001bed1c15690_0;  alias, 1 drivers
v000001bed1c1a9c0_0 .net "EX2_opcode", 11 0, v000001bed1c15870_0;  alias, 1 drivers
v000001bed1c1aa60_0 .net "EX2_rd_ind", 4 0, v000001bed1c14510_0;  alias, 1 drivers
v000001bed1c1b500_0 .net "EX2_rd_indzero", 0 0, v000001bed1c145b0_0;  alias, 1 drivers
v000001bed1c1a6a0_0 .net "ID_EX1_flush", 0 0, v000001bed1c1cea0_0;  alias, 1 drivers
v000001bed1c1a560_0 .net "ID_EX2_flush", 0 0, v000001bed1c1dbc0_0;  alias, 1 drivers
v000001bed1c19200_0 .net "ID_is_beq", 0 0, L_000001bed1c44e40;  alias, 1 drivers
v000001bed1c1a740_0 .net "ID_is_bne", 0 0, L_000001bed1c44ee0;  alias, 1 drivers
v000001bed1c1a060_0 .net "ID_is_j", 0 0, L_000001bed1c47fa0;  alias, 1 drivers
v000001bed1c19020_0 .net "ID_is_jal", 0 0, L_000001bed1c47500;  alias, 1 drivers
v000001bed1c19e80_0 .net "ID_is_jr", 0 0, L_000001bed1c44f80;  alias, 1 drivers
v000001bed1c1b460_0 .net "ID_opcode", 11 0, v000001bed1c30650_0;  alias, 1 drivers
v000001bed1c1a1a0_0 .net "ID_rs1_ind", 4 0, v000001bed1c31cd0_0;  alias, 1 drivers
v000001bed1c19840_0 .net "ID_rs2_ind", 4 0, v000001bed1c31370_0;  alias, 1 drivers
v000001bed1c1b640_0 .net "IF_ID_flush", 0 0, v000001bed1c1df80_0;  alias, 1 drivers
v000001bed1c19fc0_0 .net "IF_ID_write", 0 0, v000001bed1c1e2a0_0;  alias, 1 drivers
v000001bed1c19700_0 .net "PC_src", 2 0, L_000001bed1c44760;  alias, 1 drivers
v000001bed1c1ab00_0 .net "PFC_to_EX", 31 0, L_000001bed1c45840;  alias, 1 drivers
v000001bed1c19660_0 .net "PFC_to_IF", 31 0, L_000001bed1c43f40;  alias, 1 drivers
v000001bed1c19480_0 .net "WB_rd_ind", 4 0, v000001bed1c2b330_0;  alias, 1 drivers
v000001bed1c193e0_0 .net "Wrong_prediction", 0 0, L_000001bed1c54e30;  alias, 1 drivers
v000001bed1c1a100_0 .net *"_ivl_11", 0 0, L_000001bed1c4ab40;  1 drivers
v000001bed1c195c0_0 .net *"_ivl_13", 9 0, L_000001bed1c455c0;  1 drivers
v000001bed1c1a420_0 .net *"_ivl_15", 9 0, L_000001bed1c45340;  1 drivers
v000001bed1c1aba0_0 .net *"_ivl_16", 9 0, L_000001bed1c45f20;  1 drivers
v000001bed1c19520_0 .net *"_ivl_19", 9 0, L_000001bed1c44440;  1 drivers
v000001bed1c19a20_0 .net *"_ivl_20", 9 0, L_000001bed1c452a0;  1 drivers
v000001bed1c1a600_0 .net *"_ivl_25", 0 0, L_000001bed1c49bf0;  1 drivers
v000001bed1c1a240_0 .net *"_ivl_27", 0 0, L_000001bed1c4a750;  1 drivers
v000001bed1c19ac0_0 .net *"_ivl_29", 9 0, L_000001bed1c44300;  1 drivers
v000001bed1c18f80_0 .net *"_ivl_3", 0 0, L_000001bed1c4a6e0;  1 drivers
L_000001bed1c601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001bed1c1ace0_0 .net/2u *"_ivl_30", 9 0, L_000001bed1c601f0;  1 drivers
v000001bed1c1a880_0 .net *"_ivl_32", 9 0, L_000001bed1c45480;  1 drivers
v000001bed1c190c0_0 .net *"_ivl_35", 9 0, L_000001bed1c45fc0;  1 drivers
v000001bed1c198e0_0 .net *"_ivl_37", 9 0, L_000001bed1c45de0;  1 drivers
v000001bed1c19160_0 .net *"_ivl_38", 9 0, L_000001bed1c44c60;  1 drivers
v000001bed1c1a2e0_0 .net *"_ivl_40", 9 0, L_000001bed1c43ea0;  1 drivers
L_000001bed1c60238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c1a380_0 .net/2s *"_ivl_45", 21 0, L_000001bed1c60238;  1 drivers
L_000001bed1c60280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c1a4c0_0 .net/2s *"_ivl_50", 21 0, L_000001bed1c60280;  1 drivers
v000001bed1c18ee0_0 .net *"_ivl_9", 0 0, L_000001bed1c4a7c0;  1 drivers
v000001bed1c197a0_0 .net "clk", 0 0, L_000001bed1b820f0;  alias, 1 drivers
v000001bed1c1aec0_0 .net "forward_to_B", 31 0, L_000001bed1c43d60;  alias, 1 drivers
v000001bed1c1a7e0_0 .net "imm", 31 0, v000001bed1c18580_0;  1 drivers
v000001bed1c1af60_0 .net "inst", 31 0, v000001bed1c19de0_0;  alias, 1 drivers
v000001bed1c1b000_0 .net "is_branch_and_taken", 0 0, L_000001bed1c4a050;  alias, 1 drivers
v000001bed1c1b140_0 .net "is_oper2_immed", 0 0, L_000001bed1c4af30;  alias, 1 drivers
v000001bed1c1b1e0_0 .net "mem_read", 0 0, L_000001bed1c48b80;  alias, 1 drivers
v000001bed1c1b280_0 .net "mem_write", 0 0, L_000001bed1c47be0;  alias, 1 drivers
v000001bed1c1b320_0 .net "pc", 31 0, v000001bed1c19f20_0;  alias, 1 drivers
v000001bed1c192a0_0 .net "pc_write", 0 0, v000001bed1c1e340_0;  alias, 1 drivers
v000001bed1c19340_0 .net "predicted", 0 0, L_000001bed1c4a3d0;  1 drivers
v000001bed1c19980_0 .net "predicted_to_EX", 0 0, v000001bed1c1ccc0_0;  alias, 1 drivers
v000001bed1c19d40_0 .net "reg_write", 0 0, L_000001bed1c48ae0;  alias, 1 drivers
v000001bed1c19b60_0 .net "reg_write_from_wb", 0 0, v000001bed1c2b6f0_0;  alias, 1 drivers
v000001bed1c1b3c0_0 .net "rs1", 31 0, v000001bed1c16dc0_0;  alias, 1 drivers
v000001bed1c19c00_0 .net "rs2", 31 0, v000001bed1c16c80_0;  alias, 1 drivers
v000001bed1c1b5a0_0 .net "rst", 0 0, v000001bed1c42e60_0;  alias, 1 drivers
v000001bed1c19ca0_0 .net "wr_reg_data", 31 0, L_000001bed1c54dc0;  alias, 1 drivers
L_000001bed1c43d60 .functor MUXZ 32, v000001bed1c16c80_0, v000001bed1c18580_0, L_000001bed1c4af30, C4<>;
L_000001bed1c455c0 .part v000001bed1c19f20_0, 0, 10;
L_000001bed1c45340 .part v000001bed1c19de0_0, 0, 10;
L_000001bed1c45f20 .arith/sum 10, L_000001bed1c455c0, L_000001bed1c45340;
L_000001bed1c44440 .part v000001bed1c19de0_0, 0, 10;
L_000001bed1c452a0 .functor MUXZ 10, L_000001bed1c44440, L_000001bed1c45f20, L_000001bed1c4ab40, C4<>;
L_000001bed1c44300 .part v000001bed1c19f20_0, 0, 10;
L_000001bed1c45480 .arith/sum 10, L_000001bed1c44300, L_000001bed1c601f0;
L_000001bed1c45fc0 .part v000001bed1c19f20_0, 0, 10;
L_000001bed1c45de0 .part v000001bed1c19de0_0, 0, 10;
L_000001bed1c44c60 .arith/sum 10, L_000001bed1c45fc0, L_000001bed1c45de0;
L_000001bed1c43ea0 .functor MUXZ 10, L_000001bed1c44c60, L_000001bed1c45480, L_000001bed1c4a750, C4<>;
L_000001bed1c43f40 .concat8 [ 10 22 0 0], L_000001bed1c452a0, L_000001bed1c60238;
L_000001bed1c45840 .concat8 [ 10 22 0 0], L_000001bed1c43ea0, L_000001bed1c60280;
S_000001bed1c101f0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001bed1c10060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001bed1c1ec10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bed1c1ec48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bed1c1ec80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bed1c1ecb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bed1c1ecf0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bed1c1ed28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bed1c1ed60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bed1c1ed98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bed1c1edd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bed1c1ee08 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bed1c1ee40 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bed1c1ee78 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bed1c1eeb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bed1c1eee8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bed1c1ef20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bed1c1ef58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bed1c1ef90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bed1c1efc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bed1c1f000 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bed1c1f038 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bed1c1f070 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bed1c1f0a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bed1c1f0e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bed1c1f118 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bed1c1f150 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bed1c4ad00 .functor OR 1, L_000001bed1c4a3d0, L_000001bed1c44120, C4<0>, C4<0>;
L_000001bed1c4ae50 .functor OR 1, L_000001bed1c4ad00, L_000001bed1c443a0, C4<0>, C4<0>;
v000001bed1c1ca40_0 .net "EX1_opcode", 11 0, v000001bed1c11d10_0;  alias, 1 drivers
v000001bed1c1d580_0 .net "EX2_opcode", 11 0, v000001bed1c15870_0;  alias, 1 drivers
v000001bed1c1dda0_0 .net "ID_opcode", 11 0, v000001bed1c30650_0;  alias, 1 drivers
v000001bed1c1ba00_0 .net "PC_src", 2 0, L_000001bed1c44760;  alias, 1 drivers
v000001bed1c1bc80_0 .net "Wrong_prediction", 0 0, L_000001bed1c54e30;  alias, 1 drivers
L_000001bed1c603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001bed1c1cae0_0 .net/2u *"_ivl_0", 2 0, L_000001bed1c603e8;  1 drivers
v000001bed1c1d620_0 .net *"_ivl_10", 0 0, L_000001bed1c46100;  1 drivers
L_000001bed1c60508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001bed1c1d940_0 .net/2u *"_ivl_12", 2 0, L_000001bed1c60508;  1 drivers
L_000001bed1c60550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c1d6c0_0 .net/2u *"_ivl_14", 11 0, L_000001bed1c60550;  1 drivers
v000001bed1c1baa0_0 .net *"_ivl_16", 0 0, L_000001bed1c44120;  1 drivers
v000001bed1c1bb40_0 .net *"_ivl_19", 0 0, L_000001bed1c4ad00;  1 drivers
L_000001bed1c60430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c1c0e0_0 .net/2u *"_ivl_2", 11 0, L_000001bed1c60430;  1 drivers
L_000001bed1c60598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c1bf00_0 .net/2u *"_ivl_20", 11 0, L_000001bed1c60598;  1 drivers
v000001bed1c1b780_0 .net *"_ivl_22", 0 0, L_000001bed1c443a0;  1 drivers
v000001bed1c1d760_0 .net *"_ivl_25", 0 0, L_000001bed1c4ae50;  1 drivers
L_000001bed1c605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001bed1c1cd60_0 .net/2u *"_ivl_26", 2 0, L_000001bed1c605e0;  1 drivers
L_000001bed1c60628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001bed1c1d800_0 .net/2u *"_ivl_28", 2 0, L_000001bed1c60628;  1 drivers
v000001bed1c1d8a0_0 .net *"_ivl_30", 2 0, L_000001bed1c444e0;  1 drivers
v000001bed1c1c7c0_0 .net *"_ivl_32", 2 0, L_000001bed1c44580;  1 drivers
v000001bed1c1bbe0_0 .net *"_ivl_34", 2 0, L_000001bed1c462e0;  1 drivers
v000001bed1c1c540_0 .net *"_ivl_4", 0 0, L_000001bed1c458e0;  1 drivers
L_000001bed1c60478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001bed1c1bfa0_0 .net/2u *"_ivl_6", 2 0, L_000001bed1c60478;  1 drivers
L_000001bed1c604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bed1c1c040_0 .net/2u *"_ivl_8", 11 0, L_000001bed1c604c0;  1 drivers
v000001bed1c1c180_0 .net "clk", 0 0, L_000001bed1b820f0;  alias, 1 drivers
v000001bed1c1d9e0_0 .net "predicted", 0 0, L_000001bed1c4a3d0;  alias, 1 drivers
v000001bed1c1dd00_0 .net "predicted_to_EX", 0 0, v000001bed1c1ccc0_0;  alias, 1 drivers
v000001bed1c1c5e0_0 .net "rst", 0 0, v000001bed1c42e60_0;  alias, 1 drivers
v000001bed1c1c400_0 .net "state", 1 0, v000001bed1c1b960_0;  1 drivers
L_000001bed1c458e0 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60430;
L_000001bed1c46100 .cmp/eq 12, v000001bed1c11d10_0, L_000001bed1c604c0;
L_000001bed1c44120 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60550;
L_000001bed1c443a0 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60598;
L_000001bed1c444e0 .functor MUXZ 3, L_000001bed1c60628, L_000001bed1c605e0, L_000001bed1c4ae50, C4<>;
L_000001bed1c44580 .functor MUXZ 3, L_000001bed1c444e0, L_000001bed1c60508, L_000001bed1c46100, C4<>;
L_000001bed1c462e0 .functor MUXZ 3, L_000001bed1c44580, L_000001bed1c60478, L_000001bed1c458e0, C4<>;
L_000001bed1c44760 .functor MUXZ 3, L_000001bed1c462e0, L_000001bed1c603e8, L_000001bed1c54e30, C4<>;
S_000001bed1c11190 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001bed1c101f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001bed1c1f190 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bed1c1f1c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bed1c1f200 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bed1c1f238 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bed1c1f270 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bed1c1f2a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bed1c1f2e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bed1c1f318 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bed1c1f350 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bed1c1f388 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bed1c1f3c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bed1c1f3f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bed1c1f430 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bed1c1f468 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bed1c1f4a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bed1c1f4d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bed1c1f510 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bed1c1f548 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bed1c1f580 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bed1c1f5b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bed1c1f5f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bed1c1f628 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bed1c1f660 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bed1c1f698 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bed1c1f6d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bed1c49800 .functor OR 1, L_000001bed1c45ca0, L_000001bed1c46060, C4<0>, C4<0>;
L_000001bed1c4abb0 .functor OR 1, L_000001bed1c446c0, L_000001bed1c43fe0, C4<0>, C4<0>;
L_000001bed1c49aa0 .functor AND 1, L_000001bed1c49800, L_000001bed1c4abb0, C4<1>, C4<1>;
L_000001bed1c4aa60 .functor NOT 1, L_000001bed1c49aa0, C4<0>, C4<0>, C4<0>;
L_000001bed1c4b080 .functor OR 1, v000001bed1c42e60_0, L_000001bed1c4aa60, C4<0>, C4<0>;
L_000001bed1c4a3d0 .functor NOT 1, L_000001bed1c4b080, C4<0>, C4<0>, C4<0>;
v000001bed1c1d440_0 .net "EX_opcode", 11 0, v000001bed1c15870_0;  alias, 1 drivers
v000001bed1c1de40_0 .net "ID_opcode", 11 0, v000001bed1c30650_0;  alias, 1 drivers
v000001bed1c1db20_0 .net "Wrong_prediction", 0 0, L_000001bed1c54e30;  alias, 1 drivers
L_000001bed1c602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c1b8c0_0 .net/2u *"_ivl_0", 11 0, L_000001bed1c602c8;  1 drivers
L_000001bed1c60358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001bed1c1c4a0_0 .net/2u *"_ivl_10", 1 0, L_000001bed1c60358;  1 drivers
v000001bed1c1c9a0_0 .net *"_ivl_12", 0 0, L_000001bed1c446c0;  1 drivers
L_000001bed1c603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001bed1c1d300_0 .net/2u *"_ivl_14", 1 0, L_000001bed1c603a0;  1 drivers
v000001bed1c1bdc0_0 .net *"_ivl_16", 0 0, L_000001bed1c43fe0;  1 drivers
v000001bed1c1be60_0 .net *"_ivl_19", 0 0, L_000001bed1c4abb0;  1 drivers
v000001bed1c1c860_0 .net *"_ivl_2", 0 0, L_000001bed1c45ca0;  1 drivers
v000001bed1c1d080_0 .net *"_ivl_21", 0 0, L_000001bed1c49aa0;  1 drivers
v000001bed1c1bd20_0 .net *"_ivl_22", 0 0, L_000001bed1c4aa60;  1 drivers
v000001bed1c1c220_0 .net *"_ivl_25", 0 0, L_000001bed1c4b080;  1 drivers
L_000001bed1c60310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c1d3a0_0 .net/2u *"_ivl_4", 11 0, L_000001bed1c60310;  1 drivers
v000001bed1c1c900_0 .net *"_ivl_6", 0 0, L_000001bed1c46060;  1 drivers
v000001bed1c1c2c0_0 .net *"_ivl_9", 0 0, L_000001bed1c49800;  1 drivers
v000001bed1c1c360_0 .net "clk", 0 0, L_000001bed1b820f0;  alias, 1 drivers
v000001bed1c1d4e0_0 .net "predicted", 0 0, L_000001bed1c4a3d0;  alias, 1 drivers
v000001bed1c1ccc0_0 .var "predicted_to_EX", 0 0;
v000001bed1c1b6e0_0 .net "rst", 0 0, v000001bed1c42e60_0;  alias, 1 drivers
v000001bed1c1b960_0 .var "state", 1 0;
E_000001bed1b89a40 .event posedge, v000001bed1c1c360_0, v000001bed1c05630_0;
L_000001bed1c45ca0 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c602c8;
L_000001bed1c46060 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60310;
L_000001bed1c446c0 .cmp/eq 2, v000001bed1c1b960_0, L_000001bed1c60358;
L_000001bed1c43fe0 .cmp/eq 2, v000001bed1c1b960_0, L_000001bed1c603a0;
S_000001bed1c10ce0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001bed1c10060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001bed1c29730 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bed1c29768 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bed1c297a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bed1c297d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bed1c29810 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bed1c29848 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bed1c29880 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bed1c298b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bed1c298f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bed1c29928 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bed1c29960 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bed1c29998 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bed1c299d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bed1c29a08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bed1c29a40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bed1c29a78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bed1c29ab0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bed1c29ae8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bed1c29b20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bed1c29b58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bed1c29b90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bed1c29bc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bed1c29c00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bed1c29c38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bed1c29c70 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bed1c1ce00_0 .net "EX1_memread", 0 0, v000001bed1c13110_0;  alias, 1 drivers
v000001bed1c1cc20_0 .net "EX1_rd_ind", 4 0, v000001bed1c12210_0;  alias, 1 drivers
v000001bed1c1cb80_0 .net "EX1_rd_indzero", 0 0, v000001bed1c11bd0_0;  alias, 1 drivers
v000001bed1c1c680_0 .net "EX2_memread", 0 0, v000001bed1c15690_0;  alias, 1 drivers
v000001bed1c1c720_0 .net "EX2_rd_ind", 4 0, v000001bed1c14510_0;  alias, 1 drivers
v000001bed1c1da80_0 .net "EX2_rd_indzero", 0 0, v000001bed1c145b0_0;  alias, 1 drivers
v000001bed1c1cea0_0 .var "ID_EX1_flush", 0 0;
v000001bed1c1dbc0_0 .var "ID_EX2_flush", 0 0;
v000001bed1c1dc60_0 .net "ID_opcode", 11 0, v000001bed1c30650_0;  alias, 1 drivers
v000001bed1c1cf40_0 .net "ID_rs1_ind", 4 0, v000001bed1c31cd0_0;  alias, 1 drivers
v000001bed1c1cfe0_0 .net "ID_rs2_ind", 4 0, v000001bed1c31370_0;  alias, 1 drivers
v000001bed1c1e2a0_0 .var "IF_ID_Write", 0 0;
v000001bed1c1df80_0 .var "IF_ID_flush", 0 0;
v000001bed1c1e340_0 .var "PC_Write", 0 0;
v000001bed1c1e200_0 .net "Wrong_prediction", 0 0, L_000001bed1c54e30;  alias, 1 drivers
E_000001bed1b8a8c0/0 .event anyedge, v000001bed1c07520_0, v000001bed1c13110_0, v000001bed1c11bd0_0, v000001bed1c13250_0;
E_000001bed1b8a8c0/1 .event anyedge, v000001bed1c12210_0, v000001bed1c13390_0, v000001bed1b27220_0, v000001bed1c145b0_0;
E_000001bed1b8a8c0/2 .event anyedge, v000001bed1c05130_0, v000001bed1c12710_0;
E_000001bed1b8a8c0 .event/or E_000001bed1b8a8c0/0, E_000001bed1b8a8c0/1, E_000001bed1b8a8c0/2;
S_000001bed1c10380 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001bed1c10060;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001bed1c29cb0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bed1c29ce8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bed1c29d20 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bed1c29d58 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bed1c29d90 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bed1c29dc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bed1c29e00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bed1c29e38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bed1c29e70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bed1c29ea8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bed1c29ee0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bed1c29f18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bed1c29f50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bed1c29f88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bed1c29fc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bed1c29ff8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bed1c2a030 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bed1c2a068 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bed1c2a0a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bed1c2a0d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bed1c2a110 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bed1c2a148 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bed1c2a180 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bed1c2a1b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bed1c2a1f0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bed1c4aec0 .functor OR 1, L_000001bed1c448a0, L_000001bed1c46380, C4<0>, C4<0>;
L_000001bed1c4a2f0 .functor OR 1, L_000001bed1c4aec0, L_000001bed1c461a0, C4<0>, C4<0>;
L_000001bed1c495d0 .functor OR 1, L_000001bed1c4a2f0, L_000001bed1c44800, C4<0>, C4<0>;
L_000001bed1c4a910 .functor OR 1, L_000001bed1c495d0, L_000001bed1c46240, C4<0>, C4<0>;
L_000001bed1c49f00 .functor OR 1, L_000001bed1c4a910, L_000001bed1c44940, C4<0>, C4<0>;
L_000001bed1c4aad0 .functor OR 1, L_000001bed1c49f00, L_000001bed1c449e0, C4<0>, C4<0>;
L_000001bed1c4ad70 .functor OR 1, L_000001bed1c4aad0, L_000001bed1c44b20, C4<0>, C4<0>;
L_000001bed1c4af30 .functor OR 1, L_000001bed1c4ad70, L_000001bed1c44da0, C4<0>, C4<0>;
L_000001bed1c49f70 .functor OR 1, L_000001bed1c484a0, L_000001bed1c47a00, C4<0>, C4<0>;
L_000001bed1c49a30 .functor OR 1, L_000001bed1c49f70, L_000001bed1c46a60, C4<0>, C4<0>;
L_000001bed1c49c60 .functor OR 1, L_000001bed1c49a30, L_000001bed1c47f00, C4<0>, C4<0>;
L_000001bed1c4a130 .functor OR 1, L_000001bed1c49c60, L_000001bed1c48400, C4<0>, C4<0>;
v000001bed1c1e480_0 .net "ID_opcode", 11 0, v000001bed1c30650_0;  alias, 1 drivers
L_000001bed1c60670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c1e3e0_0 .net/2u *"_ivl_0", 11 0, L_000001bed1c60670;  1 drivers
L_000001bed1c60700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c1e520_0 .net/2u *"_ivl_10", 11 0, L_000001bed1c60700;  1 drivers
L_000001bed1c60bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c1e020_0 .net/2u *"_ivl_102", 11 0, L_000001bed1c60bc8;  1 drivers
L_000001bed1c60c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c1e5c0_0 .net/2u *"_ivl_106", 11 0, L_000001bed1c60c10;  1 drivers
v000001bed1c1dee0_0 .net *"_ivl_12", 0 0, L_000001bed1c461a0;  1 drivers
v000001bed1c1e0c0_0 .net *"_ivl_15", 0 0, L_000001bed1c4a2f0;  1 drivers
L_000001bed1c60748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c1e160_0 .net/2u *"_ivl_16", 11 0, L_000001bed1c60748;  1 drivers
v000001bed1c17cc0_0 .net *"_ivl_18", 0 0, L_000001bed1c44800;  1 drivers
v000001bed1c166e0_0 .net *"_ivl_2", 0 0, L_000001bed1c448a0;  1 drivers
v000001bed1c168c0_0 .net *"_ivl_21", 0 0, L_000001bed1c495d0;  1 drivers
L_000001bed1c60790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c16d20_0 .net/2u *"_ivl_22", 11 0, L_000001bed1c60790;  1 drivers
v000001bed1c17720_0 .net *"_ivl_24", 0 0, L_000001bed1c46240;  1 drivers
v000001bed1c18940_0 .net *"_ivl_27", 0 0, L_000001bed1c4a910;  1 drivers
L_000001bed1c607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c179a0_0 .net/2u *"_ivl_28", 11 0, L_000001bed1c607d8;  1 drivers
v000001bed1c17900_0 .net *"_ivl_30", 0 0, L_000001bed1c44940;  1 drivers
v000001bed1c183a0_0 .net *"_ivl_33", 0 0, L_000001bed1c49f00;  1 drivers
L_000001bed1c60820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c170e0_0 .net/2u *"_ivl_34", 11 0, L_000001bed1c60820;  1 drivers
v000001bed1c16f00_0 .net *"_ivl_36", 0 0, L_000001bed1c449e0;  1 drivers
v000001bed1c18440_0 .net *"_ivl_39", 0 0, L_000001bed1c4aad0;  1 drivers
L_000001bed1c606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c17b80_0 .net/2u *"_ivl_4", 11 0, L_000001bed1c606b8;  1 drivers
L_000001bed1c60868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001bed1c18300_0 .net/2u *"_ivl_40", 11 0, L_000001bed1c60868;  1 drivers
v000001bed1c17d60_0 .net *"_ivl_42", 0 0, L_000001bed1c44b20;  1 drivers
v000001bed1c18620_0 .net *"_ivl_45", 0 0, L_000001bed1c4ad70;  1 drivers
L_000001bed1c608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c189e0_0 .net/2u *"_ivl_46", 11 0, L_000001bed1c608b0;  1 drivers
v000001bed1c186c0_0 .net *"_ivl_48", 0 0, L_000001bed1c44da0;  1 drivers
L_000001bed1c608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c17220_0 .net/2u *"_ivl_52", 11 0, L_000001bed1c608f8;  1 drivers
L_000001bed1c60940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c18da0_0 .net/2u *"_ivl_56", 11 0, L_000001bed1c60940;  1 drivers
v000001bed1c17180_0 .net *"_ivl_6", 0 0, L_000001bed1c46380;  1 drivers
L_000001bed1c60988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bed1c18760_0 .net/2u *"_ivl_60", 11 0, L_000001bed1c60988;  1 drivers
L_000001bed1c609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c18800_0 .net/2u *"_ivl_64", 11 0, L_000001bed1c609d0;  1 drivers
L_000001bed1c60a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c16780_0 .net/2u *"_ivl_68", 11 0, L_000001bed1c60a18;  1 drivers
L_000001bed1c60a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bed1c188a0_0 .net/2u *"_ivl_72", 11 0, L_000001bed1c60a60;  1 drivers
v000001bed1c18a80_0 .net *"_ivl_74", 0 0, L_000001bed1c484a0;  1 drivers
L_000001bed1c60aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c16fa0_0 .net/2u *"_ivl_76", 11 0, L_000001bed1c60aa8;  1 drivers
v000001bed1c18c60_0 .net *"_ivl_78", 0 0, L_000001bed1c47a00;  1 drivers
v000001bed1c16a00_0 .net *"_ivl_81", 0 0, L_000001bed1c49f70;  1 drivers
L_000001bed1c60af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c18080_0 .net/2u *"_ivl_82", 11 0, L_000001bed1c60af0;  1 drivers
v000001bed1c18b20_0 .net *"_ivl_84", 0 0, L_000001bed1c46a60;  1 drivers
v000001bed1c18120_0 .net *"_ivl_87", 0 0, L_000001bed1c49a30;  1 drivers
L_000001bed1c60b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c181c0_0 .net/2u *"_ivl_88", 11 0, L_000001bed1c60b38;  1 drivers
v000001bed1c174a0_0 .net *"_ivl_9", 0 0, L_000001bed1c4aec0;  1 drivers
v000001bed1c18e40_0 .net *"_ivl_90", 0 0, L_000001bed1c47f00;  1 drivers
v000001bed1c17ae0_0 .net *"_ivl_93", 0 0, L_000001bed1c49c60;  1 drivers
L_000001bed1c60b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c177c0_0 .net/2u *"_ivl_94", 11 0, L_000001bed1c60b80;  1 drivers
v000001bed1c17540_0 .net *"_ivl_96", 0 0, L_000001bed1c48400;  1 drivers
v000001bed1c16820_0 .net *"_ivl_99", 0 0, L_000001bed1c4a130;  1 drivers
v000001bed1c17680_0 .net "is_beq", 0 0, L_000001bed1c44e40;  alias, 1 drivers
v000001bed1c172c0_0 .net "is_bne", 0 0, L_000001bed1c44ee0;  alias, 1 drivers
v000001bed1c17fe0_0 .net "is_j", 0 0, L_000001bed1c47fa0;  alias, 1 drivers
v000001bed1c18d00_0 .net "is_jal", 0 0, L_000001bed1c47500;  alias, 1 drivers
v000001bed1c16e60_0 .net "is_jr", 0 0, L_000001bed1c44f80;  alias, 1 drivers
v000001bed1c18bc0_0 .net "is_oper2_immed", 0 0, L_000001bed1c4af30;  alias, 1 drivers
v000001bed1c18260_0 .net "memread", 0 0, L_000001bed1c48b80;  alias, 1 drivers
v000001bed1c16be0_0 .net "memwrite", 0 0, L_000001bed1c47be0;  alias, 1 drivers
v000001bed1c184e0_0 .net "regwrite", 0 0, L_000001bed1c48ae0;  alias, 1 drivers
L_000001bed1c448a0 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60670;
L_000001bed1c46380 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c606b8;
L_000001bed1c461a0 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60700;
L_000001bed1c44800 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60748;
L_000001bed1c46240 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60790;
L_000001bed1c44940 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c607d8;
L_000001bed1c449e0 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60820;
L_000001bed1c44b20 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60868;
L_000001bed1c44da0 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c608b0;
L_000001bed1c44e40 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c608f8;
L_000001bed1c44ee0 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60940;
L_000001bed1c44f80 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60988;
L_000001bed1c47500 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c609d0;
L_000001bed1c47fa0 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60a18;
L_000001bed1c484a0 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60a60;
L_000001bed1c47a00 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60aa8;
L_000001bed1c46a60 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60af0;
L_000001bed1c47f00 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60b38;
L_000001bed1c48400 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60b80;
L_000001bed1c48ae0 .reduce/nor L_000001bed1c4a130;
L_000001bed1c48b80 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60bc8;
L_000001bed1c47be0 .cmp/eq 12, v000001bed1c30650_0, L_000001bed1c60c10;
S_000001bed1c0fed0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001bed1c10060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001bed1c2a230 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bed1c2a268 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bed1c2a2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bed1c2a2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bed1c2a310 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bed1c2a348 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bed1c2a380 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bed1c2a3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bed1c2a3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bed1c2a428 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bed1c2a460 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bed1c2a498 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bed1c2a4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bed1c2a508 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bed1c2a540 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bed1c2a578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bed1c2a5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bed1c2a5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bed1c2a620 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bed1c2a658 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bed1c2a690 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bed1c2a6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bed1c2a700 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bed1c2a738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bed1c2a770 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bed1c18580_0 .var "Immed", 31 0;
v000001bed1c16960_0 .net "Inst", 31 0, v000001bed1c19de0_0;  alias, 1 drivers
v000001bed1c17040_0 .net "opcode", 11 0, v000001bed1c30650_0;  alias, 1 drivers
E_000001bed1b89a80 .event anyedge, v000001bed1c12710_0, v000001bed1c16960_0;
S_000001bed1c106a0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001bed1c10060;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001bed1c16dc0_0 .var "Read_data1", 31 0;
v000001bed1c16c80_0 .var "Read_data2", 31 0;
v000001bed1c17360_0 .net "Read_reg1", 4 0, v000001bed1c31cd0_0;  alias, 1 drivers
v000001bed1c17400_0 .net "Read_reg2", 4 0, v000001bed1c31370_0;  alias, 1 drivers
v000001bed1c175e0_0 .net "Write_data", 31 0, L_000001bed1c54dc0;  alias, 1 drivers
v000001bed1c17860_0 .net "Write_en", 0 0, v000001bed1c2b6f0_0;  alias, 1 drivers
v000001bed1c17a40_0 .net "Write_reg", 4 0, v000001bed1c2b330_0;  alias, 1 drivers
v000001bed1c17c20_0 .net "clk", 0 0, L_000001bed1b820f0;  alias, 1 drivers
v000001bed1c17ea0_0 .var/i "i", 31 0;
v000001bed1c17e00 .array "reg_file", 0 31, 31 0;
v000001bed1c17f40_0 .net "rst", 0 0, v000001bed1c42e60_0;  alias, 1 drivers
E_000001bed1b8a080 .event posedge, v000001bed1c1c360_0;
S_000001bed1c0fbb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001bed1c106a0;
 .timescale 0 0;
v000001bed1c16b40_0 .var/i "i", 31 0;
S_000001bed1c10830 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001bed1999f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001bed1c2a7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bed1c2a7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bed1c2a820 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bed1c2a858 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bed1c2a890 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bed1c2a8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bed1c2a900 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bed1c2a938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bed1c2a970 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bed1c2a9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bed1c2a9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bed1c2aa18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bed1c2aa50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bed1c2aa88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bed1c2aac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bed1c2aaf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bed1c2ab30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bed1c2ab68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bed1c2aba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bed1c2abd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bed1c2ac10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bed1c2ac48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bed1c2ac80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bed1c2acb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bed1c2acf0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bed1c19de0_0 .var "ID_INST", 31 0;
v000001bed1c19f20_0 .var "ID_PC", 31 0;
v000001bed1c30650_0 .var "ID_opcode", 11 0;
v000001bed1c31eb0_0 .var "ID_rd_ind", 4 0;
v000001bed1c31cd0_0 .var "ID_rs1_ind", 4 0;
v000001bed1c31370_0 .var "ID_rs2_ind", 4 0;
v000001bed1c2fd90_0 .net "IF_FLUSH", 0 0, v000001bed1c1df80_0;  alias, 1 drivers
v000001bed1c2ff70_0 .net "IF_INST", 31 0, L_000001bed1c4a280;  alias, 1 drivers
v000001bed1c30790_0 .net "IF_PC", 31 0, v000001bed1c31190_0;  alias, 1 drivers
v000001bed1c31ff0_0 .net "clk", 0 0, L_000001bed1c4a670;  1 drivers
v000001bed1c31050_0 .net "if_id_Write", 0 0, v000001bed1c1e2a0_0;  alias, 1 drivers
v000001bed1c2fe30_0 .net "rst", 0 0, v000001bed1c42e60_0;  alias, 1 drivers
E_000001bed1b8b280 .event posedge, v000001bed1c05630_0, v000001bed1c31ff0_0;
S_000001bed1c10e70 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001bed1999f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001bed1c2cc30_0 .net "EX1_PFC", 31 0, L_000001bed1c471e0;  alias, 1 drivers
v000001bed1c2b8d0_0 .net "EX2_PFC", 31 0, v000001bed1c15730_0;  alias, 1 drivers
v000001bed1c2d3b0_0 .net "ID_PFC", 31 0, L_000001bed1c43f40;  alias, 1 drivers
v000001bed1c2d090_0 .net "PC_src", 2 0, L_000001bed1c44760;  alias, 1 drivers
v000001bed1c2c870_0 .net "PC_write", 0 0, v000001bed1c1e340_0;  alias, 1 drivers
L_000001bed1c60088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bed1c2b290_0 .net/2u *"_ivl_0", 31 0, L_000001bed1c60088;  1 drivers
v000001bed1c2c2d0_0 .net "clk", 0 0, L_000001bed1b820f0;  alias, 1 drivers
v000001bed1c2caf0_0 .net "inst", 31 0, L_000001bed1c4a280;  alias, 1 drivers
v000001bed1c2c050_0 .net "inst_mem_in", 31 0, v000001bed1c31190_0;  alias, 1 drivers
v000001bed1c2d450_0 .net "pc_reg_in", 31 0, L_000001bed1c49b10;  1 drivers
v000001bed1c2af70_0 .net "rst", 0 0, v000001bed1c42e60_0;  alias, 1 drivers
L_000001bed1c45520 .arith/sum 32, v000001bed1c31190_0, L_000001bed1c60088;
S_000001bed1c11000 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001bed1c10e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001bed1c4a280 .functor BUFZ 32, L_000001bed1c45e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bed1c32310_0 .net "Data_Out", 31 0, L_000001bed1c4a280;  alias, 1 drivers
v000001bed1c308d0 .array "InstMem", 0 1023, 31 0;
v000001bed1c32450_0 .net *"_ivl_0", 31 0, L_000001bed1c45e80;  1 drivers
v000001bed1c30bf0_0 .net *"_ivl_3", 9 0, L_000001bed1c43e00;  1 drivers
v000001bed1c31a50_0 .net *"_ivl_4", 11 0, L_000001bed1c441c0;  1 drivers
L_000001bed1c601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bed1c2fed0_0 .net *"_ivl_7", 1 0, L_000001bed1c601a8;  1 drivers
v000001bed1c31d70_0 .net "addr", 31 0, v000001bed1c31190_0;  alias, 1 drivers
v000001bed1c31e10_0 .net "clk", 0 0, L_000001bed1b820f0;  alias, 1 drivers
v000001bed1c306f0_0 .var/i "i", 31 0;
L_000001bed1c45e80 .array/port v000001bed1c308d0, L_000001bed1c441c0;
L_000001bed1c43e00 .part v000001bed1c31190_0, 0, 10;
L_000001bed1c441c0 .concat [ 10 2 0 0], L_000001bed1c43e00, L_000001bed1c601a8;
S_000001bed1c11320 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001bed1c10e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001bed1b8ad40 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001bed1c30b50_0 .net "DataIn", 31 0, L_000001bed1c49b10;  alias, 1 drivers
v000001bed1c31190_0 .var "DataOut", 31 0;
v000001bed1c30470_0 .net "PC_Write", 0 0, v000001bed1c1e340_0;  alias, 1 drivers
v000001bed1c324f0_0 .net "clk", 0 0, L_000001bed1b820f0;  alias, 1 drivers
v000001bed1c31b90_0 .net "rst", 0 0, v000001bed1c42e60_0;  alias, 1 drivers
S_000001bed1c114b0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001bed1c10e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001bed1b8b800 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001bed1b826a0 .functor NOT 1, L_000001bed1c45160, C4<0>, C4<0>, C4<0>;
L_000001bed1b82710 .functor NOT 1, L_000001bed1c45a20, C4<0>, C4<0>, C4<0>;
L_000001bed1b827f0 .functor AND 1, L_000001bed1b826a0, L_000001bed1b82710, C4<1>, C4<1>;
L_000001bed1b82630 .functor NOT 1, L_000001bed1c44a80, C4<0>, C4<0>, C4<0>;
L_000001bed1b1efc0 .functor AND 1, L_000001bed1b827f0, L_000001bed1b82630, C4<1>, C4<1>;
L_000001bed1b1e4d0 .functor AND 32, L_000001bed1c45020, L_000001bed1c45520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1b1eaf0 .functor NOT 1, L_000001bed1c44080, C4<0>, C4<0>, C4<0>;
L_000001bed1b1f030 .functor NOT 1, L_000001bed1c45660, C4<0>, C4<0>, C4<0>;
L_000001bed1c4a440 .functor AND 1, L_000001bed1b1eaf0, L_000001bed1b1f030, C4<1>, C4<1>;
L_000001bed1c4a4b0 .functor AND 1, L_000001bed1c4a440, L_000001bed1c45ac0, C4<1>, C4<1>;
L_000001bed1c4a520 .functor AND 32, L_000001bed1c44260, L_000001bed1c43f40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c499c0 .functor OR 32, L_000001bed1b1e4d0, L_000001bed1c4a520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bed1c4ac90 .functor NOT 1, L_000001bed1c44620, C4<0>, C4<0>, C4<0>;
L_000001bed1c4a590 .functor AND 1, L_000001bed1c4ac90, L_000001bed1c453e0, C4<1>, C4<1>;
L_000001bed1c49fe0 .functor NOT 1, L_000001bed1c45d40, C4<0>, C4<0>, C4<0>;
L_000001bed1c4ade0 .functor AND 1, L_000001bed1c4a590, L_000001bed1c49fe0, C4<1>, C4<1>;
L_000001bed1c4a980 .functor AND 32, L_000001bed1c46420, v000001bed1c31190_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c49720 .functor OR 32, L_000001bed1c499c0, L_000001bed1c4a980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bed1c4a830 .functor NOT 1, L_000001bed1c464c0, C4<0>, C4<0>, C4<0>;
L_000001bed1c4ac20 .functor AND 1, L_000001bed1c4a830, L_000001bed1c45700, C4<1>, C4<1>;
L_000001bed1c49e90 .functor AND 1, L_000001bed1c4ac20, L_000001bed1c45200, C4<1>, C4<1>;
L_000001bed1c49790 .functor AND 32, L_000001bed1c44bc0, L_000001bed1c471e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c49b80 .functor OR 32, L_000001bed1c49720, L_000001bed1c49790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bed1c4a9f0 .functor NOT 1, L_000001bed1c450c0, C4<0>, C4<0>, C4<0>;
L_000001bed1c4a8a0 .functor AND 1, L_000001bed1c457a0, L_000001bed1c4a9f0, C4<1>, C4<1>;
L_000001bed1c49640 .functor NOT 1, L_000001bed1c45b60, C4<0>, C4<0>, C4<0>;
L_000001bed1c4a360 .functor AND 1, L_000001bed1c4a8a0, L_000001bed1c49640, C4<1>, C4<1>;
L_000001bed1c4a600 .functor AND 32, L_000001bed1c45c00, v000001bed1c15730_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c49b10 .functor OR 32, L_000001bed1c49b80, L_000001bed1c4a600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bed1c31870_0 .net *"_ivl_1", 0 0, L_000001bed1c45160;  1 drivers
v000001bed1c30010_0 .net *"_ivl_11", 0 0, L_000001bed1c44a80;  1 drivers
v000001bed1c31410_0 .net *"_ivl_12", 0 0, L_000001bed1b82630;  1 drivers
v000001bed1c300b0_0 .net *"_ivl_14", 0 0, L_000001bed1b1efc0;  1 drivers
v000001bed1c30150_0 .net *"_ivl_16", 31 0, L_000001bed1c45020;  1 drivers
v000001bed1c314b0_0 .net *"_ivl_18", 31 0, L_000001bed1b1e4d0;  1 drivers
v000001bed1c319b0_0 .net *"_ivl_2", 0 0, L_000001bed1b826a0;  1 drivers
v000001bed1c30e70_0 .net *"_ivl_21", 0 0, L_000001bed1c44080;  1 drivers
v000001bed1c31c30_0 .net *"_ivl_22", 0 0, L_000001bed1b1eaf0;  1 drivers
v000001bed1c31230_0 .net *"_ivl_25", 0 0, L_000001bed1c45660;  1 drivers
v000001bed1c30290_0 .net *"_ivl_26", 0 0, L_000001bed1b1f030;  1 drivers
v000001bed1c301f0_0 .net *"_ivl_28", 0 0, L_000001bed1c4a440;  1 drivers
v000001bed1c31550_0 .net *"_ivl_31", 0 0, L_000001bed1c45ac0;  1 drivers
v000001bed1c315f0_0 .net *"_ivl_32", 0 0, L_000001bed1c4a4b0;  1 drivers
v000001bed1c31f50_0 .net *"_ivl_34", 31 0, L_000001bed1c44260;  1 drivers
v000001bed1c30a10_0 .net *"_ivl_36", 31 0, L_000001bed1c4a520;  1 drivers
v000001bed1c30330_0 .net *"_ivl_38", 31 0, L_000001bed1c499c0;  1 drivers
v000001bed1c31690_0 .net *"_ivl_41", 0 0, L_000001bed1c44620;  1 drivers
v000001bed1c30ab0_0 .net *"_ivl_42", 0 0, L_000001bed1c4ac90;  1 drivers
v000001bed1c312d0_0 .net *"_ivl_45", 0 0, L_000001bed1c453e0;  1 drivers
v000001bed1c31730_0 .net *"_ivl_46", 0 0, L_000001bed1c4a590;  1 drivers
v000001bed1c30f10_0 .net *"_ivl_49", 0 0, L_000001bed1c45d40;  1 drivers
v000001bed1c30c90_0 .net *"_ivl_5", 0 0, L_000001bed1c45a20;  1 drivers
v000001bed1c317d0_0 .net *"_ivl_50", 0 0, L_000001bed1c49fe0;  1 drivers
v000001bed1c31910_0 .net *"_ivl_52", 0 0, L_000001bed1c4ade0;  1 drivers
v000001bed1c30830_0 .net *"_ivl_54", 31 0, L_000001bed1c46420;  1 drivers
v000001bed1c32090_0 .net *"_ivl_56", 31 0, L_000001bed1c4a980;  1 drivers
v000001bed1c31af0_0 .net *"_ivl_58", 31 0, L_000001bed1c49720;  1 drivers
v000001bed1c303d0_0 .net *"_ivl_6", 0 0, L_000001bed1b82710;  1 drivers
v000001bed1c30970_0 .net *"_ivl_61", 0 0, L_000001bed1c464c0;  1 drivers
v000001bed1c32130_0 .net *"_ivl_62", 0 0, L_000001bed1c4a830;  1 drivers
v000001bed1c30510_0 .net *"_ivl_65", 0 0, L_000001bed1c45700;  1 drivers
v000001bed1c321d0_0 .net *"_ivl_66", 0 0, L_000001bed1c4ac20;  1 drivers
v000001bed1c32270_0 .net *"_ivl_69", 0 0, L_000001bed1c45200;  1 drivers
v000001bed1c323b0_0 .net *"_ivl_70", 0 0, L_000001bed1c49e90;  1 drivers
v000001bed1c305b0_0 .net *"_ivl_72", 31 0, L_000001bed1c44bc0;  1 drivers
v000001bed1c30d30_0 .net *"_ivl_74", 31 0, L_000001bed1c49790;  1 drivers
v000001bed1c30dd0_0 .net *"_ivl_76", 31 0, L_000001bed1c49b80;  1 drivers
v000001bed1c30fb0_0 .net *"_ivl_79", 0 0, L_000001bed1c457a0;  1 drivers
v000001bed1c32a90_0 .net *"_ivl_8", 0 0, L_000001bed1b827f0;  1 drivers
v000001bed1c32bd0_0 .net *"_ivl_81", 0 0, L_000001bed1c450c0;  1 drivers
v000001bed1c32b30_0 .net *"_ivl_82", 0 0, L_000001bed1c4a9f0;  1 drivers
v000001bed1c32c70_0 .net *"_ivl_84", 0 0, L_000001bed1c4a8a0;  1 drivers
v000001bed1c32590_0 .net *"_ivl_87", 0 0, L_000001bed1c45b60;  1 drivers
v000001bed1c32630_0 .net *"_ivl_88", 0 0, L_000001bed1c49640;  1 drivers
v000001bed1c329f0_0 .net *"_ivl_90", 0 0, L_000001bed1c4a360;  1 drivers
v000001bed1c326d0_0 .net *"_ivl_92", 31 0, L_000001bed1c45c00;  1 drivers
v000001bed1c32770_0 .net *"_ivl_94", 31 0, L_000001bed1c4a600;  1 drivers
v000001bed1c32810_0 .net "ina", 31 0, L_000001bed1c45520;  1 drivers
v000001bed1c328b0_0 .net "inb", 31 0, L_000001bed1c43f40;  alias, 1 drivers
v000001bed1c32950_0 .net "inc", 31 0, v000001bed1c31190_0;  alias, 1 drivers
v000001bed1c2b1f0_0 .net "ind", 31 0, L_000001bed1c471e0;  alias, 1 drivers
v000001bed1c2c9b0_0 .net "ine", 31 0, v000001bed1c15730_0;  alias, 1 drivers
L_000001bed1c600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c2cb90_0 .net "inf", 31 0, L_000001bed1c600d0;  1 drivers
L_000001bed1c60118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c2bd30_0 .net "ing", 31 0, L_000001bed1c60118;  1 drivers
L_000001bed1c60160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bed1c2d1d0_0 .net "inh", 31 0, L_000001bed1c60160;  1 drivers
v000001bed1c2c7d0_0 .net "out", 31 0, L_000001bed1c49b10;  alias, 1 drivers
v000001bed1c2b0b0_0 .net "sel", 2 0, L_000001bed1c44760;  alias, 1 drivers
L_000001bed1c45160 .part L_000001bed1c44760, 2, 1;
L_000001bed1c45a20 .part L_000001bed1c44760, 1, 1;
L_000001bed1c44a80 .part L_000001bed1c44760, 0, 1;
LS_000001bed1c45020_0_0 .concat [ 1 1 1 1], L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0;
LS_000001bed1c45020_0_4 .concat [ 1 1 1 1], L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0;
LS_000001bed1c45020_0_8 .concat [ 1 1 1 1], L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0;
LS_000001bed1c45020_0_12 .concat [ 1 1 1 1], L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0;
LS_000001bed1c45020_0_16 .concat [ 1 1 1 1], L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0;
LS_000001bed1c45020_0_20 .concat [ 1 1 1 1], L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0;
LS_000001bed1c45020_0_24 .concat [ 1 1 1 1], L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0;
LS_000001bed1c45020_0_28 .concat [ 1 1 1 1], L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0, L_000001bed1b1efc0;
LS_000001bed1c45020_1_0 .concat [ 4 4 4 4], LS_000001bed1c45020_0_0, LS_000001bed1c45020_0_4, LS_000001bed1c45020_0_8, LS_000001bed1c45020_0_12;
LS_000001bed1c45020_1_4 .concat [ 4 4 4 4], LS_000001bed1c45020_0_16, LS_000001bed1c45020_0_20, LS_000001bed1c45020_0_24, LS_000001bed1c45020_0_28;
L_000001bed1c45020 .concat [ 16 16 0 0], LS_000001bed1c45020_1_0, LS_000001bed1c45020_1_4;
L_000001bed1c44080 .part L_000001bed1c44760, 2, 1;
L_000001bed1c45660 .part L_000001bed1c44760, 1, 1;
L_000001bed1c45ac0 .part L_000001bed1c44760, 0, 1;
LS_000001bed1c44260_0_0 .concat [ 1 1 1 1], L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0;
LS_000001bed1c44260_0_4 .concat [ 1 1 1 1], L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0;
LS_000001bed1c44260_0_8 .concat [ 1 1 1 1], L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0;
LS_000001bed1c44260_0_12 .concat [ 1 1 1 1], L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0;
LS_000001bed1c44260_0_16 .concat [ 1 1 1 1], L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0;
LS_000001bed1c44260_0_20 .concat [ 1 1 1 1], L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0;
LS_000001bed1c44260_0_24 .concat [ 1 1 1 1], L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0;
LS_000001bed1c44260_0_28 .concat [ 1 1 1 1], L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0, L_000001bed1c4a4b0;
LS_000001bed1c44260_1_0 .concat [ 4 4 4 4], LS_000001bed1c44260_0_0, LS_000001bed1c44260_0_4, LS_000001bed1c44260_0_8, LS_000001bed1c44260_0_12;
LS_000001bed1c44260_1_4 .concat [ 4 4 4 4], LS_000001bed1c44260_0_16, LS_000001bed1c44260_0_20, LS_000001bed1c44260_0_24, LS_000001bed1c44260_0_28;
L_000001bed1c44260 .concat [ 16 16 0 0], LS_000001bed1c44260_1_0, LS_000001bed1c44260_1_4;
L_000001bed1c44620 .part L_000001bed1c44760, 2, 1;
L_000001bed1c453e0 .part L_000001bed1c44760, 1, 1;
L_000001bed1c45d40 .part L_000001bed1c44760, 0, 1;
LS_000001bed1c46420_0_0 .concat [ 1 1 1 1], L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0;
LS_000001bed1c46420_0_4 .concat [ 1 1 1 1], L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0;
LS_000001bed1c46420_0_8 .concat [ 1 1 1 1], L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0;
LS_000001bed1c46420_0_12 .concat [ 1 1 1 1], L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0;
LS_000001bed1c46420_0_16 .concat [ 1 1 1 1], L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0;
LS_000001bed1c46420_0_20 .concat [ 1 1 1 1], L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0;
LS_000001bed1c46420_0_24 .concat [ 1 1 1 1], L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0;
LS_000001bed1c46420_0_28 .concat [ 1 1 1 1], L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0, L_000001bed1c4ade0;
LS_000001bed1c46420_1_0 .concat [ 4 4 4 4], LS_000001bed1c46420_0_0, LS_000001bed1c46420_0_4, LS_000001bed1c46420_0_8, LS_000001bed1c46420_0_12;
LS_000001bed1c46420_1_4 .concat [ 4 4 4 4], LS_000001bed1c46420_0_16, LS_000001bed1c46420_0_20, LS_000001bed1c46420_0_24, LS_000001bed1c46420_0_28;
L_000001bed1c46420 .concat [ 16 16 0 0], LS_000001bed1c46420_1_0, LS_000001bed1c46420_1_4;
L_000001bed1c464c0 .part L_000001bed1c44760, 2, 1;
L_000001bed1c45700 .part L_000001bed1c44760, 1, 1;
L_000001bed1c45200 .part L_000001bed1c44760, 0, 1;
LS_000001bed1c44bc0_0_0 .concat [ 1 1 1 1], L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90;
LS_000001bed1c44bc0_0_4 .concat [ 1 1 1 1], L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90;
LS_000001bed1c44bc0_0_8 .concat [ 1 1 1 1], L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90;
LS_000001bed1c44bc0_0_12 .concat [ 1 1 1 1], L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90;
LS_000001bed1c44bc0_0_16 .concat [ 1 1 1 1], L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90;
LS_000001bed1c44bc0_0_20 .concat [ 1 1 1 1], L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90;
LS_000001bed1c44bc0_0_24 .concat [ 1 1 1 1], L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90;
LS_000001bed1c44bc0_0_28 .concat [ 1 1 1 1], L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90, L_000001bed1c49e90;
LS_000001bed1c44bc0_1_0 .concat [ 4 4 4 4], LS_000001bed1c44bc0_0_0, LS_000001bed1c44bc0_0_4, LS_000001bed1c44bc0_0_8, LS_000001bed1c44bc0_0_12;
LS_000001bed1c44bc0_1_4 .concat [ 4 4 4 4], LS_000001bed1c44bc0_0_16, LS_000001bed1c44bc0_0_20, LS_000001bed1c44bc0_0_24, LS_000001bed1c44bc0_0_28;
L_000001bed1c44bc0 .concat [ 16 16 0 0], LS_000001bed1c44bc0_1_0, LS_000001bed1c44bc0_1_4;
L_000001bed1c457a0 .part L_000001bed1c44760, 2, 1;
L_000001bed1c450c0 .part L_000001bed1c44760, 1, 1;
L_000001bed1c45b60 .part L_000001bed1c44760, 0, 1;
LS_000001bed1c45c00_0_0 .concat [ 1 1 1 1], L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360;
LS_000001bed1c45c00_0_4 .concat [ 1 1 1 1], L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360;
LS_000001bed1c45c00_0_8 .concat [ 1 1 1 1], L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360;
LS_000001bed1c45c00_0_12 .concat [ 1 1 1 1], L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360;
LS_000001bed1c45c00_0_16 .concat [ 1 1 1 1], L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360;
LS_000001bed1c45c00_0_20 .concat [ 1 1 1 1], L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360;
LS_000001bed1c45c00_0_24 .concat [ 1 1 1 1], L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360;
LS_000001bed1c45c00_0_28 .concat [ 1 1 1 1], L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360, L_000001bed1c4a360;
LS_000001bed1c45c00_1_0 .concat [ 4 4 4 4], LS_000001bed1c45c00_0_0, LS_000001bed1c45c00_0_4, LS_000001bed1c45c00_0_8, LS_000001bed1c45c00_0_12;
LS_000001bed1c45c00_1_4 .concat [ 4 4 4 4], LS_000001bed1c45c00_0_16, LS_000001bed1c45c00_0_20, LS_000001bed1c45c00_0_24, LS_000001bed1c45c00_0_28;
L_000001bed1c45c00 .concat [ 16 16 0 0], LS_000001bed1c45c00_1_0, LS_000001bed1c45c00_1_4;
S_000001bed1c11640 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001bed1999f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001bed1c2cd70_0 .net "Write_Data", 31 0, v000001bed1c04d70_0;  alias, 1 drivers
v000001bed1c2ceb0_0 .net "addr", 31 0, v000001bed1c051d0_0;  alias, 1 drivers
v000001bed1c2cf50_0 .net "clk", 0 0, L_000001bed1b820f0;  alias, 1 drivers
v000001bed1c2c0f0_0 .net "mem_out", 31 0, v000001bed1c2d4f0_0;  alias, 1 drivers
v000001bed1c2ad90_0 .net "mem_read", 0 0, v000001bed1c054f0_0;  alias, 1 drivers
v000001bed1c2ae30_0 .net "mem_write", 0 0, v000001bed1c04910_0;  alias, 1 drivers
S_000001bed1c117d0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001bed1c11640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001bed1c2b970 .array "DataMem", 1023 0, 31 0;
v000001bed1c2ccd0_0 .net "Data_In", 31 0, v000001bed1c04d70_0;  alias, 1 drivers
v000001bed1c2d4f0_0 .var "Data_Out", 31 0;
v000001bed1c2c550_0 .net "Write_en", 0 0, v000001bed1c04910_0;  alias, 1 drivers
v000001bed1c2c4b0_0 .net "addr", 31 0, v000001bed1c051d0_0;  alias, 1 drivers
v000001bed1c2ce10_0 .net "clk", 0 0, L_000001bed1b820f0;  alias, 1 drivers
v000001bed1c2c5f0_0 .var/i "i", 31 0;
S_000001bed1c11960 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001bed1999f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001bed1c3cf70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bed1c3cfa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bed1c3cfe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bed1c3d018 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bed1c3d050 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bed1c3d088 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bed1c3d0c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bed1c3d0f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bed1c3d130 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bed1c3d168 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bed1c3d1a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bed1c3d1d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bed1c3d210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bed1c3d248 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bed1c3d280 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bed1c3d2b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bed1c3d2f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bed1c3d328 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bed1c3d360 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bed1c3d398 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bed1c3d3d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bed1c3d408 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bed1c3d440 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bed1c3d478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bed1c3d4b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bed1c2c910_0 .net "MEM_ALU_OUT", 31 0, v000001bed1c051d0_0;  alias, 1 drivers
v000001bed1c2bb50_0 .net "MEM_Data_mem_out", 31 0, v000001bed1c2d4f0_0;  alias, 1 drivers
v000001bed1c2c190_0 .net "MEM_memread", 0 0, v000001bed1c054f0_0;  alias, 1 drivers
v000001bed1c2ca50_0 .net "MEM_opcode", 11 0, v000001bed1c04af0_0;  alias, 1 drivers
v000001bed1c2cff0_0 .net "MEM_rd_ind", 4 0, v000001bed1c05450_0;  alias, 1 drivers
v000001bed1c2ba10_0 .net "MEM_rd_indzero", 0 0, v000001bed1c04ff0_0;  alias, 1 drivers
v000001bed1c2b010_0 .net "MEM_regwrite", 0 0, v000001bed1c04cd0_0;  alias, 1 drivers
v000001bed1c2bdd0_0 .var "WB_ALU_OUT", 31 0;
v000001bed1c2b510_0 .var "WB_Data_mem_out", 31 0;
v000001bed1c2d130_0 .var "WB_memread", 0 0;
v000001bed1c2b330_0 .var "WB_rd_ind", 4 0;
v000001bed1c2c370_0 .var "WB_rd_indzero", 0 0;
v000001bed1c2b6f0_0 .var "WB_regwrite", 0 0;
v000001bed1c2c230_0 .net "clk", 0 0, L_000001bed1c54ce0;  1 drivers
v000001bed1c2c410_0 .var "hlt", 0 0;
v000001bed1c2aed0_0 .net "rst", 0 0, v000001bed1c42e60_0;  alias, 1 drivers
E_000001bed1b8ad80 .event posedge, v000001bed1c05630_0, v000001bed1c2c230_0;
S_000001bed1c0fd40 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001bed1999f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001bed1c54ea0 .functor AND 32, v000001bed1c2b510_0, L_000001bed1cbdb50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c54f10 .functor NOT 1, v000001bed1c2d130_0, C4<0>, C4<0>, C4<0>;
L_000001bed1c54d50 .functor AND 32, v000001bed1c2bdd0_0, L_000001bed1cbed70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bed1c54dc0 .functor OR 32, L_000001bed1c54ea0, L_000001bed1c54d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bed1c2bbf0_0 .net "Write_Data_RegFile", 31 0, L_000001bed1c54dc0;  alias, 1 drivers
v000001bed1c2b150_0 .net *"_ivl_0", 31 0, L_000001bed1cbdb50;  1 drivers
v000001bed1c2bab0_0 .net *"_ivl_2", 31 0, L_000001bed1c54ea0;  1 drivers
v000001bed1c2c690_0 .net *"_ivl_4", 0 0, L_000001bed1c54f10;  1 drivers
v000001bed1c2c730_0 .net *"_ivl_6", 31 0, L_000001bed1cbed70;  1 drivers
v000001bed1c2d270_0 .net *"_ivl_8", 31 0, L_000001bed1c54d50;  1 drivers
v000001bed1c2d310_0 .net "alu_out", 31 0, v000001bed1c2bdd0_0;  alias, 1 drivers
v000001bed1c2bc90_0 .net "mem_out", 31 0, v000001bed1c2b510_0;  alias, 1 drivers
v000001bed1c2b3d0_0 .net "mem_read", 0 0, v000001bed1c2d130_0;  alias, 1 drivers
LS_000001bed1cbdb50_0_0 .concat [ 1 1 1 1], v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0;
LS_000001bed1cbdb50_0_4 .concat [ 1 1 1 1], v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0;
LS_000001bed1cbdb50_0_8 .concat [ 1 1 1 1], v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0;
LS_000001bed1cbdb50_0_12 .concat [ 1 1 1 1], v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0;
LS_000001bed1cbdb50_0_16 .concat [ 1 1 1 1], v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0;
LS_000001bed1cbdb50_0_20 .concat [ 1 1 1 1], v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0;
LS_000001bed1cbdb50_0_24 .concat [ 1 1 1 1], v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0;
LS_000001bed1cbdb50_0_28 .concat [ 1 1 1 1], v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0, v000001bed1c2d130_0;
LS_000001bed1cbdb50_1_0 .concat [ 4 4 4 4], LS_000001bed1cbdb50_0_0, LS_000001bed1cbdb50_0_4, LS_000001bed1cbdb50_0_8, LS_000001bed1cbdb50_0_12;
LS_000001bed1cbdb50_1_4 .concat [ 4 4 4 4], LS_000001bed1cbdb50_0_16, LS_000001bed1cbdb50_0_20, LS_000001bed1cbdb50_0_24, LS_000001bed1cbdb50_0_28;
L_000001bed1cbdb50 .concat [ 16 16 0 0], LS_000001bed1cbdb50_1_0, LS_000001bed1cbdb50_1_4;
LS_000001bed1cbed70_0_0 .concat [ 1 1 1 1], L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10;
LS_000001bed1cbed70_0_4 .concat [ 1 1 1 1], L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10;
LS_000001bed1cbed70_0_8 .concat [ 1 1 1 1], L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10;
LS_000001bed1cbed70_0_12 .concat [ 1 1 1 1], L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10;
LS_000001bed1cbed70_0_16 .concat [ 1 1 1 1], L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10;
LS_000001bed1cbed70_0_20 .concat [ 1 1 1 1], L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10;
LS_000001bed1cbed70_0_24 .concat [ 1 1 1 1], L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10;
LS_000001bed1cbed70_0_28 .concat [ 1 1 1 1], L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10, L_000001bed1c54f10;
LS_000001bed1cbed70_1_0 .concat [ 4 4 4 4], LS_000001bed1cbed70_0_0, LS_000001bed1cbed70_0_4, LS_000001bed1cbed70_0_8, LS_000001bed1cbed70_0_12;
LS_000001bed1cbed70_1_4 .concat [ 4 4 4 4], LS_000001bed1cbed70_0_16, LS_000001bed1cbed70_0_20, LS_000001bed1cbed70_0_24, LS_000001bed1cbed70_0_28;
L_000001bed1cbed70 .concat [ 16 16 0 0], LS_000001bed1cbed70_1_0, LS_000001bed1cbed70_1_4;
    .scope S_000001bed1c11320;
T_0 ;
    %wait E_000001bed1b89a40;
    %load/vec4 v000001bed1c31b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bed1c31190_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bed1c30470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001bed1c30b50_0;
    %assign/vec4 v000001bed1c31190_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bed1c11000;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bed1c306f0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001bed1c306f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bed1c306f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %load/vec4 v000001bed1c306f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bed1c306f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c308d0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001bed1c10830;
T_2 ;
    %wait E_000001bed1b8b280;
    %load/vec4 v000001bed1c2fe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001bed1c19f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c19de0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c31eb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c31370_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c31cd0_0, 0;
    %assign/vec4 v000001bed1c30650_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001bed1c31050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001bed1c2fd90_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001bed1c19f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c19de0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c31eb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c31370_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c31cd0_0, 0;
    %assign/vec4 v000001bed1c30650_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001bed1c31050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001bed1c2ff70_0;
    %assign/vec4 v000001bed1c19de0_0, 0;
    %load/vec4 v000001bed1c30790_0;
    %assign/vec4 v000001bed1c19f20_0, 0;
    %load/vec4 v000001bed1c2ff70_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001bed1c31370_0, 0;
    %load/vec4 v000001bed1c2ff70_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bed1c30650_0, 4, 5;
    %load/vec4 v000001bed1c2ff70_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001bed1c2ff70_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bed1c30650_0, 4, 5;
    %load/vec4 v000001bed1c2ff70_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001bed1c2ff70_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bed1c2ff70_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001bed1c2ff70_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001bed1c2ff70_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001bed1c2ff70_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001bed1c31cd0_0, 0;
    %load/vec4 v000001bed1c2ff70_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001bed1c2ff70_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001bed1c31eb0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001bed1c2ff70_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001bed1c31eb0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001bed1c2ff70_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001bed1c31eb0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001bed1c106a0;
T_3 ;
    %wait E_000001bed1b89a40;
    %load/vec4 v000001bed1c17f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bed1c17ea0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001bed1c17ea0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bed1c17ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c17e00, 0, 4;
    %load/vec4 v000001bed1c17ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bed1c17ea0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001bed1c17a40_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001bed1c17860_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001bed1c175e0_0;
    %load/vec4 v000001bed1c17a40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c17e00, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c17e00, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001bed1c106a0;
T_4 ;
    %wait E_000001bed1b8a080;
    %load/vec4 v000001bed1c17a40_0;
    %load/vec4 v000001bed1c17360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001bed1c17a40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001bed1c17860_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001bed1c175e0_0;
    %assign/vec4 v000001bed1c16dc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bed1c17360_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001bed1c17e00, 4;
    %assign/vec4 v000001bed1c16dc0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bed1c106a0;
T_5 ;
    %wait E_000001bed1b8a080;
    %load/vec4 v000001bed1c17a40_0;
    %load/vec4 v000001bed1c17400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001bed1c17a40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001bed1c17860_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001bed1c175e0_0;
    %assign/vec4 v000001bed1c16c80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001bed1c17400_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001bed1c17e00, 4;
    %assign/vec4 v000001bed1c16c80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001bed1c106a0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001bed1c0fbb0;
    %jmp t_0;
    .scope S_000001bed1c0fbb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bed1c16b40_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001bed1c16b40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001bed1c16b40_0;
    %ix/getv/s 4, v000001bed1c16b40_0;
    %load/vec4a v000001bed1c17e00, 4;
    %ix/getv/s 4, v000001bed1c16b40_0;
    %load/vec4a v000001bed1c17e00, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001bed1c16b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bed1c16b40_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001bed1c106a0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001bed1c0fed0;
T_7 ;
    %wait E_000001bed1b89a80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bed1c18580_0, 0, 32;
    %load/vec4 v000001bed1c17040_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bed1c17040_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bed1c16960_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bed1c18580_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001bed1c17040_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bed1c17040_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bed1c17040_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bed1c16960_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bed1c18580_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001bed1c16960_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001bed1c16960_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bed1c18580_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001bed1c11190;
T_8 ;
    %wait E_000001bed1b89a40;
    %load/vec4 v000001bed1c1b6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bed1c1b960_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001bed1c1d440_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bed1c1d440_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001bed1c1b960_0;
    %load/vec4 v000001bed1c1db20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bed1c1b960_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bed1c1b960_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bed1c1b960_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001bed1c1b960_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bed1c1b960_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bed1c1b960_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001bed1c11190;
T_9 ;
    %wait E_000001bed1b89a40;
    %load/vec4 v000001bed1c1b6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bed1c1ccc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001bed1c1d4e0_0;
    %assign/vec4 v000001bed1c1ccc0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001bed1c10ce0;
T_10 ;
    %wait E_000001bed1b8a8c0;
    %load/vec4 v000001bed1c1e200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bed1c1e340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bed1c1e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bed1c1df80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bed1c1cea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bed1c1dbc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bed1c1ce00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001bed1c1cb80_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001bed1c1cf40_0;
    %load/vec4 v000001bed1c1cc20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001bed1c1cfe0_0;
    %load/vec4 v000001bed1c1cc20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001bed1c1c680_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001bed1c1da80_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001bed1c1cf40_0;
    %load/vec4 v000001bed1c1c720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001bed1c1cfe0_0;
    %load/vec4 v000001bed1c1c720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bed1c1e340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bed1c1e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bed1c1df80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bed1c1cea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bed1c1dbc0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001bed1c1dc60_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bed1c1e340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bed1c1e2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bed1c1df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bed1c1cea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bed1c1dbc0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bed1c1e340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bed1c1e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bed1c1df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bed1c1cea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bed1c1dbc0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001bed1c10b50;
T_11 ;
    %wait E_000001bed1b8a380;
    %load/vec4 v000001bed1c127b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001bed1c11bd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c11db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c13d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c13ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c12f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c13930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c139d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c12a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c14290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c12030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c13110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c11c70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c12170_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c13a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c12df0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c12210_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c122b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c120d0_0, 0;
    %assign/vec4 v000001bed1c11d10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001bed1c13570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001bed1c12710_0;
    %assign/vec4 v000001bed1c11d10_0, 0;
    %load/vec4 v000001bed1c13250_0;
    %assign/vec4 v000001bed1c120d0_0, 0;
    %load/vec4 v000001bed1c13390_0;
    %assign/vec4 v000001bed1c122b0_0, 0;
    %load/vec4 v000001bed1c12490_0;
    %assign/vec4 v000001bed1c12210_0, 0;
    %load/vec4 v000001bed1c14010_0;
    %assign/vec4 v000001bed1c12df0_0, 0;
    %load/vec4 v000001bed1c12530_0;
    %assign/vec4 v000001bed1c13a70_0, 0;
    %load/vec4 v000001bed1c125d0_0;
    %assign/vec4 v000001bed1c12170_0, 0;
    %load/vec4 v000001bed1c14150_0;
    %assign/vec4 v000001bed1c11c70_0, 0;
    %load/vec4 v000001bed1c123f0_0;
    %assign/vec4 v000001bed1c13110_0, 0;
    %load/vec4 v000001bed1c12c10_0;
    %assign/vec4 v000001bed1c12030_0, 0;
    %load/vec4 v000001bed1c136b0_0;
    %assign/vec4 v000001bed1c14290_0, 0;
    %load/vec4 v000001bed1c12cb0_0;
    %assign/vec4 v000001bed1c12a30_0, 0;
    %load/vec4 v000001bed1c12ad0_0;
    %assign/vec4 v000001bed1c139d0_0, 0;
    %load/vec4 v000001bed1c131b0_0;
    %assign/vec4 v000001bed1c13930_0, 0;
    %load/vec4 v000001bed1c128f0_0;
    %assign/vec4 v000001bed1c12f30_0, 0;
    %load/vec4 v000001bed1c13f70_0;
    %assign/vec4 v000001bed1c13ed0_0, 0;
    %load/vec4 v000001bed1c132f0_0;
    %assign/vec4 v000001bed1c13d90_0, 0;
    %load/vec4 v000001bed1c12350_0;
    %assign/vec4 v000001bed1c11db0_0, 0;
    %load/vec4 v000001bed1c140b0_0;
    %assign/vec4 v000001bed1c11bd0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001bed1c11bd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c11db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c13d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c13ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c12f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c13930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c139d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c12a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c14290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c12030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c13110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c11c70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c12170_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c13a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c12df0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c12210_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c122b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c120d0_0, 0;
    %assign/vec4 v000001bed1c11d10_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001bed1c10510;
T_12 ;
    %wait E_000001bed1b8a3c0;
    %load/vec4 v000001bed1c1d260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001bed1c145b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c15730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c15410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c155f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c14ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c14fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c14bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c143d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c15910_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c157d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c15690_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c14b50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c150f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c148d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c14dd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c14510_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c14c90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c15050_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bed1c15870_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c146f0_0, 0;
    %assign/vec4 v000001bed1c14970_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001bed1c1d120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001bed1c12850_0;
    %assign/vec4 v000001bed1c14970_0, 0;
    %load/vec4 v000001bed1c12990_0;
    %assign/vec4 v000001bed1c146f0_0, 0;
    %load/vec4 v000001bed1c14830_0;
    %assign/vec4 v000001bed1c15870_0, 0;
    %load/vec4 v000001bed1c14f10_0;
    %assign/vec4 v000001bed1c15050_0, 0;
    %load/vec4 v000001bed1c14470_0;
    %assign/vec4 v000001bed1c14c90_0, 0;
    %load/vec4 v000001bed1c15190_0;
    %assign/vec4 v000001bed1c14510_0, 0;
    %load/vec4 v000001bed1c13430_0;
    %assign/vec4 v000001bed1c14dd0_0, 0;
    %load/vec4 v000001bed1c14e70_0;
    %assign/vec4 v000001bed1c148d0_0, 0;
    %load/vec4 v000001bed1c14650_0;
    %assign/vec4 v000001bed1c150f0_0, 0;
    %load/vec4 v000001bed1c154b0_0;
    %assign/vec4 v000001bed1c14b50_0, 0;
    %load/vec4 v000001bed1c15230_0;
    %assign/vec4 v000001bed1c15690_0, 0;
    %load/vec4 v000001bed1c159b0_0;
    %assign/vec4 v000001bed1c157d0_0, 0;
    %load/vec4 v000001bed1c15a50_0;
    %assign/vec4 v000001bed1c15910_0, 0;
    %load/vec4 v000001bed1c14a10_0;
    %assign/vec4 v000001bed1c143d0_0, 0;
    %load/vec4 v000001bed1c14d30_0;
    %assign/vec4 v000001bed1c14bf0_0, 0;
    %load/vec4 v000001bed1c14790_0;
    %assign/vec4 v000001bed1c14fb0_0, 0;
    %load/vec4 v000001bed1c15550_0;
    %assign/vec4 v000001bed1c14ab0_0, 0;
    %load/vec4 v000001bed1c15370_0;
    %assign/vec4 v000001bed1c155f0_0, 0;
    %load/vec4 v000001bed1c134d0_0;
    %assign/vec4 v000001bed1c15410_0, 0;
    %load/vec4 v000001bed1c12d50_0;
    %assign/vec4 v000001bed1c15730_0, 0;
    %load/vec4 v000001bed1c152d0_0;
    %assign/vec4 v000001bed1c145b0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001bed1c145b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c15730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c15410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c155f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c14ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c14fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c14bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c143d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c15910_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c157d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c15690_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c14b50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c150f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c148d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c14dd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c14510_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c14c90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c15050_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bed1c15870_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c146f0_0, 0;
    %assign/vec4 v000001bed1c14970_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bed19cd8a0;
T_13 ;
    %wait E_000001bed1b89bc0;
    %load/vec4 v000001bed1c08100_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001bed1c05e00_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001bed19d02d0;
T_14 ;
    %wait E_000001bed1b8a740;
    %load/vec4 v000001bed1c06b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001bed1c06a80_0;
    %pad/u 33;
    %load/vec4 v000001bed1c063a0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001bed1c08380_0, 0;
    %assign/vec4 v000001bed1c075c0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001bed1c06a80_0;
    %pad/u 33;
    %load/vec4 v000001bed1c063a0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001bed1c08380_0, 0;
    %assign/vec4 v000001bed1c075c0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001bed1c06a80_0;
    %pad/u 33;
    %load/vec4 v000001bed1c063a0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001bed1c08380_0, 0;
    %assign/vec4 v000001bed1c075c0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001bed1c06a80_0;
    %pad/u 33;
    %load/vec4 v000001bed1c063a0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001bed1c08380_0, 0;
    %assign/vec4 v000001bed1c075c0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001bed1c06a80_0;
    %pad/u 33;
    %load/vec4 v000001bed1c063a0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001bed1c08380_0, 0;
    %assign/vec4 v000001bed1c075c0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001bed1c06a80_0;
    %pad/u 33;
    %load/vec4 v000001bed1c063a0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001bed1c08380_0, 0;
    %assign/vec4 v000001bed1c075c0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001bed1c063a0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001bed1c075c0_0;
    %load/vec4 v000001bed1c063a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bed1c06a80_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001bed1c063a0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001bed1c063a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001bed1c075c0_0, 0;
    %load/vec4 v000001bed1c06a80_0;
    %ix/getv 4, v000001bed1c063a0_0;
    %shiftl 4;
    %assign/vec4 v000001bed1c08380_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001bed1c063a0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001bed1c075c0_0;
    %load/vec4 v000001bed1c063a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bed1c06a80_0;
    %load/vec4 v000001bed1c063a0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001bed1c063a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001bed1c075c0_0, 0;
    %load/vec4 v000001bed1c06a80_0;
    %ix/getv 4, v000001bed1c063a0_0;
    %shiftr 4;
    %assign/vec4 v000001bed1c08380_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bed1c075c0_0, 0;
    %load/vec4 v000001bed1c06a80_0;
    %load/vec4 v000001bed1c063a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001bed1c08380_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bed1c075c0_0, 0;
    %load/vec4 v000001bed1c063a0_0;
    %load/vec4 v000001bed1c06a80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001bed1c08380_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001bed1a56b50;
T_15 ;
    %wait E_000001bed1b8a1c0;
    %load/vec4 v000001bed1c05630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001bed1c04ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c04cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c04910_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c054f0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bed1c04af0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c05450_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c04d70_0, 0;
    %assign/vec4 v000001bed1c051d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001bed1b27d60_0;
    %assign/vec4 v000001bed1c051d0_0, 0;
    %load/vec4 v000001bed1c049b0_0;
    %assign/vec4 v000001bed1c04d70_0, 0;
    %load/vec4 v000001bed1c05130_0;
    %assign/vec4 v000001bed1c05450_0, 0;
    %load/vec4 v000001bed1b10f80_0;
    %assign/vec4 v000001bed1c04af0_0, 0;
    %load/vec4 v000001bed1b27220_0;
    %assign/vec4 v000001bed1c054f0_0, 0;
    %load/vec4 v000001bed1b10800_0;
    %assign/vec4 v000001bed1c04910_0, 0;
    %load/vec4 v000001bed1c04f50_0;
    %assign/vec4 v000001bed1c04cd0_0, 0;
    %load/vec4 v000001bed1c04870_0;
    %assign/vec4 v000001bed1c04ff0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001bed1c117d0;
T_16 ;
    %wait E_000001bed1b8a080;
    %load/vec4 v000001bed1c2c550_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001bed1c2ccd0_0;
    %load/vec4 v000001bed1c2c4b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001bed1c117d0;
T_17 ;
    %wait E_000001bed1b8a080;
    %load/vec4 v000001bed1c2c4b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001bed1c2b970, 4;
    %assign/vec4 v000001bed1c2d4f0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001bed1c117d0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bed1c2c5f0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001bed1c2c5f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bed1c2c5f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %load/vec4 v000001bed1c2c5f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bed1c2c5f0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bed1c2b970, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001bed1c117d0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bed1c2c5f0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001bed1c2c5f0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001bed1c2c5f0_0;
    %load/vec4a v000001bed1c2b970, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001bed1c2c5f0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001bed1c2c5f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bed1c2c5f0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001bed1c11960;
T_20 ;
    %wait E_000001bed1b8ad80;
    %load/vec4 v000001bed1c2aed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001bed1c2c370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c2c410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c2b6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bed1c2d130_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bed1c2b330_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bed1c2b510_0, 0;
    %assign/vec4 v000001bed1c2bdd0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001bed1c2c910_0;
    %assign/vec4 v000001bed1c2bdd0_0, 0;
    %load/vec4 v000001bed1c2bb50_0;
    %assign/vec4 v000001bed1c2b510_0, 0;
    %load/vec4 v000001bed1c2c190_0;
    %assign/vec4 v000001bed1c2d130_0, 0;
    %load/vec4 v000001bed1c2cff0_0;
    %assign/vec4 v000001bed1c2b330_0, 0;
    %load/vec4 v000001bed1c2b010_0;
    %assign/vec4 v000001bed1c2b6f0_0, 0;
    %load/vec4 v000001bed1c2ba10_0;
    %assign/vec4 v000001bed1c2c370_0, 0;
    %load/vec4 v000001bed1c2ca50_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001bed1c2c410_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001bed1999f50;
T_21 ;
    %wait E_000001bed1b89fc0;
    %load/vec4 v000001bed1c42b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bed1c42460_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001bed1c42460_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bed1c42460_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001bed1bacc30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bed1c439a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bed1c42e60_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001bed1bacc30;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001bed1c439a0_0;
    %inv;
    %assign/vec4 v000001bed1c439a0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001bed1bacc30;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./RemoveDuplicates/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bed1c42e60_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bed1c42e60_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001bed1c42280_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
