{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592947052865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592947052880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 23 18:17:32 2020 " "Processing started: Tue Jun 23 18:17:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592947052880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592947052880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off montagem -c montagem " "Command: quartus_map --read_settings_files=on --write_settings_files=off montagem -c montagem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592947052880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592947054778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592947054778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporizador-comportamental " "Found design unit 1: temporizador-comportamental" {  } { { "temporizador.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/temporizador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592947096004 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/temporizador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592947096004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592947096004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquina123-BEHAVIOR " "Found design unit 1: maquina123-BEHAVIOR" {  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592947096023 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquina123 " "Found entity 1: maquina123" {  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592947096023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592947096023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_combinatoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_combinatoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_combinatoria-bdf_type " "Found design unit 1: logica_combinatoria-bdf_type" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/logica_combinatoria.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592947096039 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_combinatoria " "Found entity 1: logica_combinatoria" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/logica_combinatoria.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592947096039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592947096039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "montagem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file montagem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 montagem " "Found entity 1: montagem" {  } { { "montagem.bdf" "" { Schematic "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/montagem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592947096042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592947096042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "montagem " "Elaborating entity \"montagem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592947096181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_combinatoria logica_combinatoria:inst " "Elaborating entity \"logica_combinatoria\" for hierarchy \"logica_combinatoria:inst\"" {  } { { "montagem.bdf" "inst" { Schematic "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/montagem.bdf" { { 48 552 712 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592947096251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina123 maquina123:inst1 " "Elaborating entity \"maquina123\" for hierarchy \"maquina123:inst1\"" {  } { { "montagem.bdf" "inst1" { Schematic "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/montagem.bdf" { { 64 320 480 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592947096276 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_fstate maquina.vhd(45) " "VHDL Process Statement warning at maquina.vhd(45): inferring latch(es) for signal or variable \"reg_fstate\", which holds its previous value in one or more paths through the process" {  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1592947096306 "|montagem|maquina123:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.AmA_AmB maquina.vhd(45) " "Inferred latch for \"reg_fstate.AmA_AmB\" at maquina.vhd(45)" {  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592947096306 "|montagem|maquina123:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.Apagado maquina.vhd(45) " "Inferred latch for \"reg_fstate.Apagado\" at maquina.vhd(45)" {  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592947096306 "|montagem|maquina123:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.VmA_VmB maquina.vhd(45) " "Inferred latch for \"reg_fstate.VmA_VmB\" at maquina.vhd(45)" {  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592947096306 "|montagem|maquina123:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.VmA_AmB maquina.vhd(45) " "Inferred latch for \"reg_fstate.VmA_AmB\" at maquina.vhd(45)" {  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592947096306 "|montagem|maquina123:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.AmA_VmB maquina.vhd(45) " "Inferred latch for \"reg_fstate.AmA_VmB\" at maquina.vhd(45)" {  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592947096307 "|montagem|maquina123:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.VmA_VdB maquina.vhd(45) " "Inferred latch for \"reg_fstate.VmA_VdB\" at maquina.vhd(45)" {  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592947096307 "|montagem|maquina123:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.VdA_Vmb maquina.vhd(45) " "Inferred latch for \"reg_fstate.VdA_Vmb\" at maquina.vhd(45)" {  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592947096307 "|montagem|maquina123:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:inst2 " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:inst2\"" {  } { { "montagem.bdf" "inst2" { Schematic "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/montagem.bdf" { { 280 312 480 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592947096308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina123:inst1\|reg_fstate.VmA_VmB_265 " "Latch maquina123:inst1\|reg_fstate.VmA_VmB_265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA noturno " "Ports D and ENA on the latch are fed by the same signal noturno" {  } { { "montagem.bdf" "" { Schematic "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/montagem.bdf" { { 120 64 232 136 "noturno" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592947098617 ""}  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592947098617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina123:inst1\|reg_fstate.Apagado_244 " "Latch maquina123:inst1\|reg_fstate.Apagado_244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA noturno " "Ports D and ENA on the latch are fed by the same signal noturno" {  } { { "montagem.bdf" "" { Schematic "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/montagem.bdf" { { 120 64 232 136 "noturno" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592947098617 ""}  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592947098617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina123:inst1\|reg_fstate.AmA_AmB_223 " "Latch maquina123:inst1\|reg_fstate.AmA_AmB_223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA noturno " "Ports D and ENA on the latch are fed by the same signal noturno" {  } { { "montagem.bdf" "" { Schematic "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/montagem.bdf" { { 120 64 232 136 "noturno" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592947098617 ""}  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592947098617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina123:inst1\|reg_fstate.VmA_VdB_328 " "Latch maquina123:inst1\|reg_fstate.VmA_VdB_328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maquina123:inst1\|fstate.VmA_VdB " "Ports D and ENA on the latch are fed by the same signal maquina123:inst1\|fstate.VmA_VdB" {  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592947098617 ""}  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592947098617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina123:inst1\|reg_fstate.VmA_AmB_286 " "Latch maquina123:inst1\|reg_fstate.VmA_AmB_286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maquina123:inst1\|fstate.VmA_VdB " "Ports D and ENA on the latch are fed by the same signal maquina123:inst1\|fstate.VmA_VdB" {  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592947098618 ""}  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592947098618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina123:inst1\|reg_fstate.AmA_VmB_307 " "Latch maquina123:inst1\|reg_fstate.AmA_VmB_307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA noturno " "Ports D and ENA on the latch are fed by the same signal noturno" {  } { { "montagem.bdf" "" { Schematic "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/montagem.bdf" { { 120 64 232 136 "noturno" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592947098618 ""}  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592947098618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina123:inst1\|reg_fstate.VdA_Vmb_349 " "Latch maquina123:inst1\|reg_fstate.VdA_Vmb_349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA noturno " "Ports D and ENA on the latch are fed by the same signal noturno" {  } { { "montagem.bdf" "" { Schematic "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/montagem.bdf" { { 120 64 232 136 "noturno" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592947098618 ""}  } { { "maquina.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/enviar/montagem final/maquina.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592947098618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592947099006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592947101089 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592947101089 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592947101623 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592947101623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592947101623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592947101623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592947101752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 23 18:18:21 2020 " "Processing ended: Tue Jun 23 18:18:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592947101752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592947101752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592947101752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592947101752 ""}
