#
# Example input file for OpenADC-MakeISE, also the documentation basically
#
# OpenADC-MakeISE is a method of making ISE Project files automatically, and will eventually
# be extended to include command-line design flows. This saves the issue of dealing with changes
# in project files being added to git, especially if using different versions of ISE.
#
# WARNING: Everything is CASE SENSITIVE
#

[ISE Configuration]
#Generate project configuration
#You can specify any parameter here which will override the input file 'defaults'
InputFile = ise_verilog_template.xise.in
Version = 14.4
Device Family = Spartan6
Package = csg324
Device = xc6slx9
Speed Grade = -2
Verilog Include Directories = ../../hdl

[UCF Files]
#Normally just one UCF file
avnet_lx9board_ise/Avt_S6LX9_MicroBoard_UCF_110804.ucf

[Verilog Files]
#List of verilog source files... by default added for sim + implementation
avnet_lx9board_ise/lx9example_openadc.v
../hdl/async_receiver.v
../hdl/openadc_interface.v
../hdl/async_transmitter.v
../hdl/reg_main.v
../hdl/reg_openadc.v
../hdl/reg_openadc_adcfifo.v
../hdl/trigger_unit.v
../hdl/spartan6/dcm_phaseshift_interface.v
#clock_managment not needed if using advanced
#../hdl/spartan6/clock_managment.v
../hdl/spartan6/fifo_top.v
../hdl/serial_reg_iface.v
../hdl/spartan6/clock_managment_advanced.v
../hdl/spartan6/dcm_clkgen_load.v
setup.v = Setup File

[CoreGen Files]
#Add XCO files. You can just list the filename, OR have the CoreGen files be
#auto-generated as well by specifying the section name
fifoonly_adcfifo.xco = ADC FIFO CoreGen Setup

[ADC FIFO CoreGen Setup]
InputFile = fifoonly_adcfifo.xco.in
#WARNING: Do not modify this w/o adjusting 'Setup File' Depth
input_depth = 8192
output_depth = CALCULATE $input_depth$ / 4
full_threshold_assert_value = CALCULATE $input_depth$ - 2
full_threshold_negate_value = CALCULATE $input_depth$ - 1
#How to get these widths? Just copied from the file in the end...
write_data_count_width = 14
read_data_count_width = 12
data_count_width = 13

[Setup File]
AVNET
UART_CLK = 40000000
UART_BAUD = 512000
#WARNING: Do not modify this w/o adjust FIFO Setup
MAX_SAMPLES = 24573
HW_TYPE = 1
HW_VER = 0
SYSTEM_CLK = 100000000
CLOCK_ADVANCED
OPT_ETH
OPT_DDR
