// Seed: 369210302
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    input wire id_4,
    output tri1 id_5,
    output tri0 id_6,
    output supply0 id_7,
    input wor id_8,
    input supply0 id_9,
    output supply0 id_10
);
  assign id_5 = 1 & 1 & 1 & id_8 - id_2;
  always #1 $display(id_9, id_0);
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri1 id_4
    , id_8,
    output logic id_5,
    output logic id_6
);
  always @(1'd0) id_5 = #1 1;
  assign id_0 = 1'h0;
  wire id_9;
  module_0(
      id_4, id_3, id_1, id_1, id_4, id_3, id_0, id_0, id_2, id_2, id_3
  );
  always id_6 = #(1) id_1 + 1;
endmodule
