Analysis & Synthesis report for Rcv
Thu Dec 29 20:28:58 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Rcv|out_FSM:output_FSM|my_state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated
 17. Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_graycounter_tv6:rdptr_g1p
 18. Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_graycounter_pdc:wrptr_g1p
 19. Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|altsyncram_46d1:fifo_ram
 20. Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|dffpipe_ue9:rs_brp
 21. Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|dffpipe_ue9:rs_bwp
 22. Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp
 23. Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15
 24. Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp
 25. Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18
 26. Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component
 27. Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated
 28. Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p
 29. Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p
 30. Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram
 31. Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
 32. Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8
 33. Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
 34. Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11
 35. Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component
 36. Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated
 37. Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p
 38. Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p
 39. Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram
 40. Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
 41. Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8
 42. Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
 43. Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11
 44. Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component
 45. Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated
 46. Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p
 47. Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p
 48. Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram
 49. Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
 50. Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8
 51. Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
 52. Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11
 53. Parameter Settings for User Entity Instance: FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 54. Parameter Settings for User Entity Instance: FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component
 55. Parameter Settings for User Entity Instance: FIFO_1:valid_FIFO|dcfifo:dcfifo_component
 56. Parameter Settings for User Entity Instance: FIFO_1:discard_FIFO|dcfifo:dcfifo_component
 57. dcfifo Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "FIFO_1:discard_FIFO"
 59. Port Connectivity Checks: "FIFO_1:valid_FIFO"
 60. Port Connectivity Checks: "FIFO_1:start_stop_FIFO"
 61. Port Connectivity Checks: "FIFO_8:data_FIFO"
 62. Port Connectivity Checks: "in_FSM:input_FSM|CRC:CRC_detector"
 63. Port Connectivity Checks: "in_FSM:input_FSM|sequence_detector:preamble_detector"
 64. Post-Synthesis Netlist Statistics for Top Partition
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 29 20:28:58 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; Rcv                                         ;
; Top-level Entity Name           ; Rcv                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 838                                         ;
; Total pins                      ; 58                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 360,448                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Rcv                ; Rcv                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 2                  ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; in_FSM.vhd                       ; yes             ; User VHDL File               ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd                ;         ;
; Rcv.vhd                          ; yes             ; User VHDL File               ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd                   ;         ;
; sequence_detector.vhd            ; yes             ; User VHDL File               ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd     ;         ;
; FIFO_8.vhd                       ; yes             ; User Wizard-Generated File   ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_8.vhd                ;         ;
; CRC.vhd                          ; yes             ; User VHDL File               ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/CRC.vhd                   ;         ;
; out_FSM.vhd                      ; yes             ; User VHDL File               ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/out_FSM.vhd               ;         ;
; FIFO_1.vhd                       ; yes             ; User Wizard-Generated File   ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_1.vhd                ;         ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                 ;         ;
; db/dcfifo_63r1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf        ;         ;
; db/a_gray2bin_uab.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/a_gray2bin_uab.tdf     ;         ;
; db/a_graycounter_tv6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/a_graycounter_tv6.tdf  ;         ;
; db/a_graycounter_pdc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/a_graycounter_pdc.tdf  ;         ;
; db/altsyncram_46d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/altsyncram_46d1.tdf    ;         ;
; db/decode_v07.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/decode_v07.tdf         ;         ;
; db/mux_fr7.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/mux_fr7.tdf            ;         ;
; db/dffpipe_ue9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dffpipe_ue9.tdf        ;         ;
; db/alt_synch_pipe_epl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_epl.tdf ;         ;
; db/dffpipe_ve9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dffpipe_ve9.tdf        ;         ;
; db/alt_synch_pipe_fpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_fpl.tdf ;         ;
; db/dffpipe_0f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dffpipe_0f9.tdf        ;         ;
; db/cmpr_f06.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/cmpr_f06.tdf           ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf                              ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_graycounter.inc                       ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.inc                            ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_gray2bin.inc                          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc                             ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                         ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                     ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                          ;         ;
; db/dcfifo_q9q1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_q9q1.tdf        ;         ;
; db/altsyncram_m5d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/altsyncram_m5d1.tdf    ;         ;
; db/mux_8r7.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/mux_8r7.tdf            ;         ;
; db/alt_synch_pipe_gpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_gpl.tdf ;         ;
; db/dffpipe_1f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dffpipe_1f9.tdf        ;         ;
; db/alt_synch_pipe_hpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_hpl.tdf ;         ;
; db/dffpipe_2f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dffpipe_2f9.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 513         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 523         ;
;     -- 7 input functions                    ; 8           ;
;     -- 6 input functions                    ; 220         ;
;     -- 5 input functions                    ; 69          ;
;     -- 4 input functions                    ; 74          ;
;     -- <=3 input functions                  ; 152         ;
;                                             ;             ;
; Dedicated logic registers                   ; 838         ;
;                                             ;             ;
; I/O pins                                    ; 58          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 360448      ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 875         ;
; Total fan-out                               ; 6709        ;
; Average fan-out                             ; 4.41        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Entity Name         ; Library Name ;
+-----------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Rcv                                                      ; 523 (1)           ; 838 (0)      ; 360448            ; 0          ; 58   ; 0            ; |Rcv                                                                                                                                                ; Rcv                 ; work         ;
;    |FIFO_1:discard_FIFO|                                  ; 77 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:discard_FIFO                                                                                                                            ; FIFO_1              ; work         ;
;       |dcfifo:dcfifo_component|                           ; 77 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component                                                                                                    ; dcfifo              ; work         ;
;          |dcfifo_q9q1:auto_generated|                     ; 77 (5)            ; 158 (48)     ; 32768             ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated                                                                         ; dcfifo_q9q1         ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|                 ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p                                             ; a_graycounter_pdc   ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|                 ; 27 (27)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p                                             ; a_graycounter_tv6   ; work         ;
;             |alt_synch_pipe_gpl:rs_dgwp|                  ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp                                              ; alt_synch_pipe_gpl  ; work         ;
;                |dffpipe_1f9:dffpipe8|                     ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8                         ; dffpipe_1f9         ; work         ;
;             |alt_synch_pipe_hpl:ws_dgrp|                  ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp                                              ; alt_synch_pipe_hpl  ; work         ;
;                |dffpipe_2f9:dffpipe11|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11                        ; dffpipe_2f9         ; work         ;
;             |altsyncram_m5d1:fifo_ram|                    ; 6 (2)             ; 6 (6)        ; 32768             ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram                                                ; altsyncram_m5d1     ; work         ;
;                |decode_v07:decode6|                       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6                             ; decode_v07          ; work         ;
;             |cmpr_f06:rdempty_eq_comp|                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:rdempty_eq_comp                                                ; cmpr_f06            ; work         ;
;             |cmpr_f06:wrfull_eq_comp|                     ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:wrfull_eq_comp                                                 ; cmpr_f06            ; work         ;
;    |FIFO_1:start_stop_FIFO|                               ; 78 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:start_stop_FIFO                                                                                                                         ; FIFO_1              ; work         ;
;       |dcfifo:dcfifo_component|                           ; 78 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component                                                                                                 ; dcfifo              ; work         ;
;          |dcfifo_q9q1:auto_generated|                     ; 78 (5)            ; 158 (48)     ; 32768             ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated                                                                      ; dcfifo_q9q1         ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|                 ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p                                          ; a_graycounter_pdc   ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|                 ; 27 (27)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p                                          ; a_graycounter_tv6   ; work         ;
;             |alt_synch_pipe_gpl:rs_dgwp|                  ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp                                           ; alt_synch_pipe_gpl  ; work         ;
;                |dffpipe_1f9:dffpipe8|                     ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8                      ; dffpipe_1f9         ; work         ;
;             |alt_synch_pipe_hpl:ws_dgrp|                  ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp                                           ; alt_synch_pipe_hpl  ; work         ;
;                |dffpipe_2f9:dffpipe11|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11                     ; dffpipe_2f9         ; work         ;
;             |altsyncram_m5d1:fifo_ram|                    ; 7 (2)             ; 6 (6)        ; 32768             ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram                                             ; altsyncram_m5d1     ; work         ;
;                |decode_v07:decode6|                       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6                          ; decode_v07          ; work         ;
;                |mux_8r7:mux7|                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7                                ; mux_8r7             ; work         ;
;             |cmpr_f06:rdempty_eq_comp|                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:rdempty_eq_comp                                             ; cmpr_f06            ; work         ;
;             |cmpr_f06:wrfull_eq_comp|                     ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:wrfull_eq_comp                                              ; cmpr_f06            ; work         ;
;    |FIFO_1:valid_FIFO|                                    ; 78 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:valid_FIFO                                                                                                                              ; FIFO_1              ; work         ;
;       |dcfifo:dcfifo_component|                           ; 78 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component                                                                                                      ; dcfifo              ; work         ;
;          |dcfifo_q9q1:auto_generated|                     ; 78 (5)            ; 158 (48)     ; 32768             ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated                                                                           ; dcfifo_q9q1         ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|                 ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p                                               ; a_graycounter_pdc   ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|                 ; 27 (27)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p                                               ; a_graycounter_tv6   ; work         ;
;             |alt_synch_pipe_gpl:rs_dgwp|                  ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp                                                ; alt_synch_pipe_gpl  ; work         ;
;                |dffpipe_1f9:dffpipe8|                     ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8                           ; dffpipe_1f9         ; work         ;
;             |alt_synch_pipe_hpl:ws_dgrp|                  ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp                                                ; alt_synch_pipe_hpl  ; work         ;
;                |dffpipe_2f9:dffpipe11|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11                          ; dffpipe_2f9         ; work         ;
;             |altsyncram_m5d1:fifo_ram|                    ; 7 (2)             ; 6 (6)        ; 32768             ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram                                                  ; altsyncram_m5d1     ; work         ;
;                |decode_v07:decode6|                       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6                               ; decode_v07          ; work         ;
;                |mux_8r7:mux7|                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7                                     ; mux_8r7             ; work         ;
;             |cmpr_f06:rdempty_eq_comp|                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:rdempty_eq_comp                                                  ; cmpr_f06            ; work         ;
;             |cmpr_f06:wrfull_eq_comp|                     ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:wrfull_eq_comp                                                   ; cmpr_f06            ; work         ;
;    |FIFO_8:data_FIFO|                                     ; 129 (0)           ; 188 (0)      ; 262144            ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO                                                                                                                               ; FIFO_8              ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 129 (0)           ; 188 (0)      ; 262144            ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; dcfifo_mixed_widths ; work         ;
;          |dcfifo_63r1:auto_generated|                     ; 129 (19)          ; 188 (48)     ; 262144            ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated                                                  ; dcfifo_63r1         ; work         ;
;             |a_gray2bin_uab:rdptr_g_gray2bin|             ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_gray2bin_uab:rdptr_g_gray2bin                  ; a_gray2bin_uab      ; work         ;
;             |a_gray2bin_uab:rs_dgwp_gray2bin|             ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_gray2bin_uab:rs_dgwp_gray2bin                  ; a_gray2bin_uab      ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|                 ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_graycounter_pdc:wrptr_g1p                      ; a_graycounter_pdc   ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|                 ; 27 (27)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_graycounter_tv6:rdptr_g1p                      ; a_graycounter_tv6   ; work         ;
;             |alt_synch_pipe_epl:rs_dgwp|                  ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp                       ; alt_synch_pipe_epl  ; work         ;
;                |dffpipe_ve9:dffpipe15|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15 ; dffpipe_ve9         ; work         ;
;             |alt_synch_pipe_fpl:ws_dgrp|                  ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp                       ; alt_synch_pipe_fpl  ; work         ;
;                |dffpipe_0f9:dffpipe18|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18 ; dffpipe_0f9         ; work         ;
;             |altsyncram_46d1:fifo_ram|                    ; 14 (2)            ; 6 (6)        ; 262144            ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|altsyncram_46d1:fifo_ram                         ; altsyncram_46d1     ; work         ;
;                |decode_v07:decode12|                      ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|altsyncram_46d1:fifo_ram|decode_v07:decode12     ; decode_v07          ; work         ;
;                |mux_fr7:mux13|                            ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|altsyncram_46d1:fifo_ram|mux_fr7:mux13           ; mux_fr7             ; work         ;
;             |cmpr_f06:rdempty_eq_comp|                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|cmpr_f06:rdempty_eq_comp                         ; cmpr_f06            ; work         ;
;             |cmpr_f06:wrfull_eq_comp|                     ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|cmpr_f06:wrfull_eq_comp                          ; cmpr_f06            ; work         ;
;             |dffpipe_ue9:rs_brp|                          ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|dffpipe_ue9:rs_brp                               ; dffpipe_ue9         ; work         ;
;             |dffpipe_ue9:rs_bwp|                          ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|dffpipe_ue9:rs_bwp                               ; dffpipe_ue9         ; work         ;
;    |in_FSM:input_FSM|                                     ; 113 (19)          ; 118 (21)     ; 0                 ; 0          ; 0    ; 0            ; |Rcv|in_FSM:input_FSM                                                                                                                               ; in_FSM              ; work         ;
;       |CRC:CRC_detector|                                  ; 81 (81)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|in_FSM:input_FSM|CRC:CRC_detector                                                                                                              ; CRC                 ; work         ;
;       |sequence_detector:preamble_detector|               ; 13 (13)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|in_FSM:input_FSM|sequence_detector:preamble_detector                                                                                           ; sequence_detector   ; work         ;
;    |out_FSM:output_FSM|                                   ; 47 (47)           ; 58 (58)      ; 0                 ; 0          ; 0    ; 0            ; |Rcv|out_FSM:output_FSM                                                                                                                             ; out_FSM             ; work         ;
+-----------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 32768        ; 1            ; 32768        ; 1            ; 32768  ; None ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 32768        ; 1            ; 32768        ; 1            ; 32768  ; None ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 32768        ; 1            ; 32768        ; 1            ; 32768  ; None ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |Rcv|FIFO_8:data_FIFO       ; FIFO_8.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |Rcv|FIFO_1:discard_FIFO    ; FIFO_1.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |Rcv|FIFO_1:start_stop_FIFO ; FIFO_1.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |Rcv|FIFO_1:valid_FIFO      ; FIFO_1.vhd      ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |Rcv|out_FSM:output_FSM|my_state                                                  ;
+---------------------+-----------------+-------------------+---------------------+-----------------+
; Name                ; my_state.s_data ; my_state.s_length ; my_state.s_metadata ; my_state.s_idle ;
+---------------------+-----------------+-------------------+---------------------+-----------------+
; my_state.s_idle     ; 0               ; 0                 ; 0                   ; 0               ;
; my_state.s_metadata ; 0               ; 0                 ; 1                   ; 1               ;
; my_state.s_length   ; 0               ; 1                 ; 0                   ; 1               ;
; my_state.s_data     ; 1               ; 0                 ; 0                   ; 1               ;
+---------------------+-----------------+-------------------+---------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[14]                        ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[15]                        ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[12]                        ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[13]                        ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[10]                        ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[11]                        ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[8]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[9]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[6]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[7]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[4]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[5]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[2]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[3]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[0]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[1]                         ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[14] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[15] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[12] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[13] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[11] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[14]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[15]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[12]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[13]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[10]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[11]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[8]                          ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[9]                          ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[6]                          ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[7]                          ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[4]                          ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[5]                          ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[2]                          ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[3]                          ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[0]                          ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[1]                          ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[14] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[15] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[12] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[13] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[10] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[11] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[8]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[9]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[6]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[7]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[4]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[5]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[2]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[3]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[0]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe20a[1]  ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[14]                          ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[15]                          ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[12]                          ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[13]                          ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[10]                          ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[11]                          ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[8]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[9]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[6]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[7]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[4]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[5]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[2]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[3]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[0]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[1]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[14]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[15]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[12]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[13]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[10]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[11]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[8]                            ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[9]                            ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[6]                            ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[7]                            ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[4]                            ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[5]                            ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[2]                            ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[3]                            ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[0]                            ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[1]                            ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[14]                     ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[15]                     ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[12]                     ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[13]                     ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[10]                     ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[11]                     ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[8]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[9]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[6]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[7]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[4]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[5]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[2]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[3]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[0]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe13a[1]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[14]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[15]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[12]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[13]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[10]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[11]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[8]                       ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[9]                       ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[6]                       ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[7]                       ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[4]                       ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[5]                       ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[2]                       ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[3]                       ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[0]                       ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe10a[1]                       ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[14]                        ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[15]                        ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[12]                        ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[13]                        ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[10]                        ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[11]                        ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[8]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[9]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[6]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[7]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[4]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[5]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[2]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[3]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[0]                         ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[1]                         ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[14] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[15] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[12] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[13] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[11] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[14]                          ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[15]                          ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[12]                          ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[13]                          ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[10]                          ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[11]                          ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[8]                           ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[9]                           ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[6]                           ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[7]                           ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[4]                           ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[5]                           ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[2]                           ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[3]                           ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[0]                           ; yes                                                              ; yes                                        ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[1]                           ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[14] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[15] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[12] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[13] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[10] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[11] ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[8]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[9]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[6]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[7]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[4]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[5]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[2]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[3]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[0]  ; yes                                                              ; yes                                        ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18|dffe19a[1]  ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[14]                          ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[15]                          ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[12]                          ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[13]                          ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[10]                          ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[11]                          ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[8]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[9]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[6]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[7]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[4]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[5]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[2]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[3]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[0]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[1]                           ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[14]                            ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[15]                            ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[12]                            ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[13]                            ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[10]                            ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[11]                            ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[8]                             ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[9]                             ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[6]                             ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[7]                             ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[4]                             ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[5]                             ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[2]                             ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[3]                             ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[0]                             ; yes                                                              ; yes                                        ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[1]                             ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[14]                     ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[15]                     ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[12]                     ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[13]                     ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[10]                     ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[11]                     ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[8]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[9]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[6]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[7]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[4]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[5]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[2]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[3]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[0]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11|dffe12a[1]                      ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[14]                       ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[15]                       ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[12]                       ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[13]                       ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[10]                       ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[11]                       ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[8]                        ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[9]                        ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[6]                        ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[7]                        ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[4]                        ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[5]                        ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[2]                        ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[3]                        ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[0]                        ; yes                                                              ; yes                                        ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8|dffe9a[1]                        ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; out_FSM:output_FSM|ctrl_out[16..23]                                                                                          ; Stuck at GND due to stuck port data_in ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|dffpipe_ue9:rs_bwp|dffe14a[15] ; Lost fanout                            ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[15] ; Lost fanout                            ;
; Total Number of Removed Registers = 10                                                                                       ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 838   ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 789   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 287   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                    ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0                        ; 7       ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0 ; 8       ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0                          ; 7       ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0                     ; 7       ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0                        ; 9       ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6                           ; 4       ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0 ; 9       ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6    ; 5       ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0                          ; 9       ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6                             ; 4       ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0                     ; 9       ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6                        ; 4       ;
; FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9                           ; 3       ;
; FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9    ; 3       ;
; FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9                             ; 3       ;
; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9                        ; 3       ;
; Total number of inverted registers = 16                                                                                              ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Rcv|out_FSM:output_FSM|ctrl_out[0]                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Rcv|out_FSM:output_FSM|ctrl_out[14]                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Rcv|in_FSM:input_FSM|count[2]                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Rcv|in_FSM:input_FSM|CRC:CRC_detector|s_crc_reg[6]                                                                                                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Rcv|in_FSM:input_FSM|CRC:CRC_detector|s_crc_reg[19]                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Rcv|in_FSM:input_FSM|CRC:CRC_detector|s_crc_reg[31]                                                                                                           ;
; 7:1                ; 12 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Rcv|out_FSM:output_FSM|count[9]                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Rcv|FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|altsyncram_46d1:fifo_ram|mux_fr7:mux13|l2_w0_n0_mux_dataout ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |Rcv|out_FSM:output_FSM|Selector3                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                            ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|altsyncram_46d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|dffpipe_ue9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|dffpipe_ue9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------+
; Assignment                      ; Value ; From ; To                   ;
+---------------------------------+-------+------+----------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                    ;
+---------------------------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------+
; Assignment                            ; Value ; From ; To                                        ;
+---------------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                   ;
+---------------------------------------+-------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------+
; Assignment                      ; Value ; From ; To              ;
+---------------------------------+-------+------+-----------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -               ;
+---------------------------------+-------+------+-----------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------+
; Assignment                            ; Value ; From ; To                                   ;
+---------------------------------------+-------+------+--------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                              ;
+---------------------------------------+-------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:valid_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------+
; Assignment                      ; Value ; From ; To                ;
+---------------------------------+-------+------+-------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                 ;
+---------------------------------+-------+------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------+
; Assignment                            ; Value ; From ; To                                     ;
+---------------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                ;
+---------------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:discard_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                  ;
+-------------------------------------------+-------------+-------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                               ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                               ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                               ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                               ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                               ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                               ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                               ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                               ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                               ;
; LPM_NUMWORDS                              ; 32768       ; Signed Integer                                        ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                               ;
; LPM_WIDTH                                 ; 8           ; Signed Integer                                        ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                        ;
; LPM_WIDTHU                                ; 15          ; Signed Integer                                        ;
; LPM_WIDTHU_R                              ; 15          ; Signed Integer                                        ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                               ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                               ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                               ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                        ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                               ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                               ;
; USE_EAB                                   ; ON          ; Untyped                                               ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                               ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                        ;
; CBXI_PARAMETER                            ; dcfifo_63r1 ; Untyped                                               ;
+-------------------------------------------+-------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                ;
+-------------------------+-------------+-----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                      ;
; LPM_WIDTH               ; 1           ; Signed Integer                                      ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                      ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                             ;
; USE_EAB                 ; ON          ; Untyped                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                             ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                      ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                             ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                             ;
; CBXI_PARAMETER          ; dcfifo_q9q1 ; Untyped                                             ;
+-------------------------+-------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:valid_FIFO|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------+
; Parameter Name          ; Value       ; Type                                           ;
+-------------------------+-------------+------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                        ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTH               ; 1           ; Signed Integer                                 ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                 ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                        ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                        ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                        ;
; USE_EAB                 ; ON          ; Untyped                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                        ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                        ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                        ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                 ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                        ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                        ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                        ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                        ;
; CBXI_PARAMETER          ; dcfifo_q9q1 ; Untyped                                        ;
+-------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:discard_FIFO|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------+
; Parameter Name          ; Value       ; Type                                             ;
+-------------------------+-------------+--------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                          ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTH               ; 1           ; Signed Integer                                   ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                   ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                          ;
; USE_EAB                 ; ON          ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                          ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                          ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                          ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                          ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                          ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                          ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                          ;
; CBXI_PARAMETER          ; dcfifo_q9q1 ; Untyped                                          ;
+-------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                ;
+----------------------------+------------------------------------------------+
; Name                       ; Value                                          ;
+----------------------------+------------------------------------------------+
; Number of entity instances ; 3                                              ;
; Entity Instance            ; FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                     ;
;     -- LPM_WIDTH           ; 1                                              ;
;     -- LPM_NUMWORDS        ; 32768                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                            ;
;     -- USE_EAB             ; ON                                             ;
; Entity Instance            ; FIFO_1:valid_FIFO|dcfifo:dcfifo_component      ;
;     -- FIFO Type           ; Dual Clock                                     ;
;     -- LPM_WIDTH           ; 1                                              ;
;     -- LPM_NUMWORDS        ; 32768                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                            ;
;     -- USE_EAB             ; ON                                             ;
; Entity Instance            ; FIFO_1:discard_FIFO|dcfifo:dcfifo_component    ;
;     -- FIFO Type           ; Dual Clock                                     ;
;     -- LPM_WIDTH           ; 1                                              ;
;     -- LPM_NUMWORDS        ; 32768                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                            ;
;     -- USE_EAB             ; ON                                             ;
+----------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:discard_FIFO"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:valid_FIFO"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:start_stop_FIFO"                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_8:data_FIFO"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:input_FSM|CRC:CRC_detector"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; crc     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; crc_reg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:input_FSM|sequence_detector:preamble_detector" ;
+-------------------+-------+----------+-------------------------------------------+
; Port              ; Type  ; Severity ; Details                                   ;
+-------------------+-------+----------+-------------------------------------------+
; sequence_in[1..0] ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[63]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[62]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[61]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[60]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[59]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[58]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[57]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[56]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[55]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[54]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[53]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[52]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[51]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[50]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[49]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[48]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[47]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[46]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[45]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[44]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[43]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[42]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[41]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[40]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[39]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[38]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[37]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[36]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[35]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[34]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[33]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[32]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[31]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[30]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[29]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[28]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[27]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[26]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[25]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[24]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[23]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[22]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[21]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[20]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[19]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[18]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[17]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[16]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[15]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[14]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[13]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[12]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[11]   ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[10]   ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[9]    ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[8]    ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[7]    ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[6]    ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[5]    ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[4]    ; Input ; Info     ; Stuck at GND                              ;
; sequence_in[3]    ; Input ; Info     ; Stuck at VCC                              ;
; sequence_in[2]    ; Input ; Info     ; Stuck at GND                              ;
+-------------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 838                         ;
;     CLR               ; 493                         ;
;     CLR SCLR          ; 25                          ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 255                         ;
;     ENA CLR SCLR      ; 16                          ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 33                          ;
; arriav_lcell_comb     ; 524                         ;
;     arith             ; 38                          ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 463                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 49                          ;
;         4 data inputs ; 74                          ;
;         5 data inputs ; 69                          ;
;         6 data inputs ; 220                         ;
;     shared            ; 15                          ;
;         2 data inputs ; 15                          ;
; boundary_port         ; 58                          ;
; stratixv_ram_block    ; 44                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.13                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Dec 29 20:27:42 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Rcv -c Rcv
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 2 design units, including 1 entities, in source file in_fsm.vhd
    Info (12022): Found design unit 1: in_FSM-rtl File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd Line: 21
    Info (12023): Found entity 1: in_FSM File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rcv.vhd
    Info (12022): Found design unit 1: Rcv-toplevel File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd Line: 24
    Info (12023): Found entity 1: Rcv File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sequence_detector.vhd
    Info (12022): Found design unit 1: sequence_detector-struct File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd Line: 18
    Info (12023): Found entity 1: sequence_detector File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo_8.vhd
    Info (12022): Found design unit 1: fifo_8-SYN File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_8.vhd Line: 60
    Info (12023): Found entity 1: FIFO_8 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_8.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fifo_4_to_8.vhd
    Info (12022): Found design unit 1: fifo_4_to_8-SYN File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_4_to_8.vhd Line: 59
    Info (12023): Found entity 1: FIFO_4_to_8 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_4_to_8.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file crc.vhd
    Info (12022): Found design unit 1: CRC-RTL File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/CRC.vhd Line: 43
    Info (12023): Found entity 1: CRC File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/CRC.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file out_fsm.vhd
    Info (12022): Found design unit 1: out_FSM-rtl File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/out_FSM.vhd Line: 26
    Info (12023): Found entity 1: out_FSM File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/out_FSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo_1.vhd
    Info (12022): Found design unit 1: fifo_1-SYN File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_1.vhd Line: 59
    Info (12023): Found entity 1: FIFO_1 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_1.vhd Line: 43
Info (12127): Elaborating entity "Rcv" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Rcv.vhd(85): object "wrfull_FIFOs" assigned a value but never read File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd Line: 85
Info (12128): Elaborating entity "in_FSM" for hierarchy "in_FSM:input_FSM" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd Line: 125
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(65): object "CRC_out" assigned a value but never read File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd Line: 65
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(66): object "CRC_reg_out" assigned a value but never read File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd Line: 66
Info (12128): Elaborating entity "sequence_detector" for hierarchy "in_FSM:input_FSM|sequence_detector:preamble_detector" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd Line: 147
Warning (10492): VHDL Process Statement warning at sequence_detector.vhd(32): signal "valid_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd Line: 32
Info (12128): Elaborating entity "CRC" for hierarchy "in_FSM:input_FSM|CRC:CRC_detector" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd Line: 160
Info (12128): Elaborating entity "FIFO_8" for hierarchy "FIFO_8:data_FIFO" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd Line: 140
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_8.vhd Line: 107
Info (12130): Elaborated megafunction instantiation "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_8.vhd Line: 107
Info (12133): Instantiated megafunction "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_8.vhd Line: 107
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32768"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "lpm_widthu_r" = "15"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_63r1.tdf
    Info (12023): Found entity 1: dcfifo_63r1 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_63r1" for hierarchy "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_uab.tdf
    Info (12023): Found entity 1: a_gray2bin_uab File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/a_gray2bin_uab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_uab" for hierarchy "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_gray2bin_uab:rdptr_g_gray2bin" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_tv6.tdf
    Info (12023): Found entity 1: a_graycounter_tv6 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/a_graycounter_tv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_tv6" for hierarchy "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_graycounter_tv6:rdptr_g1p" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pdc.tdf
    Info (12023): Found entity 1: a_graycounter_pdc File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/a_graycounter_pdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pdc" for hierarchy "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|a_graycounter_pdc:wrptr_g1p" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf
    Info (12023): Found entity 1: altsyncram_46d1 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/altsyncram_46d1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_46d1" for hierarchy "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|altsyncram_46d1:fifo_ram" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_v07.tdf
    Info (12023): Found entity 1: decode_v07 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/decode_v07.tdf Line: 23
Info (12128): Elaborating entity "decode_v07" for hierarchy "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|altsyncram_46d1:fifo_ram|decode_v07:decode12" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/altsyncram_46d1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fr7.tdf
    Info (12023): Found entity 1: mux_fr7 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/mux_fr7.tdf Line: 23
Info (12128): Elaborating entity "mux_fr7" for hierarchy "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|altsyncram_46d1:fifo_ram|mux_fr7:mux13" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/altsyncram_46d1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dffpipe_ue9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|dffpipe_ue9:rs_brp" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_epl File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_epl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_epl" for hierarchy "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dffpipe_ve9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe15" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_epl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fpl File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_fpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_fpl" for hierarchy "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dffpipe_0f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_0f9:dffpipe18" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_fpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f06.tdf
    Info (12023): Found entity 1: cmpr_f06 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/cmpr_f06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f06" for hierarchy "FIFO_8:data_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_63r1:auto_generated|cmpr_f06:rdempty_eq_comp" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_63r1.tdf Line: 73
Info (12128): Elaborating entity "FIFO_1" for hierarchy "FIFO_1:start_stop_FIFO" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd Line: 154
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_1.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_1.vhd Line: 101
Info (12133): Instantiated megafunction "FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_1.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32768"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_q9q1.tdf
    Info (12023): Found entity 1: dcfifo_q9q1 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_q9q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_q9q1" for hierarchy "FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m5d1.tdf
    Info (12023): Found entity 1: altsyncram_m5d1 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/altsyncram_m5d1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_m5d1" for hierarchy "FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_q9q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8r7.tdf
    Info (12023): Found entity 1: mux_8r7 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/mux_8r7.tdf Line: 23
Info (12128): Elaborating entity "mux_8r7" for hierarchy "FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/altsyncram_m5d1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gpl File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_gpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_gpl" for hierarchy "FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_q9q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dffpipe_1f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe8" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_gpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hpl File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_hpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_hpl" for hierarchy "FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dcfifo_q9q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/dffpipe_2f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "FIFO_1:start_stop_FIFO|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe11" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/db/alt_synch_pipe_hpl.tdf Line: 35
Info (12128): Elaborating entity "out_FSM" for hierarchy "out_FSM:output_FSM" File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd Line: 188
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ctrl_out[16]" is stuck at GND File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd Line: 17
    Warning (13410): Pin "ctrl_out[17]" is stuck at GND File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd Line: 17
    Warning (13410): Pin "ctrl_out[18]" is stuck at GND File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd Line: 17
    Warning (13410): Pin "ctrl_out[19]" is stuck at GND File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd Line: 17
    Warning (13410): Pin "ctrl_out[20]" is stuck at GND File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd Line: 17
    Warning (13410): Pin "ctrl_out[21]" is stuck at GND File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd Line: 17
    Warning (13410): Pin "ctrl_out[22]" is stuck at GND File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd Line: 17
    Warning (13410): Pin "ctrl_out[23]" is stuck at GND File: C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1191 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 1089 logic cells
    Info (21064): Implemented 44 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 952 megabytes
    Info: Processing ended: Thu Dec 29 20:28:59 2016
    Info: Elapsed time: 00:01:17
    Info: Total CPU time (on all processors): 00:00:50


