// Seed: 387804933
module module_0 (
    input tri id_0,
    output wire id_1,
    input wire id_2,
    input tri1 id_3
    , id_18,
    output tri0 id_4,
    input supply1 id_5,
    input wire id_6,
    input wire id_7,
    input tri1 id_8,
    output tri id_9,
    input tri0 id_10,
    output tri id_11,
    input supply1 id_12,
    output tri id_13,
    input uwire id_14,
    input wire id_15,
    input uwire id_16
);
  assign id_18 = id_2 == id_2;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input tri id_2,
    output uwire id_3,
    output supply1 id_4
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.type_27 = 0;
endmodule
