

================================================================
== Vitis HLS Report for 'nn_inference'
================================================================
* Date:           Mon Nov 18 06:18:33 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.285 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |      102|      102|         4|          1|          1|   100|       yes|
        |- loop1           |        5|        5|         2|          1|          1|     5|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 23 22 
22 --> 21 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%fp_input_img_V = alloca i64 1" [nn.cpp:158]   --->   Operation 28 'alloca' 'fp_input_img_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%temp_output_0_V = alloca i64 1" [nn.cpp:161]   --->   Operation 29 'alloca' 'temp_output_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%temp_output2_0_V = alloca i64 1" [nn.cpp:162]   --->   Operation 30 'alloca' 'temp_output2_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%temp_output3_0_V = alloca i64 1" [nn.cpp:163]   --->   Operation 31 'alloca' 'temp_output3_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%temp_output4_0_V = alloca i64 1" [nn.cpp:164]   --->   Operation 32 'alloca' 'temp_output4_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%fp_input_img_V_addr = getelementptr i32 %fp_input_img_V, i64 0, i64 0"   --->   Operation 33 'getelementptr' 'fp_input_img_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.35ns)   --->   "%store_ln586 = store i32 256, i7 %fp_input_img_V_addr"   --->   Operation 34 'store' 'store_ln586' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%br_ln5 = br void" [nn.cpp:5]   --->   Operation 35 'br' 'br_ln5' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln5, void %.split_ifconv, i7 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [nn.cpp:5]   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.89ns)   --->   "%add_ln5 = add i7 %i, i7 1" [nn.cpp:5]   --->   Operation 37 'add' 'add_ln5' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.86ns)   --->   "%icmp_ln5 = icmp_eq  i7 %i, i7 100" [nn.cpp:5]   --->   Operation 39 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %.split_ifconv, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [nn.cpp:5]   --->   Operation 41 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i" [nn.cpp:5]   --->   Operation 42 'zext' 'i_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %i_cast" [nn.cpp:6]   --->   Operation 43 'getelementptr' 'input_img_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.35ns)   --->   "%input_img_load = load i7 %input_img_addr" [nn.cpp:6]   --->   Operation 44 'load' 'input_img_load' <Predicate = (!icmp_ln5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 45 [1/2] (1.35ns)   --->   "%input_img_load = load i7 %input_img_addr" [nn.cpp:6]   --->   Operation 45 'load' 'input_img_load' <Predicate = (!icmp_ln5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln6 = bitcast i32 %input_img_load" [nn.cpp:6]   --->   Operation 46 'bitcast' 'bitcast_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.78ns)   --->   "%d = fpext i32 %bitcast_ln6"   --->   Operation 47 'fpext' 'd' <Predicate = (!icmp_ln5)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.25>
ST_4 : Operation 48 [1/2] (2.78ns)   --->   "%d = fpext i32 %bitcast_ln6"   --->   Operation 48 'fpext' 'd' <Predicate = (!icmp_ln5)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 49 'bitcast' 'ireg' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 50 'trunc' 'trunc_ln555' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 51 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 52 'partselect' 'exp_tmp' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 53 'zext' 'zext_ln455' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 54 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0"   --->   Operation 55 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln5)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 56 'sub' 'F2' <Predicate = (!icmp_ln5)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.28>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [nn.cpp:5]   --->   Operation 57 'specloopname' 'specloopname_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565"   --->   Operation 58 'bitconcatenate' 'p_Result_2' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_2"   --->   Operation 59 'zext' 'zext_ln569' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.32ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln569"   --->   Operation 60 'sub' 'man_V_1' <Predicate = (!icmp_ln5 & p_Result_1)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.41ns)   --->   "%man_V_2 = select i1 %p_Result_1, i54 %man_V_1, i54 %zext_ln569"   --->   Operation 61 'select' 'man_V_2' <Predicate = (!icmp_ln5)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 62 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 %F2, i12 4088"   --->   Operation 63 'add' 'add_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 8, i12 %F2"   --->   Operation 64 'sub' 'sub_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 65 'select' 'sh_amt' <Predicate = (!icmp_ln5)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt"   --->   Operation 66 'sext' 'sext_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12 8"   --->   Operation 67 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2"   --->   Operation 68 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 69 'partselect' 'tmp' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp_eq  i7 %tmp, i7 0"   --->   Operation 70 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%zext_ln586 = zext i32 %sext_ln581"   --->   Operation 71 'zext' 'zext_ln586' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586"   --->   Operation 72 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586"   --->   Operation 73 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_img_load, i32 31"   --->   Operation 74 'bitselect' 'tmp_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln588 = select i1 %tmp_1, i32 4294967295, i32 0"   --->   Operation 75 'select' 'select_ln588' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581"   --->   Operation 76 'shl' 'shl_ln604' <Predicate = (!icmp_ln5 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 77 'xor' 'xor_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 78 'and' 'and_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 79 'or' 'or_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1 1"   --->   Operation 80 'xor' 'xor_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 81 'and' 'and_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp_ugt  i12 %sh_amt, i12 53"   --->   Operation 82 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 83 'and' 'and_ln585' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 84 'or' 'or_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%xor_ln581 = xor i1 %or_ln581, i1 1"   --->   Operation 85 'xor' 'xor_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 86 'and' 'and_ln603' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%select_ln571 = select i1 %icmp_ln571, i32 0, i32 %shl_ln604"   --->   Operation 87 'select' 'select_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln571 = or i1 %icmp_ln571, i1 %and_ln603"   --->   Operation 88 'or' 'or_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln586"   --->   Operation 89 'select' 'select_ln571_1' <Predicate = (!icmp_ln5)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln571_2 = select i1 %and_ln582, i32 %trunc_ln583, i32 0"   --->   Operation 90 'select' 'select_ln571_2' <Predicate = (!icmp_ln5)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln571_3 = select i1 %or_ln571, i32 %select_ln571, i32 %select_ln571_1"   --->   Operation 91 'select' 'select_ln571_3' <Predicate = (!icmp_ln5)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%or_ln571_1 = or i1 %or_ln571, i1 %and_ln581"   --->   Operation 92 'or' 'or_ln571_1' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln571_4 = select i1 %or_ln571_1, i32 %select_ln571_3, i32 %select_ln571_2"   --->   Operation 93 'select' 'select_ln571_4' <Predicate = (!icmp_ln5)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%fp_input_img_V_addr_1 = getelementptr i32 %fp_input_img_V, i64 0, i64 %i_cast" [nn.cpp:6]   --->   Operation 94 'getelementptr' 'fp_input_img_V_addr_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.35ns)   --->   "%store_ln6 = store i32 %select_ln571_4, i7 %fp_input_img_V_addr_1" [nn.cpp:6]   --->   Operation 95 'store' 'store_ln6' <Predicate = (!icmp_ln5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln5)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.35>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr = getelementptr i32 %temp_output_0_V, i64 0, i64 0"   --->   Operation 97 'getelementptr' 'temp_output_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.35ns)   --->   "%store_ln731 = store i32 256, i6 %temp_output_0_V_addr"   --->   Operation 98 'store' 'store_ln731' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr = getelementptr i32 %temp_output2_0_V, i64 0, i64 0"   --->   Operation 99 'getelementptr' 'temp_output2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.35ns)   --->   "%store_ln731 = store i32 256, i5 %temp_output2_0_V_addr"   --->   Operation 100 'store' 'store_ln731' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln168 = call void @hwmm_layer1, i32 %fp_input_img_V, i32 %temp_output_0_V, i10 %weights_layer1_weights_V" [nn.cpp:168]   --->   Operation 101 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln168 = call void @hwmm_layer1, i32 %fp_input_img_V, i32 %temp_output_0_V, i10 %weights_layer1_weights_V" [nn.cpp:168]   --->   Operation 102 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (0.00ns)   --->   "%call_ln169 = call void @hw_act_layer1, i32 %temp_output_0_V" [nn.cpp:169]   --->   Operation 103 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln169 = call void @hw_act_layer1, i32 %temp_output_0_V" [nn.cpp:169]   --->   Operation 104 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln170 = call void @hwmm_layer2, i32 %temp_output_0_V, i32 %temp_output2_0_V, i11 %weights_layer2_weights_V" [nn.cpp:170]   --->   Operation 105 'call' 'call_ln170' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln170 = call void @hwmm_layer2, i32 %temp_output_0_V, i32 %temp_output2_0_V, i11 %weights_layer2_weights_V" [nn.cpp:170]   --->   Operation 106 'call' 'call_ln170' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln171 = call void @hw_act_layer2, i32 %temp_output2_0_V" [nn.cpp:171]   --->   Operation 107 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 0.79>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr = getelementptr i32 %temp_output3_0_V, i64 0, i64 0"   --->   Operation 108 'getelementptr' 'temp_output3_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.79ns)   --->   "%store_ln731 = store i32 256, i4 %temp_output3_0_V_addr"   --->   Operation 109 'store' 'store_ln731' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln171 = call void @hw_act_layer2, i32 %temp_output2_0_V" [nn.cpp:171]   --->   Operation 110 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln172 = call void @hwmm_layer3, i32 %temp_output2_0_V, i32 %temp_output3_0_V, i11 %weights_layer3_weights_V" [nn.cpp:172]   --->   Operation 111 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln172 = call void @hwmm_layer3, i32 %temp_output2_0_V, i32 %temp_output3_0_V, i11 %weights_layer3_weights_V" [nn.cpp:172]   --->   Operation 112 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln173 = call void @hw_act_layer3, i32 %temp_output3_0_V" [nn.cpp:173]   --->   Operation 113 'call' 'call_ln173' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 0.79>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%temp_output4_0_V_addr = getelementptr i32 %temp_output4_0_V, i64 0, i64 0"   --->   Operation 114 'getelementptr' 'temp_output4_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.79ns)   --->   "%store_ln731 = store i32 256, i4 %temp_output4_0_V_addr"   --->   Operation 115 'store' 'store_ln731' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln173 = call void @hw_act_layer3, i32 %temp_output3_0_V" [nn.cpp:173]   --->   Operation 116 'call' 'call_ln173' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 15> <Delay = 0.00>
ST_19 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln174 = call void @hwmm_layer4, i32 %temp_output3_0_V, i32 %temp_output4_0_V, i12 %weights_layer4_weights_V" [nn.cpp:174]   --->   Operation 117 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 0.48>
ST_20 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln174 = call void @hwmm_layer4, i32 %temp_output3_0_V, i32 %temp_output4_0_V, i12 %weights_layer4_weights_V" [nn.cpp:174]   --->   Operation 118 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 119 [1/1] (0.48ns)   --->   "%br_ln138 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i" [nn.cpp:138]   --->   Operation 119 'br' 'br_ln138' <Predicate = true> <Delay = 0.48>

State 21 <SV = 17> <Delay = 0.88>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%i_1 = phi i4 %add_ln138, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i4 0, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit"   --->   Operation 120 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%max_idx_V = phi i32 %max_idx_V_3, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294967040, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit"   --->   Operation 121 'phi' 'max_idx_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%max_val_V = phi i32 %max_val_V_3, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294935040, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit"   --->   Operation 122 'phi' 'max_val_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 123 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.88ns)   --->   "%icmp_ln138 = icmp_ult  i4 %i_1, i4 10" [nn.cpp:138]   --->   Operation 124 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 125 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %_Z13hw_act_layer4PA10_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split" [nn.cpp:138]   --->   Operation 126 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (0.86ns)   --->   "%add_ln138 = add i4 %i_1, i4 2" [nn.cpp:138]   --->   Operation 127 'add' 'add_ln138' <Predicate = (icmp_ln138)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln731_1_cast = zext i4 %i_1"   --->   Operation 128 'zext' 'trunc_ln731_1_cast' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%temp_output4_0_V_addr_1 = getelementptr i32 %temp_output4_0_V, i64 0, i64 %trunc_ln731_1_cast"   --->   Operation 129 'getelementptr' 'temp_output4_0_V_addr_1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_21 : Operation 130 [2/2] (0.79ns)   --->   "%temp_output4_0_V_load = load i4 %temp_output4_0_V_addr_1"   --->   Operation 130 'load' 'temp_output4_0_V_load' <Predicate = (icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln138 = or i4 %i_1, i4 1" [nn.cpp:138]   --->   Operation 131 'or' 'or_ln138' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i4 %or_ln138" [nn.cpp:137]   --->   Operation 132 'zext' 'zext_ln137' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%temp_output4_0_V_addr_2 = getelementptr i32 %temp_output4_0_V, i64 0, i64 %zext_ln137"   --->   Operation 133 'getelementptr' 'temp_output4_0_V_addr_2' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_21 : Operation 134 [2/2] (0.79ns)   --->   "%max_val_V_2 = load i4 %temp_output4_0_V_addr_2"   --->   Operation 134 'load' 'max_val_V_2' <Predicate = (icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 22 <SV = 18> <Delay = 4.06>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [nn.cpp:137]   --->   Operation 135 'specloopname' 'specloopname_ln137' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_22 : Operation 136 [1/2] (0.79ns)   --->   "%temp_output4_0_V_load = load i4 %temp_output4_0_V_addr_1"   --->   Operation 136 'load' 'temp_output4_0_V_load' <Predicate = (icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 137 [1/1] (1.11ns)   --->   "%icmp_ln1494 = icmp_sgt  i32 %temp_output4_0_V_load, i32 %max_val_V"   --->   Operation 137 'icmp' 'icmp_ln1494' <Predicate = (icmp_ln138)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 138 [1/1] (0.52ns)   --->   "%max_val_V_1 = select i1 %icmp_ln1494, i32 %temp_output4_0_V_load, i32 %max_val_V" [nn.cpp:140]   --->   Operation 138 'select' 'max_val_V_1' <Predicate = (icmp_ln138)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node max_idx_V_3)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i_1, i8 0" [nn.cpp:140]   --->   Operation 139 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node max_idx_V_3)   --->   "%zext_ln140 = zext i12 %shl_ln" [nn.cpp:140]   --->   Operation 140 'zext' 'zext_ln140' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node max_idx_V_3)   --->   "%max_idx_V_1 = select i1 %icmp_ln1494, i32 %zext_ln140, i32 %max_idx_V" [nn.cpp:140]   --->   Operation 141 'select' 'max_idx_V_1' <Predicate = (icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 142 [1/2] (0.79ns)   --->   "%max_val_V_2 = load i4 %temp_output4_0_V_addr_2"   --->   Operation 142 'load' 'max_val_V_2' <Predicate = (icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 143 [1/1] (1.11ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i32 %max_val_V_2, i32 %max_val_V_1"   --->   Operation 143 'icmp' 'icmp_ln1494_1' <Predicate = (icmp_ln138)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 144 [1/1] (0.52ns)   --->   "%max_val_V_3 = select i1 %icmp_ln1494_1, i32 %max_val_V_2, i32 %max_val_V_1" [nn.cpp:140]   --->   Operation 144 'select' 'max_val_V_3' <Predicate = (icmp_ln138)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node max_idx_V_3)   --->   "%shl_ln140_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %or_ln138, i8 0" [nn.cpp:140]   --->   Operation 145 'bitconcatenate' 'shl_ln140_1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node max_idx_V_3)   --->   "%zext_ln140_1 = zext i12 %shl_ln140_1" [nn.cpp:140]   --->   Operation 146 'zext' 'zext_ln140_1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.52ns) (out node of the LUT)   --->   "%max_idx_V_3 = select i1 %icmp_ln1494_1, i32 %zext_ln140_1, i32 %max_idx_V_1" [nn.cpp:140]   --->   Operation 147 'select' 'max_idx_V_3' <Predicate = (icmp_ln138)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i"   --->   Operation 148 'br' 'br_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 1.54>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%ret_V = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %max_idx_V, i32 8, i32 31"   --->   Operation 149 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %max_idx_V, i32 31"   --->   Operation 150 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %max_idx_V"   --->   Operation 151 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.85ns)   --->   "%icmp_ln851 = icmp_eq  i8 %trunc_ln851, i8 0"   --->   Operation 152 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/1] (1.10ns)   --->   "%ret_V_1 = add i24 %ret_V, i24 1"   --->   Operation 153 'add' 'ret_V_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%select_ln850 = select i1 %icmp_ln851, i24 %ret_V, i24 %ret_V_1"   --->   Operation 154 'select' 'select_ln850' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 155 [1/1] (0.43ns) (out node of the LUT)   --->   "%ret_V_3 = select i1 %p_Result_s, i24 %select_ln850, i24 %ret_V"   --->   Operation 155 'select' 'ret_V_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i24 %ret_V_3"   --->   Operation 156 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln179 = ret i32 %sext_ln545" [nn.cpp:179]   --->   Operation 157 'ret' 'ret_ln179' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	'alloca' operation ('fp_input_img.V', nn.cpp:158) [14]  (0 ns)
	'getelementptr' operation ('fp_input_img_V_addr') [19]  (0 ns)
	'store' operation ('store_ln586') of constant 256 on array 'fp_input_img.V', nn.cpp:158 [20]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', nn.cpp:5) with incoming values : ('add_ln5', nn.cpp:5) [23]  (0 ns)
	'getelementptr' operation ('input_img_addr', nn.cpp:6) [32]  (0 ns)
	'load' operation ('input_img_load', nn.cpp:6) on array 'input_img' [33]  (1.35 ns)

 <State 3>: 4.14ns
The critical path consists of the following:
	'load' operation ('input_img_load', nn.cpp:6) on array 'input_img' [33]  (1.35 ns)
	'fpext' operation ('d') [35]  (2.79 ns)

 <State 4>: 4.26ns
The critical path consists of the following:
	'fpext' operation ('d') [35]  (2.79 ns)
	'icmp' operation ('icmp_ln571') [46]  (1.47 ns)

 <State 5>: 7.28ns
The critical path consists of the following:
	'add' operation ('add_ln581') [49]  (0.962 ns)
	'select' operation ('sh_amt') [51]  (0.431 ns)
	'icmp' operation ('icmp_ln585') [68]  (0.861 ns)
	'and' operation ('and_ln585') [69]  (0 ns)
	'select' operation ('select_ln571_1') [75]  (1.7 ns)
	'select' operation ('select_ln571_3') [77]  (1.45 ns)
	'select' operation ('select_ln571_4') [79]  (0.525 ns)
	'store' operation ('store_ln6', nn.cpp:6) of variable 'select_ln571_4' on array 'fp_input_img.V', nn.cpp:158 [81]  (1.35 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_0_V_addr') [84]  (0 ns)
	'store' operation ('store_ln731') of constant 256 on array 'temp_output[0].V', nn.cpp:161 [85]  (1.35 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output3_0_V_addr') [88]  (0 ns)
	'store' operation ('store_ln731') of constant 256 on array 'temp_output3[0].V', nn.cpp:163 [89]  (0.79 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output4_0_V_addr') [90]  (0 ns)
	'store' operation ('store_ln731') of constant 256 on array 'temp_output4[0].V', nn.cpp:164 [91]  (0.79 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln138', nn.cpp:138) [101]  (0.489 ns)

 <State 21>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('add_ln138', nn.cpp:138) [101]  (0 ns)
	'icmp' operation ('icmp_ln138', nn.cpp:138) [105]  (0.884 ns)

 <State 22>: 4.06ns
The critical path consists of the following:
	'load' operation ('temp_output4_0_V_load') on array 'temp_output4[0].V', nn.cpp:164 [113]  (0.79 ns)
	'icmp' operation ('icmp_ln1494') [114]  (1.11 ns)
	'select' operation ('max_val.V', nn.cpp:140) [115]  (0.525 ns)
	'icmp' operation ('icmp_ln1494_1') [123]  (1.11 ns)
	'select' operation ('max_val.V', nn.cpp:140) [124]  (0.525 ns)

 <State 23>: 1.54ns
The critical path consists of the following:
	'add' operation ('ret.V') [134]  (1.11 ns)
	'select' operation ('select_ln850') [135]  (0 ns)
	'select' operation ('ret.V') [136]  (0.435 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
