-y $VIVADO_ROOT/2019.2/ids_lite/ISE/verilog/xeclib/unisims
top_syn.v
