

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Wed Sep  6 08:36:19 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.421 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86|  0.860 us|  0.860 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 87


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 87
* Pipeline : 1
  Pipeline-0 : II = 1, D = 87, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 88 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %base_read" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 89 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 90 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%bs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 91 'partselect' 'bs_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%bs_sig_V = trunc i64 %data_V"   --->   Operation 92 'trunc' 'bs_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (2.89ns)   --->   "%icmp_ln1019 = icmp_eq  i52 %bs_sig_V, i52 0"   --->   Operation 93 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 51"   --->   Operation 94 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_17 = trunc i64 %data_V"   --->   Operation 95 'trunc' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%index0_V = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 46, i32 51"   --->   Operation 96 'partselect' 'index0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %index0_V"   --->   Operation 97 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i64 0, i64 %zext_ln541" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 98 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 99 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 6.56>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %bs_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 100 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.63ns)   --->   "%b_exp = add i12 %zext_ln515, i12 3073" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 101 'add' 'b_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.99ns)   --->   "%icmp_ln369 = icmp_eq  i12 %b_exp, i12 0" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 102 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.97ns)   --->   "%x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln1019" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 103 'and' 'x_is_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%xor_ln970 = xor i1 %p_Result_14, i1 1"   --->   Operation 104 'xor' 'xor_ln970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln970" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 105 'and' 'x_is_p1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.88ns)   --->   "%icmp_ln1019_1 = icmp_eq  i11 %bs_exp_V, i11 2047"   --->   Operation 106 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln1023 = xor i1 %icmp_ln1019, i1 1"   --->   Operation 107 'xor' 'xor_ln1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln1019_1, i1 %xor_ln1023" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 108 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.88ns)   --->   "%x_is_0 = icmp_eq  i11 %bs_exp_V, i11 0"   --->   Operation 109 'icmp' 'x_is_0' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.97ns)   --->   "%or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 110 'or' 'or_ln407' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (1.63ns)   --->   "%b_exp_1 = add i12 %zext_ln515, i12 3074" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515]   --->   Operation 111 'add' 'b_exp_1' <Predicate = (p_Result_4)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.69ns)   --->   "%b_exp_2 = select i1 %p_Result_4, i12 %b_exp_1, i12 %b_exp" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 112 'select' 'b_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 113 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 114 [1/1] (0.97ns)   --->   "%x_is_inf = and i1 %icmp_ln1019_1, i1 %icmp_ln1019" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 114 'and' 'x_is_inf' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%or_ln386 = or i1 %x_is_0, i1 %x_is_inf" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 115 'or' 'or_ln386' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%xor_ln386 = xor i1 %or_ln386, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 116 'xor' 'xor_ln386' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_neg = and i1 %p_Result_14, i1 %xor_ln386" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 117 'and' 'x_is_neg' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_17, i1 0"   --->   Operation 118 'bitconcatenate' 'p_Result_18' <Predicate = (!p_Result_4 & !or_ln407)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%r_V_21 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_17"   --->   Operation 119 'bitconcatenate' 'r_V_21' <Predicate = (p_Result_4 & !or_ln407)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i53 %r_V_21"   --->   Operation 120 'zext' 'zext_ln1488' <Predicate = (p_Result_4 & !or_ln407)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.94ns)   --->   "%b_frac_V_1 = select i1 %p_Result_4, i54 %zext_ln1488, i54 %p_Result_18" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 121 'select' 'b_frac_V_1' <Predicate = (!or_ln407)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln838 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 122 'zext' 'zext_ln838' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_3 : Operation 123 [5/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 123 'mul' 'mul_ln838' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_2)   --->   "%xor_ln407 = xor i1 %or_ln407, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 124 'xor' 'xor_ln407' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_2)   --->   "%and_ln371 = and i1 %p_Result_14, i1 %xor_ln407" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 125 'and' 'and_ln371' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_2)   --->   "%and_ln371_1 = and i1 %and_ln371, i1 %x_is_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 126 'and' 'and_ln371_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%or_ln371 = or i1 %x_is_1, i1 %x_is_NaN" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 127 'or' 'or_ln371' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln371 = xor i1 %or_ln371, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 128 'xor' 'xor_ln371' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln18 = and i1 %x_is_inf, i1 %xor_ln371" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 129 'and' 'and_ln18' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln18 = or i1 %x_is_1, i1 %icmp_ln1019_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 130 'or' 'or_ln18' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1039_2 = or i1 %and_ln18, i1 %and_ln371_1"   --->   Operation 131 'or' 'or_ln1039_2' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 132 [4/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 132 'mul' 'mul_ln838' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 133 [3/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 133 'mul' 'mul_ln838' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 134 [2/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 134 'mul' 'mul_ln838' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 135 [1/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 135 'mul' 'mul_ln838' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%a_V = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln838, i32 50, i32 53"   --->   Operation 136 'partselect' 'a_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i54 %mul_ln838"   --->   Operation 137 'trunc' 'trunc_ln813' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln838, i32 53"   --->   Operation 138 'bitselect' 'tmp_65' <Predicate = (!or_ln407)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%z1_V = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln838, i17 0"   --->   Operation 139 'bitconcatenate' 'z1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i4 %a_V"   --->   Operation 140 'zext' 'zext_ln1271' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i71 %z1_V"   --->   Operation 141 'zext' 'zext_ln1273' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 142 [5/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 142 'mul' 'r_V_22' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 143 [4/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 143 'mul' 'r_V_22' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 144 [3/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 144 'mul' 'r_V_22' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 145 [2/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 145 'mul' 'r_V_22' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 146 [1/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 146 'mul' 'r_V_22' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.81>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1488_cast = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5 16, i54 %mul_ln838, i16 0"   --->   Operation 147 'bitconcatenate' 'zext_ln1488_cast' <Predicate = (!tmp_65 & !or_ln407)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5 16, i54 %mul_ln838, i17 0"   --->   Operation 148 'bitconcatenate' 'tmp_s' <Predicate = (tmp_65 & !or_ln407)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i75 %zext_ln1488_cast"   --->   Operation 149 'zext' 'zext_ln1488_1' <Predicate = (!tmp_65 & !or_ln407)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (1.15ns)   --->   "%select_ln1488 = select i1 %tmp_65, i76 %tmp_s, i76 %zext_ln1488_1"   --->   Operation 150 'select' 'select_ln1488' <Predicate = (!or_ln407)> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln813, i25 0"   --->   Operation 151 'bitconcatenate' 'lhs' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i75 %lhs"   --->   Operation 152 'zext' 'zext_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_23 = add i76 %select_ln1488, i76 %zext_ln1347"   --->   Operation 153 'add' 'ret_V_23' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i75 %r_V_22"   --->   Operation 154 'zext' 'zext_ln1348' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (5.65ns) (root node of TernaryAdder)   --->   "%ret_V_2 = sub i76 %ret_V_23, i76 %zext_ln1348"   --->   Operation 155 'sub' 'ret_V_2' <Predicate = (!or_ln407)> <Delay = 5.65> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%z2_V = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %ret_V_2, i32 3, i32 75"   --->   Operation 156 'partselect' 'z2_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%a_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %ret_V_2, i32 70, i32 75"   --->   Operation 157 'partselect' 'a_V_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %ret_V_2, i32 3, i32 69"   --->   Operation 158 'partselect' 'tmp_2' <Predicate = (!or_ln407)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i6 %a_V_1"   --->   Operation 159 'zext' 'zext_ln1271_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i73 %z2_V"   --->   Operation 160 'zext' 'zext_ln1273_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_14 : Operation 161 [5/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1271_1, i79 %zext_ln1273_1"   --->   Operation 161 'mul' 'r_V_23' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 162 [4/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1271_1, i79 %zext_ln1273_1"   --->   Operation 162 'mul' 'r_V_23' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 163 [3/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1271_1, i79 %zext_ln1273_1"   --->   Operation 163 'mul' 'r_V_23' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 164 [2/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1271_1, i79 %zext_ln1273_1"   --->   Operation 164 'mul' 'r_V_23' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.97>
ST_18 : Operation 165 [1/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1271_1, i79 %zext_ln1273_1"   --->   Operation 165 'mul' 'r_V_23' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.83>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i73 %z2_V"   --->   Operation 166 'zext' 'zext_ln818' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i5.i76, i5 16, i76 %zext_ln818"   --->   Operation 167 'bitconcatenate' 'eZ' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_2, i14 0"   --->   Operation 168 'bitconcatenate' 'lhs_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i81 %lhs_2"   --->   Operation 169 'zext' 'zext_ln1347_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i81 %eZ"   --->   Operation 170 'zext' 'zext_ln813' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_24 = add i82 %zext_ln813, i82 %zext_ln1347_1"   --->   Operation 171 'add' 'ret_V_24' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%rhs_3 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %r_V_23, i1 0"   --->   Operation 172 'bitconcatenate' 'rhs_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1348_1 = zext i80 %rhs_3"   --->   Operation 173 'zext' 'zext_ln1348_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (5.83ns) (root node of TernaryAdder)   --->   "%ret_V_4 = sub i82 %ret_V_24, i82 %zext_ln1348_1"   --->   Operation 174 'sub' 'ret_V_4' <Predicate = (!or_ln407)> <Delay = 5.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%a_V_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %ret_V_4, i32 76, i32 81"   --->   Operation 175 'partselect' 'a_V_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln813_3 = trunc i82 %ret_V_4"   --->   Operation 176 'trunc' 'trunc_ln813_3' <Predicate = (!or_ln407)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.97>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%z3_V = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %ret_V_4, i1 0"   --->   Operation 177 'bitconcatenate' 'z3_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i6 %a_V_2"   --->   Operation 178 'zext' 'zext_ln1271_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i83 %z3_V"   --->   Operation 179 'zext' 'zext_ln1273_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_20 : Operation 180 [5/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 180 'mul' 'r_V_24' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 181 [4/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 181 'mul' 'r_V_24' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.97>
ST_22 : Operation 182 [3/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 182 'mul' 'r_V_24' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 183 [2/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 183 'mul' 'r_V_24' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.97>
ST_24 : Operation 184 [1/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 184 'mul' 'r_V_24' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13 4096, i82 %ret_V_4, i1 0"   --->   Operation 185 'bitconcatenate' 'eZ_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln813_3, i25 0"   --->   Operation 186 'bitconcatenate' 'lhs_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1347_2 = zext i101 %lhs_4"   --->   Operation 187 'zext' 'zext_ln1347_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i96 %eZ_1"   --->   Operation 188 'zext' 'zext_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_25 = add i102 %zext_ln1347_2, i102 %zext_ln813_1"   --->   Operation 189 'add' 'ret_V_25' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%rhs_6 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %r_V_24, i6 0"   --->   Operation 190 'bitconcatenate' 'rhs_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1348_2 = zext i95 %rhs_6"   --->   Operation 191 'zext' 'zext_ln1348_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (6.41ns) (root node of TernaryAdder)   --->   "%ret_V_6 = sub i102 %ret_V_25, i102 %zext_ln1348_2"   --->   Operation 192 'sub' 'ret_V_6' <Predicate = (!or_ln407)> <Delay = 6.41> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%z4_V = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %ret_V_6, i32 10, i32 101"   --->   Operation 193 'partselect' 'z4_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %ret_V_6, i32 10, i32 95"   --->   Operation 194 'partselect' 'tmp_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %ret_V_6, i32 96, i32 101"   --->   Operation 195 'partselect' 'tmp_4' <Predicate = (!or_ln407)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i6 %tmp_4"   --->   Operation 196 'zext' 'zext_ln1271_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i92 %z4_V"   --->   Operation 197 'zext' 'zext_ln1273_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_26 : Operation 198 [5/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1271_4, i98 %zext_ln1273_6"   --->   Operation 198 'mul' 'r_V_25' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 199 [4/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1271_4, i98 %zext_ln1273_6"   --->   Operation 199 'mul' 'r_V_25' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 200 [3/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1271_4, i98 %zext_ln1273_6"   --->   Operation 200 'mul' 'r_V_25' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 201 [2/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1271_4, i98 %zext_ln1273_6"   --->   Operation 201 'mul' 'r_V_25' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.97>
ST_30 : Operation 202 [1/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1271_4, i98 %zext_ln1273_6"   --->   Operation 202 'mul' 'r_V_25' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.97>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln818_1 = zext i92 %z4_V"   --->   Operation 203 'zext' 'zext_ln818_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i102, i8 128, i102 %zext_ln818_1"   --->   Operation 204 'bitconcatenate' 'eZ_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_3, i34 0"   --->   Operation 205 'bitconcatenate' 'lhs_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1347_3 = zext i120 %lhs_6"   --->   Operation 206 'zext' 'zext_ln1347_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i110 %eZ_2"   --->   Operation 207 'zext' 'zext_ln813_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_26 = add i121 %zext_ln1347_3, i121 %zext_ln813_2"   --->   Operation 208 'add' 'ret_V_26' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%rhs_9 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %r_V_25, i11 0"   --->   Operation 209 'bitconcatenate' 'rhs_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1348_3 = zext i109 %rhs_9"   --->   Operation 210 'zext' 'zext_ln1348_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 211 [1/1] (6.97ns) (root node of TernaryAdder)   --->   "%ret_V_8 = sub i121 %ret_V_26, i121 %zext_ln1348_3"   --->   Operation 211 'sub' 'ret_V_8' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %ret_V_8, i32 34, i32 120"   --->   Operation 212 'partselect' 'tmp_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %ret_V_8, i32 34, i32 114"   --->   Operation 213 'partselect' 'tmp_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %ret_V_8, i32 115, i32 120"   --->   Operation 214 'partselect' 'tmp_7' <Predicate = (!or_ln407)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 6.97>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1271_5 = zext i6 %tmp_7"   --->   Operation 215 'zext' 'zext_ln1271_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i87 %tmp_5"   --->   Operation 216 'zext' 'zext_ln1273_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_32 : Operation 217 [5/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1271_5, i93 %zext_ln1273_7"   --->   Operation 217 'mul' 'r_V_26' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.97>
ST_33 : Operation 218 [4/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1271_5, i93 %zext_ln1273_7"   --->   Operation 218 'mul' 'r_V_26' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.97>
ST_34 : Operation 219 [3/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1271_5, i93 %zext_ln1273_7"   --->   Operation 219 'mul' 'r_V_26' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.97>
ST_35 : Operation 220 [2/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1271_5, i93 %zext_ln1273_7"   --->   Operation 220 'mul' 'r_V_26' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.97>
ST_36 : Operation 221 [1/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1271_5, i93 %zext_ln1273_7"   --->   Operation 221 'mul' 'r_V_26' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.12>
ST_37 : Operation 222 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23 4194304, i87 %tmp_5"   --->   Operation 222 'bitconcatenate' 'eZ_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 223 [1/1] (0.00ns)   --->   "%lhs_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_6, i44 0"   --->   Operation 223 'bitconcatenate' 'lhs_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1347_4 = zext i125 %lhs_8"   --->   Operation 224 'zext' 'zext_ln1347_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i110 %eZ_3"   --->   Operation 225 'zext' 'zext_ln813_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_27 = add i126 %zext_ln1347_4, i126 %zext_ln813_3"   --->   Operation 226 'add' 'ret_V_27' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 227 [1/1] (0.00ns)   --->   "%rhs_12 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %r_V_26, i16 0"   --->   Operation 227 'bitconcatenate' 'rhs_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1348_4 = zext i109 %rhs_12"   --->   Operation 228 'zext' 'zext_ln1348_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 229 [1/1] (7.12ns) (root node of TernaryAdder)   --->   "%ret_V_10 = sub i126 %ret_V_27, i126 %zext_ln1348_4"   --->   Operation 229 'sub' 'ret_V_10' <Predicate = (!or_ln407)> <Delay = 7.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %ret_V_10, i32 44, i32 125"   --->   Operation 230 'partselect' 'tmp_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %ret_V_10, i32 44, i32 119"   --->   Operation 231 'partselect' 'tmp_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %ret_V_10, i32 120, i32 125"   --->   Operation 232 'partselect' 'tmp_10' <Predicate = (!or_ln407)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 6.97>
ST_38 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1271_6 = zext i6 %tmp_10"   --->   Operation 233 'zext' 'zext_ln1271_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_38 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln1273_8 = zext i82 %tmp_8"   --->   Operation 234 'zext' 'zext_ln1273_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_38 : Operation 235 [5/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1271_6, i88 %zext_ln1273_8"   --->   Operation 235 'mul' 'r_V_27' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.97>
ST_39 : Operation 236 [4/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1271_6, i88 %zext_ln1273_8"   --->   Operation 236 'mul' 'r_V_27' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.97>
ST_40 : Operation 237 [3/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1271_6, i88 %zext_ln1273_8"   --->   Operation 237 'mul' 'r_V_27' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.97>
ST_41 : Operation 238 [2/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1271_6, i88 %zext_ln1273_8"   --->   Operation 238 'mul' 'r_V_27' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.97>
ST_42 : Operation 239 [1/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1271_6, i88 %zext_ln1273_8"   --->   Operation 239 'mul' 'r_V_27' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.26>
ST_43 : Operation 240 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28 134217728, i82 %tmp_8"   --->   Operation 240 'bitconcatenate' 'eZ_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 241 [1/1] (0.00ns)   --->   "%lhs_10 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_9, i54 0"   --->   Operation 241 'bitconcatenate' 'lhs_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln1347_5 = zext i130 %lhs_10"   --->   Operation 242 'zext' 'zext_ln1347_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i110 %eZ_4"   --->   Operation 243 'zext' 'zext_ln813_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = add i131 %zext_ln1347_5, i131 %zext_ln813_4"   --->   Operation 244 'add' 'ret_V_28' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 245 [1/1] (0.00ns)   --->   "%rhs_15 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %r_V_27, i21 0"   --->   Operation 245 'bitconcatenate' 'rhs_15' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln1348_5 = zext i109 %rhs_15"   --->   Operation 246 'zext' 'zext_ln1348_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 247 [1/1] (7.26ns) (root node of TernaryAdder)   --->   "%ret_V_12 = sub i131 %ret_V_28, i131 %zext_ln1348_5"   --->   Operation 247 'sub' 'ret_V_12' <Predicate = (!or_ln407)> <Delay = 7.26> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %ret_V_12, i32 54, i32 130"   --->   Operation 248 'partselect' 'tmp_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %ret_V_12, i32 54, i32 124"   --->   Operation 249 'partselect' 'tmp_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %ret_V_12, i32 125, i32 130"   --->   Operation 250 'partselect' 'tmp_13' <Predicate = (!or_ln407)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 6.97>
ST_44 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1271_7 = zext i6 %tmp_13"   --->   Operation 251 'zext' 'zext_ln1271_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_44 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1273_9 = zext i77 %tmp_11"   --->   Operation 252 'zext' 'zext_ln1273_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_44 : Operation 253 [5/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1271_7, i83 %zext_ln1273_9"   --->   Operation 253 'mul' 'r_V_28' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.97>
ST_45 : Operation 254 [4/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1271_7, i83 %zext_ln1273_9"   --->   Operation 254 'mul' 'r_V_28' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.97>
ST_46 : Operation 255 [3/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1271_7, i83 %zext_ln1273_9"   --->   Operation 255 'mul' 'r_V_28' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.97>
ST_47 : Operation 256 [2/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1271_7, i83 %zext_ln1273_9"   --->   Operation 256 'mul' 'r_V_28' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.97>
ST_48 : Operation 257 [1/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1271_7, i83 %zext_ln1273_9"   --->   Operation 257 'mul' 'r_V_28' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.42>
ST_49 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i12 %b_exp_2"   --->   Operation 258 'sext' 'sext_ln813' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 259 [5/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 259 'mul' 'Elog2_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln541_6 = zext i6 %a_V_1"   --->   Operation 260 'zext' 'zext_ln541_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 261 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i64 0, i64 %zext_ln541_6" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 261 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 262 [2/2] (3.25ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 262 'load' 'logn_V_1' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_49 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln541_7 = zext i6 %a_V_2"   --->   Operation 263 'zext' 'zext_ln541_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 264 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i64 0, i64 %zext_ln541_7" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 264 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 265 [2/2] (3.25ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 265 'load' 'logn_V_2' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_49 : Operation 266 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33 4294967296, i77 %tmp_11"   --->   Operation 266 'bitconcatenate' 'eZ_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 267 [1/1] (0.00ns)   --->   "%lhs_12 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_12, i64 0"   --->   Operation 267 'bitconcatenate' 'lhs_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln1347_6 = zext i135 %lhs_12"   --->   Operation 268 'zext' 'zext_ln1347_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i110 %eZ_5"   --->   Operation 269 'zext' 'zext_ln813_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = add i136 %zext_ln1347_6, i136 %zext_ln813_5"   --->   Operation 270 'add' 'ret_V_29' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 271 [1/1] (0.00ns)   --->   "%rhs_18 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %r_V_28, i26 0"   --->   Operation 271 'bitconcatenate' 'rhs_18' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1348_6 = zext i109 %rhs_18"   --->   Operation 272 'zext' 'zext_ln1348_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 273 [1/1] (7.42ns) (root node of TernaryAdder)   --->   "%ret_V_14 = sub i136 %ret_V_29, i136 %zext_ln1348_6"   --->   Operation 273 'sub' 'ret_V_14' <Predicate = (!or_ln407)> <Delay = 7.42> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %ret_V_14, i32 64, i32 135"   --->   Operation 274 'partselect' 'tmp_14' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %ret_V_14, i32 96, i32 135"   --->   Operation 275 'partselect' 'tmp_15' <Predicate = (!or_ln407)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 6.97>
ST_50 : Operation 276 [4/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 276 'mul' 'Elog2_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 277 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i64 0, i64 %zext_ln541" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 277 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 278 [2/2] (3.25ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 278 'load' 'log_sum_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_50 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i4 %a_V"   --->   Operation 279 'zext' 'zext_ln541_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 280 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i64 0, i64 %zext_ln541_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 280 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 281 [2/2] (3.25ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 281 'load' 'logn_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_50 : Operation 282 [1/2] (3.25ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 282 'load' 'logn_V_1' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_50 : Operation 283 [1/2] (3.25ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 283 'load' 'logn_V_2' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_50 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln541_8 = zext i6 %tmp_4"   --->   Operation 284 'zext' 'zext_ln541_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 285 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i64 0, i64 %zext_ln541_8" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 285 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 286 [2/2] (3.25ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 286 'load' 'logn_V_3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_50 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln541_9 = zext i6 %tmp_7"   --->   Operation 287 'zext' 'zext_ln541_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 288 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i64 0, i64 %zext_ln541_9" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 288 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 289 [2/2] (3.25ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 289 'load' 'logn_V_4' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_50 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln541_10 = zext i6 %tmp_10"   --->   Operation 290 'zext' 'zext_ln541_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 291 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i64 0, i64 %zext_ln541_10" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 291 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 292 [2/2] (3.25ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 292 'load' 'logn_V_5' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_50 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln541_11 = zext i6 %tmp_13"   --->   Operation 293 'zext' 'zext_ln541_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 294 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i64 0, i64 %zext_ln541_11" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 294 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 295 [2/2] (3.25ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 295 'load' 'logn_V_6' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_50 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i40 %tmp_15"   --->   Operation 296 'zext' 'zext_ln1270_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 297 [2/2] (6.91ns)   --->   "%r_V_29 = mul i80 %zext_ln1270_2, i80 %zext_ln1270_2"   --->   Operation 297 'mul' 'r_V_29' <Predicate = (!or_ln407)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.28>
ST_51 : Operation 298 [3/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 298 'mul' 'Elog2_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 299 [1/2] (3.25ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 299 'load' 'log_sum_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_51 : Operation 300 [1/2] (3.25ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 300 'load' 'logn_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_51 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i102 %logn_V_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 301 'zext' 'zext_ln223' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i97 %logn_V_2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 302 'zext' 'zext_ln223_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 303 [1/2] (3.25ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 303 'load' 'logn_V_3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_51 : Operation 304 [1/2] (3.25ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 304 'load' 'logn_V_4' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_51 : Operation 305 [1/2] (3.25ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 305 'load' 'logn_V_5' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_51 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i82 %logn_V_5" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 306 'zext' 'zext_ln223_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 307 [1/2] (3.25ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 307 'load' 'logn_V_6' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_51 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i77 %logn_V_6" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 308 'zext' 'zext_ln223_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 309 [1/1] (4.60ns)   --->   "%add_ln813_1 = add i103 %zext_ln223, i103 %zext_ln223_1"   --->   Operation 309 'add' 'add_ln813_1' <Predicate = (!or_ln407)> <Delay = 4.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 310 [1/1] (4.03ns)   --->   "%add_ln813_4 = add i83 %zext_ln223_4, i83 %zext_ln223_5"   --->   Operation 310 'add' 'add_ln813_4' <Predicate = (!or_ln407)> <Delay = 4.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 311 [1/2] (6.91ns)   --->   "%r_V_29 = mul i80 %zext_ln1270_2, i80 %zext_ln1270_2"   --->   Operation 311 'mul' 'r_V_29' <Predicate = (!or_ln407)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 312 [1/1] (0.00ns)   --->   "%rhs_s = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %r_V_29, i32 1, i32 79"   --->   Operation 312 'partselect' 'rhs_s' <Predicate = (!or_ln407)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 6.97>
ST_52 : Operation 313 [2/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 313 'mul' 'Elog2_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 314 [1/1] (0.00ns)   --->   "%logn_V_i_cast = zext i105 %logn_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 314 'zext' 'logn_V_i_cast' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i92 %logn_V_3" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 315 'zext' 'zext_ln223_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i87 %logn_V_4" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 316 'zext' 'zext_ln223_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i109 %log_sum_V, i109 %logn_V_i_cast"   --->   Operation 317 'add' 'add_ln813' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln813_6 = zext i103 %add_ln813_1"   --->   Operation 318 'zext' 'zext_ln813_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 319 [1/1] (6.62ns) (root node of TernaryAdder)   --->   "%add_ln813_2 = add i109 %zext_ln813_6, i109 %add_ln813"   --->   Operation 319 'add' 'add_ln813_2' <Predicate = (!or_ln407)> <Delay = 6.62> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3 = add i93 %zext_ln223_2, i93 %zext_ln223_3"   --->   Operation 320 'add' 'add_ln813_3' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i83 %add_ln813_4"   --->   Operation 321 'zext' 'zext_ln813_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 322 [1/1] (6.15ns) (root node of TernaryAdder)   --->   "%add_ln813_5 = add i93 %zext_ln813_7, i93 %add_ln813_3"   --->   Operation 322 'add' 'add_ln813_5' <Predicate = (!or_ln407)> <Delay = 6.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 323 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_14, i45 0"   --->   Operation 323 'bitconcatenate' 'lhs_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln1348_7 = zext i117 %lhs_V"   --->   Operation 324 'zext' 'zext_ln1348_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln1348_8 = zext i79 %rhs_s"   --->   Operation 325 'zext' 'zext_ln1348_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 326 [1/1] (5.03ns)   --->   "%ret_V = sub i118 %zext_ln1348_7, i118 %zext_ln1348_8"   --->   Operation 326 'sub' 'ret_V' <Predicate = (!or_ln407)> <Delay = 5.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %ret_V, i32 45, i32 117"   --->   Operation 327 'partselect' 'trunc_ln1' <Predicate = (!or_ln407)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 6.97>
ST_53 : Operation 328 [1/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 328 'mul' 'Elog2_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln813_8 = zext i93 %add_ln813_5"   --->   Operation 329 'zext' 'zext_ln813_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_53 : Operation 330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%log_sum_V_1 = add i109 %zext_ln813_8, i109 %add_ln813_2"   --->   Operation 330 'add' 'log_sum_V_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i73 %trunc_ln1"   --->   Operation 331 'sext' 'sext_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_53 : Operation 332 [1/1] (6.62ns) (root node of TernaryAdder)   --->   "%add_ln1347 = add i109 %log_sum_V_1, i109 %sext_ln1347"   --->   Operation 332 'add' 'add_ln1347' <Predicate = (!or_ln407)> <Delay = 6.62> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 5.12>
ST_54 : Operation 333 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2_V, i30 0"   --->   Operation 333 'bitconcatenate' 'lhs_V_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_54 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i109 %add_ln1347"   --->   Operation 334 'sext' 'sext_ln1347_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_54 : Operation 335 [1/1] (5.12ns)   --->   "%ret_V_15 = add i120 %sext_ln1347_1, i120 %lhs_V_2"   --->   Operation 335 'add' 'ret_V_15' <Predicate = (!or_ln407)> <Delay = 5.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i77 @_ssdm_op_PartSelect.i77.i120.i32.i32, i120 %ret_V_15, i32 43, i32 119"   --->   Operation 336 'partselect' 'trunc_ln818_1' <Predicate = (!or_ln407)> <Delay = 0.00>

State 55 <SV = 54> <Delay = 6.97>
ST_55 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i77 %trunc_ln818_1"   --->   Operation 337 'sext' 'sext_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_55 : Operation 338 [5/5] (6.97ns)   --->   "%m_frac_l_V = mul i130 %sext_ln813_1, i130 6755399441055744"   --->   Operation 338 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 339 [5/5] (6.97ns)   --->   "%r_V_30 = mul i130 %sext_ln813_1, i130 13510798882111488"   --->   Operation 339 'mul' 'r_V_30' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.97>
ST_56 : Operation 340 [4/5] (6.97ns)   --->   "%m_frac_l_V = mul i130 %sext_ln813_1, i130 6755399441055744"   --->   Operation 340 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 341 [4/5] (6.97ns)   --->   "%r_V_30 = mul i130 %sext_ln813_1, i130 13510798882111488"   --->   Operation 341 'mul' 'r_V_30' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.97>
ST_57 : Operation 342 [3/5] (6.97ns)   --->   "%m_frac_l_V = mul i130 %sext_ln813_1, i130 6755399441055744"   --->   Operation 342 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 343 [3/5] (6.97ns)   --->   "%r_V_30 = mul i130 %sext_ln813_1, i130 13510798882111488"   --->   Operation 343 'mul' 'r_V_30' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.97>
ST_58 : Operation 344 [2/5] (6.97ns)   --->   "%m_frac_l_V = mul i130 %sext_ln813_1, i130 6755399441055744"   --->   Operation 344 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 345 [2/5] (6.97ns)   --->   "%r_V_30 = mul i130 %sext_ln813_1, i130 13510798882111488"   --->   Operation 345 'mul' 'r_V_30' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.97>
ST_59 : Operation 346 [1/5] (6.97ns)   --->   "%m_frac_l_V = mul i130 %sext_ln813_1, i130 6755399441055744"   --->   Operation 346 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 347 [1/5] (6.97ns)   --->   "%r_V_30 = mul i130 %sext_ln813_1, i130 13510798882111488"   --->   Operation 347 'mul' 'r_V_30' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i129 @_ssdm_op_PartSelect.i129.i130.i32.i32, i130 %r_V_30, i32 1, i32 129"   --->   Operation 348 'partselect' 'trunc_ln2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_59 : Operation 349 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i130.i32.i32, i130 %r_V_30, i32 114, i32 129"   --->   Operation 349 'partselect' 'm_fix_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_59 : Operation 350 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i130.i32, i130 %r_V_30, i32 129"   --->   Operation 350 'bitselect' 'p_Result_19' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_59 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i59 @_ssdm_op_PartSelect.i59.i130.i32.i32, i130 %r_V_30, i32 59, i32 117"   --->   Operation 351 'partselect' 'trunc_ln3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_59 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i130.i32, i130 %m_frac_l_V, i32 129"   --->   Operation 352 'bitselect' 'tmp_70' <Predicate = (!or_ln407)> <Delay = 0.00>

State 60 <SV = 59> <Delay = 3.49>
ST_60 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i16 %m_fix_hi_V"   --->   Operation 353 'sext' 'sext_ln1271' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_60 : Operation 354 [3/3] (1.05ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_31 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 354 'mul' 'r_V_31' <Predicate = (!or_ln407)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1654 = sext i129 %trunc_ln2"   --->   Operation 355 'sext' 'sext_ln1654' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_60 : Operation 356 [1/1] (3.49ns)   --->   "%icmp_ln1654 = icmp_ne  i130 %sext_ln1654, i130 %m_frac_l_V"   --->   Operation 356 'icmp' 'icmp_ln1654' <Predicate = (!or_ln407)> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.05>
ST_61 : Operation 357 [2/3] (1.05ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_31 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 357 'mul' 'r_V_31' <Predicate = (!or_ln407)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 61> <Delay = 2.10>
ST_62 : Operation 358 [1/3] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_31 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 358 'mul' 'r_V_31' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 359 [1/1] (0.00ns)   --->   "%rhs_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_19, i18 131072"   --->   Operation 359 'bitconcatenate' 'rhs_19' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_62 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i19 %rhs_19"   --->   Operation 360 'sext' 'sext_ln1347_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_62 : Operation 361 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_30 = add i31 %r_V_31, i31 %sext_ln1347_2"   --->   Operation 361 'add' 'ret_V_30' <Predicate = (!or_ln407)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 62> <Delay = 5.23>
ST_63 : Operation 362 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_30 = add i31 %r_V_31, i31 %sext_ln1347_2"   --->   Operation 362 'add' 'ret_V_30' <Predicate = (!or_ln407)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_30, i32 18, i32 30"   --->   Operation 363 'partselect' 'trunc_ln' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_63 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node ret_V_31)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_30, i32 30"   --->   Operation 364 'bitselect' 'p_Result_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_63 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln1003 = trunc i31 %ret_V_30"   --->   Operation 365 'trunc' 'trunc_ln1003' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_63 : Operation 366 [1/1] (2.43ns)   --->   "%icmp_ln1003 = icmp_eq  i18 %trunc_ln1003, i18 0"   --->   Operation 366 'icmp' 'icmp_ln1003' <Predicate = (!or_ln407)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 367 [1/1] (1.67ns)   --->   "%ret_V_17 = add i13 %trunc_ln, i13 1"   --->   Operation 367 'add' 'ret_V_17' <Predicate = (!or_ln407)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node ret_V_31)   --->   "%select_ln1002 = select i1 %icmp_ln1003, i13 %trunc_ln, i13 %ret_V_17"   --->   Operation 368 'select' 'select_ln1002' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 369 [1/1] (0.69ns) (out node of the LUT)   --->   "%ret_V_31 = select i1 %p_Result_8, i13 %select_ln1002, i13 %trunc_ln"   --->   Operation 369 'select' 'ret_V_31' <Predicate = (!or_ln407)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.97>
ST_64 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i13 %ret_V_31"   --->   Operation 370 'sext' 'sext_ln1270' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_64 : Operation 371 [5/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 371 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.97>
ST_65 : Operation 372 [4/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 372 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.97>
ST_66 : Operation 373 [3/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 373 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.97>
ST_67 : Operation 374 [2/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 374 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.97>
ST_68 : Operation 375 [1/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 375 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln813_2 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_15, i32 12, i32 70"   --->   Operation 376 'partselect' 'trunc_ln813_2' <Predicate = (!or_ln407)> <Delay = 0.00>

State 69 <SV = 68> <Delay = 6.64>
ST_69 : Operation 377 [1/1] (3.39ns)   --->   "%m_diff_V = sub i59 %trunc_ln3, i59 %trunc_ln813_2"   --->   Operation 377 'sub' 'm_diff_V' <Predicate = (!or_ln407)> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 378 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 378 'partselect' 'm_diff_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 379 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 379 'partselect' 'Z2_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 380 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 380 'partselect' 'Z3_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 381 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 381 'trunc' 'Z4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 382 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 382 'partselect' 'Z4_ind' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %Z4_ind"   --->   Operation 383 'zext' 'zext_ln541_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 384 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_3"   --->   Operation 384 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 385 [2/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 385 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_69 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i8 %Z3_V"   --->   Operation 386 'zext' 'zext_ln541_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 387 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_4"   --->   Operation 387 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 388 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 388 'load' 'f_Z3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 70 <SV = 69> <Delay = 5.92>
ST_70 : Operation 389 [1/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 389 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_70 : Operation 390 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load, i32 16, i32 25"   --->   Operation 390 'partselect' 'r' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_70 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i35 %Z4"   --->   Operation 391 'zext' 'zext_ln813_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_70 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln813_10 = zext i10 %r"   --->   Operation 392 'zext' 'zext_ln813_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_70 : Operation 393 [1/1] (2.67ns)   --->   "%ret_V_32 = add i36 %zext_ln813_9, i36 %zext_ln813_10"   --->   Operation 393 'add' 'ret_V_32' <Predicate = (!or_ln407)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 394 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 394 'load' 'f_Z3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 71 <SV = 70> <Delay = 7.08>
ST_71 : Operation 395 [1/1] (0.00ns)   --->   "%ret_V_33 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 395 'bitconcatenate' 'ret_V_33' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_71 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i43 %ret_V_33"   --->   Operation 396 'zext' 'zext_ln1270' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_71 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i36 %ret_V_32"   --->   Operation 397 'zext' 'zext_ln1273_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_71 : Operation 398 [3/3] (7.08ns)   --->   "%r_V_17 = mul i79 %zext_ln1270, i79 %zext_ln1273_3"   --->   Operation 398 'mul' 'r_V_17' <Predicate = (!or_ln407)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.08>
ST_72 : Operation 399 [2/3] (7.08ns)   --->   "%r_V_17 = mul i79 %zext_ln1270, i79 %zext_ln1273_3"   --->   Operation 399 'mul' 'r_V_17' <Predicate = (!or_ln407)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.08>
ST_73 : Operation 400 [1/3] (7.08ns)   --->   "%r_V_17 = mul i79 %zext_ln1270, i79 %zext_ln1273_3"   --->   Operation 400 'mul' 'r_V_17' <Predicate = (!or_ln407)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln813_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_17, i32 59, i32 78"   --->   Operation 401 'partselect' 'trunc_ln813_s' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_73 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i8 %Z2_V"   --->   Operation 402 'zext' 'zext_ln541_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_73 : Operation 403 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i64 0, i64 %zext_ln541_5"   --->   Operation 403 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_73 : Operation 404 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 404 'load' 'f_Z2_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 74 <SV = 73> <Delay = 5.67>
ST_74 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln1347_7 = zext i43 %ret_V_33"   --->   Operation 405 'zext' 'zext_ln1347_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_74 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i20 %trunc_ln813_s"   --->   Operation 406 'zext' 'zext_ln813_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_74 : Operation 407 [1/1] (2.71ns)   --->   "%add_ln813_7 = add i36 %ret_V_32, i36 %zext_ln813_11"   --->   Operation 407 'add' 'add_ln813_7' <Predicate = (!or_ln407)> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i36 %add_ln813_7"   --->   Operation 408 'zext' 'zext_ln813_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_74 : Operation 409 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln813_12, i44 %zext_ln1347_7"   --->   Operation 409 'add' 'exp_Z2P_m_1_V' <Predicate = (!or_ln407)> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 410 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 410 'load' 'f_Z2_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_74 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 411 'partselect' 'tmp_16' <Predicate = (!or_ln407)> <Delay = 0.00>

State 75 <SV = 74> <Delay = 5.66>
ST_75 : Operation 412 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_16"   --->   Operation 412 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_75 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 413 'zext' 'zext_ln1270_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_75 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 414 'zext' 'zext_ln1273_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_75 : Operation 415 [5/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 415 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.66>
ST_76 : Operation 416 [4/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 416 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.66>
ST_77 : Operation 417 [3/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 417 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.66>
ST_78 : Operation 418 [2/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 418 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.66>
ST_79 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i8 %m_diff_hi_V"   --->   Operation 419 'zext' 'zext_ln541_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_79 : Operation 420 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i64 0, i64 %zext_ln541_2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 420 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_79 : Operation 421 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 421 'load' 'exp_Z1_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_79 : Operation 422 [1/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 422 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln813_1 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_19, i32 57, i32 92"   --->   Operation 423 'partselect' 'trunc_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>

State 80 <SV = 79> <Delay = 6.17>
ST_80 : Operation 424 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 424 'load' 'exp_Z1_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_80 : Operation 425 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_16, i2 0"   --->   Operation 425 'bitconcatenate' 'lhs_V_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_80 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln1347_8 = zext i51 %lhs_V_4"   --->   Operation 426 'zext' 'zext_ln1347_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_80 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i36 %trunc_ln813_1"   --->   Operation 427 'zext' 'zext_ln813_13' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_80 : Operation 428 [1/1] (2.98ns)   --->   "%add_ln813_9 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln813_13"   --->   Operation 428 'add' 'add_ln813_9' <Predicate = (!or_ln407)> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i44 %add_ln813_9"   --->   Operation 429 'zext' 'zext_ln813_14' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_80 : Operation 430 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln813_14, i52 %zext_ln1347_8"   --->   Operation 430 'add' 'exp_Z1P_m_1_l_V' <Predicate = (!or_ln407)> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 431 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 431 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_80 : Operation 432 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 432 'partselect' 'exp_Z1_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>

State 81 <SV = 80> <Delay = 5.66>
ST_81 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i50 %exp_Z1_hi_V"   --->   Operation 433 'zext' 'zext_ln1271_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_81 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 434 'zext' 'zext_ln1273_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_81 : Operation 435 [5/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1271_3, i100 %zext_ln1273_5"   --->   Operation 435 'mul' 'r_V' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.66>
ST_82 : Operation 436 [4/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1271_3, i100 %zext_ln1273_5"   --->   Operation 436 'mul' 'r_V' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.66>
ST_83 : Operation 437 [3/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1271_3, i100 %zext_ln1273_5"   --->   Operation 437 'mul' 'r_V' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.66>
ST_84 : Operation 438 [2/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1271_3, i100 %zext_ln1273_5"   --->   Operation 438 'mul' 'r_V' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.66>
ST_85 : Operation 439 [1/1] (3.36ns)   --->   "%ret_V_34 = add i58 %exp_Z1_V, i58 16"   --->   Operation 439 'add' 'ret_V_34' <Predicate = (!or_ln407)> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 440 [1/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1271_3, i100 %zext_ln1273_5"   --->   Operation 440 'mul' 'r_V' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i58 %ret_V_34"   --->   Operation 441 'trunc' 'trunc_ln1347' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_85 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln1347_2 = trunc i58 %ret_V_34"   --->   Operation 442 'trunc' 'trunc_ln1347_2' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>

State 86 <SV = 85> <Delay = 6.58>
ST_86 : Operation 443 [1/1] (0.00ns)   --->   "%lhs_V_7 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_34, i49 0"   --->   Operation 443 'bitconcatenate' 'lhs_V_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_86 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln1347_9 = zext i100 %r_V"   --->   Operation 444 'zext' 'zext_ln1347_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_86 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln4 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1347, i49 0"   --->   Operation 445 'bitconcatenate' 'trunc_ln4' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_86 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln1347_10 = zext i100 %r_V"   --->   Operation 446 'zext' 'zext_ln1347_10' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_86 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln1347_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1347_2, i49 0"   --->   Operation 447 'bitconcatenate' 'trunc_ln1347_1' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_86 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln1347_11 = zext i100 %r_V"   --->   Operation 448 'zext' 'zext_ln1347_11' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_86 : Operation 449 [1/1] (4.75ns)   --->   "%ret_V_22 = add i107 %lhs_V_7, i107 %zext_ln1347_9"   --->   Operation 449 'add' 'ret_V_22' <Predicate = (!or_ln407)> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 450 [1/1] (4.69ns)   --->   "%add_ln1347_6 = add i105 %trunc_ln1347_1, i105 %zext_ln1347_11"   --->   Operation 450 'add' 'add_ln1347_6' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 4.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 451 [1/1] (4.72ns)   --->   "%add_ln1347_7 = add i106 %trunc_ln4, i106 %zext_ln1347_10"   --->   Operation 451 'add' 'add_ln1347_7' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 4.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_22, i32 106"   --->   Operation 452 'bitselect' 'tmp_68' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_86 : Operation 453 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 %ret_V_31, i13 8191"   --->   Operation 453 'add' 'r_exp_V' <Predicate = (!or_ln407)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 454 [1/1] (0.69ns)   --->   "%r_exp_V_2 = select i1 %tmp_68, i13 %ret_V_31, i13 %r_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 454 'select' 'r_exp_V_2' <Predicate = (!or_ln407)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 455 'partselect' 'tmp_69' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_86 : Operation 456 [1/1] (1.13ns)   --->   "%icmp_ln1035 = icmp_sgt  i3 %tmp_69, i3 0"   --->   Operation 456 'icmp' 'icmp_ln1035' <Predicate = (!or_ln407)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i13 %r_exp_V_2"   --->   Operation 457 'trunc' 'trunc_ln186' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>

State 87 <SV = 86> <Delay = 6.03>
ST_87 : Operation 458 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_43"   --->   Operation 458 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%select_ln407 = select i1 %x_is_p1, i64 1, i64 nan" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 459 'select' 'select_ln407' <Predicate = (or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039_3)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %x_is_neg, i63 4607182418800017408"   --->   Operation 460 'bitconcatenate' 'p_Result_s' <Predicate = (!and_ln18 & or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_87 : Operation 461 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %x_is_neg, i63 9218868437227405312"   --->   Operation 461 'bitconcatenate' 'p_Result_15' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_87 : Operation 462 [1/1] (0.00ns)   --->   "%p_Result_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %x_is_neg, i63 0"   --->   Operation 462 'bitconcatenate' 'p_Result_16' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_87 : Operation 463 [1/1] (0.97ns)   --->   "%or_ln657 = or i1 %icmp_ln1654, i1 %icmp_ln1035" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 463 'or' 'or_ln657' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln182)   --->   "%xor_ln182 = xor i1 %tmp_70, i1 1"   --->   Operation 464 'xor' 'xor_ln182' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 465 [1/1] (2.09ns)   --->   "%icmp_ln1039 = icmp_slt  i13 %r_exp_V_2, i13 7170"   --->   Operation 465 'icmp' 'icmp_ln1039' <Predicate = (!or_ln407)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node p_Result_20)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1347_7, i32 54, i32 105"   --->   Operation 466 'partselect' 'tmp' <Predicate = (tmp_68 & !or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_87 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node p_Result_20)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1347_6, i32 53, i32 104"   --->   Operation 467 'partselect' 'tmp_1' <Predicate = (!tmp_68 & !or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_87 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node p_Result_20)   --->   "%tmp_72 = select i1 %tmp_68, i52 %tmp, i52 %tmp_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 468 'select' 'tmp_72' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 469 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 %trunc_ln186, i11 1023"   --->   Operation 469 'add' 'out_exp_V' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 470 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Result_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %x_is_neg, i11 %out_exp_V, i52 %tmp_72"   --->   Operation 470 'bitconcatenate' 'p_Result_20' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.95>
ST_87 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_3)   --->   "%xor_ln18 = xor i1 %or_ln18, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 471 'xor' 'xor_ln18' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_3)   --->   "%and_ln1019 = and i1 %x_is_0, i1 %xor_ln18"   --->   Operation 472 'and' 'and_ln1019' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 473 [1/1] (0.97ns)   --->   "%or_ln1019 = or i1 %or_ln18, i1 %x_is_0"   --->   Operation 473 'or' 'or_ln1019' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln657)   --->   "%xor_ln1019 = xor i1 %or_ln1019, i1 1"   --->   Operation 474 'xor' 'xor_ln1019' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 475 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln657 = and i1 %or_ln657, i1 %xor_ln1019" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 475 'and' 'and_ln657' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 476 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln182 = and i1 %and_ln657, i1 %xor_ln182"   --->   Operation 476 'and' 'and_ln182' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039)   --->   "%and_ln182_1 = and i1 %and_ln657, i1 %tmp_70"   --->   Operation 477 'and' 'and_ln182_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039)   --->   "%or_ln657_1 = or i1 %or_ln1019, i1 %or_ln657" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 478 'or' 'or_ln657_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039)   --->   "%xor_ln657 = xor i1 %or_ln657_1, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 479 'xor' 'xor_ln657' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039)   --->   "%and_ln1039 = and i1 %icmp_ln1039, i1 %xor_ln657"   --->   Operation 480 'and' 'and_ln1039' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 481 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1039 = or i1 %and_ln1039, i1 %and_ln182_1"   --->   Operation 481 'or' 'or_ln1039' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039_2)   --->   "%select_ln1039 = select i1 %and_ln182, i64 %p_Result_15, i64 %p_Result_16"   --->   Operation 482 'select' 'select_ln1039' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_3)   --->   "%or_ln1039_1 = or i1 %and_ln182, i1 %and_ln1019"   --->   Operation 483 'or' 'or_ln1039_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039_3)   --->   "%select_ln1039_1 = select i1 %and_ln18, i64 %p_Result_15, i64 %p_Result_s"   --->   Operation 484 'select' 'select_ln1039_1' <Predicate = (or_ln1039_2 & !or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 485 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1039_2 = select i1 %or_ln1039, i64 %p_Result_16, i64 %select_ln1039"   --->   Operation 485 'select' 'select_ln1039_2' <Predicate = (!or_ln407)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 486 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1039_3 = or i1 %or_ln1039, i1 %or_ln1039_1"   --->   Operation 486 'or' 'or_ln1039_3' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 487 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1039_3 = select i1 %or_ln1039_2, i64 %select_ln1039_1, i64 %p_Result_20"   --->   Operation 487 'select' 'select_ln1039_3' <Predicate = (!or_ln407)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%select_ln1039_4 = select i1 %or_ln1039_3, i64 %select_ln1039_2, i64 %select_ln1039_3"   --->   Operation 488 'select' 'select_ln1039_4' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%bitcast_ln1039 = bitcast i64 %select_ln1039_4"   --->   Operation 489 'bitcast' 'bitcast_ln1039' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_87 : Operation 490 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 %bitcast_ln1039" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 490 'select' 'select_ln407_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 491 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %select_ln407_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 491 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.9ns
The critical path consists of the following:
	wire read operation ('base_read', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488) on port 'base_r' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488) [15]  (0 ns)
	'icmp' operation ('icmp_ln1019') [23]  (2.9 ns)

 <State 2>: 6.56ns
The critical path consists of the following:
	'add' operation ('b_exp', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515) [21]  (1.64 ns)
	'icmp' operation ('icmp_ln369', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369) [22]  (1.99 ns)
	'and' operation ('x_is_1', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369) [24]  (0.978 ns)
	'and' operation ('x_is_p1', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370) [26]  (0.978 ns)
	'or' operation ('or_ln407', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [35]  (0.978 ns)

 <State 3>: 6.61ns
The critical path consists of the following:
	'select' operation ('b_frac.V', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513) [47]  (0.948 ns)
	'mul' operation ('mul_ln838') [57]  (5.66 ns)

 <State 4>: 5.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln838') [57]  (5.66 ns)

 <State 5>: 5.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln838') [57]  (5.66 ns)

 <State 6>: 5.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln838') [57]  (5.66 ns)

 <State 7>: 5.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln838') [57]  (5.66 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [71]  (6.98 ns)

 <State 9>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [71]  (6.98 ns)

 <State 10>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [71]  (6.98 ns)

 <State 11>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [71]  (6.98 ns)

 <State 12>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [71]  (6.98 ns)

 <State 13>: 6.81ns
The critical path consists of the following:
	'select' operation ('select_ln1488') [65]  (1.15 ns)
	'add' operation ('ret.V') [68]  (0 ns)
	'sub' operation ('ret.V') [73]  (5.66 ns)

 <State 14>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [89]  (6.98 ns)

 <State 15>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [89]  (6.98 ns)

 <State 16>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [89]  (6.98 ns)

 <State 17>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [89]  (6.98 ns)

 <State 18>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [89]  (6.98 ns)

 <State 19>: 5.83ns
The critical path consists of the following:
	'add' operation ('ret.V') [86]  (0 ns)
	'sub' operation ('ret.V') [92]  (5.83 ns)

 <State 20>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [107]  (6.98 ns)

 <State 21>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [107]  (6.98 ns)

 <State 22>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [107]  (6.98 ns)

 <State 23>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [107]  (6.98 ns)

 <State 24>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [107]  (6.98 ns)

 <State 25>: 6.42ns
The critical path consists of the following:
	'add' operation ('ret.V') [104]  (0 ns)
	'sub' operation ('ret.V') [110]  (6.42 ns)

 <State 26>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [126]  (6.98 ns)

 <State 27>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [126]  (6.98 ns)

 <State 28>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [126]  (6.98 ns)

 <State 29>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [126]  (6.98 ns)

 <State 30>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [126]  (6.98 ns)

 <State 31>: 6.97ns
The critical path consists of the following:
	'add' operation ('ret.V') [122]  (0 ns)
	'sub' operation ('ret.V') [129]  (6.97 ns)

 <State 32>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [144]  (6.98 ns)

 <State 33>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [144]  (6.98 ns)

 <State 34>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [144]  (6.98 ns)

 <State 35>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [144]  (6.98 ns)

 <State 36>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [144]  (6.98 ns)

 <State 37>: 7.12ns
The critical path consists of the following:
	'add' operation ('ret.V') [140]  (0 ns)
	'sub' operation ('ret.V') [147]  (7.12 ns)

 <State 38>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [162]  (6.98 ns)

 <State 39>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [162]  (6.98 ns)

 <State 40>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [162]  (6.98 ns)

 <State 41>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [162]  (6.98 ns)

 <State 42>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [162]  (6.98 ns)

 <State 43>: 7.27ns
The critical path consists of the following:
	'add' operation ('ret.V') [158]  (0 ns)
	'sub' operation ('ret.V') [165]  (7.27 ns)

 <State 44>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [180]  (6.98 ns)

 <State 45>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [180]  (6.98 ns)

 <State 46>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [180]  (6.98 ns)

 <State 47>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [180]  (6.98 ns)

 <State 48>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [180]  (6.98 ns)

 <State 49>: 7.42ns
The critical path consists of the following:
	'add' operation ('ret.V') [176]  (0 ns)
	'sub' operation ('ret.V') [183]  (7.42 ns)

 <State 50>: 6.98ns
The critical path consists of the following:
	'mul' operation ('Elog2.V') [50]  (6.98 ns)

 <State 51>: 7.29ns
The critical path consists of the following:
	'load' operation ('logn.V', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75) on array 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V' [168]  (3.25 ns)
	'add' operation ('add_ln813_4') [193]  (4.04 ns)

 <State 52>: 6.98ns
The critical path consists of the following:
	'mul' operation ('Elog2.V') [50]  (6.98 ns)

 <State 53>: 6.98ns
The critical path consists of the following:
	'mul' operation ('Elog2.V') [50]  (6.98 ns)

 <State 54>: 5.12ns
The critical path consists of the following:
	'add' operation ('ret.V') [212]  (5.12 ns)

 <State 55>: 6.98ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V') [215]  (6.98 ns)

 <State 56>: 6.98ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V') [215]  (6.98 ns)

 <State 57>: 6.98ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V') [215]  (6.98 ns)

 <State 58>: 6.98ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V') [215]  (6.98 ns)

 <State 59>: 6.98ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V') [215]  (6.98 ns)

 <State 60>: 3.5ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1654') [301]  (3.5 ns)

 <State 61>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[224] ('r.V') [221]  (1.05 ns)

 <State 62>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[224] ('r.V') [221]  (0 ns)
	'add' operation of DSP[224] ('ret.V') [224]  (2.1 ns)

 <State 63>: 5.23ns
The critical path consists of the following:
	'add' operation of DSP[224] ('ret.V') [224]  (2.1 ns)
	'icmp' operation ('icmp_ln1003') [228]  (2.43 ns)
	'select' operation ('select_ln1002') [230]  (0 ns)
	'select' operation ('ret.V') [231]  (0.7 ns)

 <State 64>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [233]  (6.98 ns)

 <State 65>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [233]  (6.98 ns)

 <State 66>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [233]  (6.98 ns)

 <State 67>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [233]  (6.98 ns)

 <State 68>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [233]  (6.98 ns)

 <State 69>: 6.65ns
The critical path consists of the following:
	'sub' operation ('m_diff.V') [236]  (3.39 ns)
	'getelementptr' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr') [246]  (0 ns)
	'load' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load') on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V' [247]  (3.25 ns)

 <State 70>: 5.93ns
The critical path consists of the following:
	'load' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load') on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V' [247]  (3.25 ns)
	'add' operation ('ret.V') [251]  (2.67 ns)

 <State 71>: 7.08ns
The critical path consists of the following:
	'mul' operation ('r.V') [259]  (7.08 ns)

 <State 72>: 7.08ns
The critical path consists of the following:
	'mul' operation ('r.V') [259]  (7.08 ns)

 <State 73>: 7.08ns
The critical path consists of the following:
	'mul' operation ('r.V') [259]  (7.08 ns)

 <State 74>: 5.68ns
The critical path consists of the following:
	'add' operation ('add_ln813_7') [262]  (2.71 ns)
	'add' operation ('exp_Z2P_m_1.V') [264]  (2.96 ns)

 <State 75>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [272]  (5.66 ns)

 <State 76>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [272]  (5.66 ns)

 <State 77>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [272]  (5.66 ns)

 <State 78>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [272]  (5.66 ns)

 <State 79>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [272]  (5.66 ns)

 <State 80>: 6.17ns
The critical path consists of the following:
	'add' operation ('add_ln813_9') [277]  (2.99 ns)
	'add' operation ('exp_Z1P_m_1_l.V') [279]  (3.18 ns)

 <State 81>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [285]  (5.66 ns)

 <State 82>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [285]  (5.66 ns)

 <State 83>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [285]  (5.66 ns)

 <State 84>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [285]  (5.66 ns)

 <State 85>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [285]  (5.66 ns)

 <State 86>: 6.58ns
The critical path consists of the following:
	'add' operation ('ret.V') [294]  (4.75 ns)
	'select' operation ('r_exp.V', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651) [299]  (0.7 ns)
	'icmp' operation ('icmp_ln1035') [303]  (1.13 ns)

 <State 87>: 6.04ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1039') [307]  (2.1 ns)
	'and' operation ('and_ln1039') [330]  (0 ns)
	'or' operation ('or_ln1039') [331]  (0.978 ns)
	'select' operation ('select_ln1039_2') [336]  (1.48 ns)
	'select' operation ('select_ln1039_4') [339]  (0 ns)
	'select' operation ('select_ln407_1', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [341]  (1.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
