// Seed: 139633292
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8#(
        .id_9 (1),
        .id_10(1),
        .id_11(1),
        .id_12(1),
        .id_13(-1)
    )
);
  output wor id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wor id_3;
  output wire id_2;
  input wire id_1;
  parameter id_14 = 1;
  assign id_3 = -1;
  wire id_15;
  ;
  assign id_8 = id_12 * ~|id_6;
  wire id_16;
  logic [7:0] id_17;
  assign id_3 = 1 - 1'b0;
  localparam id_18 = -1;
  initial begin : LABEL_0
    id_17[1'h0] <= -1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4#(
        .id_5 (-1),
        .id_6 (1),
        .id_7 (id_8 - 1),
        .id_9 (id_10),
        .id_11((1)),
        .id_12((1)),
        .id_13(-1'b0 == -1 + 1),
        .id_14(1)
    ),
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_18,
      id_19,
      id_3,
      id_15,
      id_15,
      id_3,
      id_4
  );
  parameter id_21 = 1;
  logic id_22;
endmodule
