#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Aug  1 20:47:14 2019
# Process ID: 11664
# Current directory: C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_reservestation_0_0_synth_1
# Command line: vivado.exe -log cpu_design_reservestation_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_design_reservestation_0_0.tcl
# Log file: C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_reservestation_0_0_synth_1/cpu_design_reservestation_0_0.vds
# Journal file: C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_reservestation_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source cpu_design_reservestation_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 355.484 ; gain = 63.387
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_serial_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/simple_axilite_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/axi_simple_master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/l1_cache_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/sram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top cpu_design_reservestation_0_0 -part xc7a100tfgg676-2L -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'cpu_design_reservestation_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 820.469 ; gain = 179.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_design_reservestation_0_0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_reservestation_0_0/synth/cpu_design_reservestation_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'reservestation' [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:182]
INFO: [Synth 8-6157] synthesizing module 'roundrobin_arbiter' [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/cdb_selector.sv:88]
	Parameter SIZE_LOG2 bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_arbiter' [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/cdb_selector.sv:24]
	Parameter SIZE_LOG2 bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'priority_arbiter' (1#1) [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/cdb_selector.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'roundrobin_arbiter' (2#1) [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/cdb_selector.sv:88]
INFO: [Synth 8-6157] synthesizing module 'priority_arbiter__parameterized0' [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/cdb_selector.sv:24]
	Parameter SIZE_LOG2 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'priority_arbiter__parameterized0' (2#1) [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/cdb_selector.sv:24]
WARNING: [Synth 8-7023] instance 'alu_input' of module 'priority_arbiter' has 4 connections declared, but only 3 given [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:230]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'function_unit_wrapper' [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:5]
	Parameter RESERVE_STATION_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'function_unit_wrapper' (4#1) [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:5]
INFO: [Synth 8-6157] synthesizing module 'function_unit_wrapper__parameterized0' [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:5]
	Parameter RESERVE_STATION_TYPE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'function_unit_wrapper__parameterized0' (4#1) [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:5]
WARNING: [Synth 8-3848] Net cdb_data[5] in module/entity reservestation does not have driver. [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:207]
WARNING: [Synth 8-3848] Net cdb_data[6] in module/entity reservestation does not have driver. [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:207]
WARNING: [Synth 8-3848] Net cdb_data[7] in module/entity reservestation does not have driver. [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:207]
WARNING: [Synth 8-3848] Net cdb_data[8] in module/entity reservestation does not have driver. [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:207]
WARNING: [Synth 8-3848] Net cdb_data[9] in module/entity reservestation does not have driver. [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:207]
WARNING: [Synth 8-3848] Net cdb_data[10] in module/entity reservestation does not have driver. [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:207]
WARNING: [Synth 8-3848] Net cdb_data[11] in module/entity reservestation does not have driver. [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:207]
WARNING: [Synth 8-3848] Net cdb_data[12] in module/entity reservestation does not have driver. [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:207]
WARNING: [Synth 8-3848] Net cdb_data[13] in module/entity reservestation does not have driver. [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:207]
WARNING: [Synth 8-3848] Net cdb_data[14] in module/entity reservestation does not have driver. [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:207]
WARNING: [Synth 8-3848] Net cdb_data[15] in module/entity reservestation does not have driver. [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:207]
INFO: [Synth 8-6155] done synthesizing module 'reservestation' (5#1) [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:182]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_reservestation_0_0' (6#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_reservestation_0_0/synth/cpu_design_reservestation_0_0.v:58]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[149]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[148]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[147]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[146]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[145]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[144]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[143]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[142]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[141]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[140]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[139]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[138]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[137]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[136]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[135]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[134]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[133]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[132]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[131]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[130]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[129]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[128]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[127]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[126]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[125]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[124]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[123]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[122]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[121]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[120]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[119]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[118]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[117]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[116]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[115]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[114]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[113]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[112]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[111]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[110]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[77]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[12]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[11]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[10]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[9]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[8]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[7]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[6]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[5]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[4]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[3]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[2]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[1]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port din[0]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[144]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[143]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[142]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[141]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[140]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[139]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[138]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[137]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[136]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[135]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[134]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[133]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[132]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[131]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[130]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[129]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[128]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[127]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[126]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[125]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[124]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[123]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[122]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[121]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[120]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[119]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[118]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[117]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[116]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[115]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[114]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[113]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[112]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[111]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[110]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[109]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[108]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[107]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[106]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[105]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[104]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[103]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[102]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[101]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[100]
WARNING: [Synth 8-3331] design function_unit_wrapper__parameterized0 has unconnected port cdb_in[99]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 908.961 ; gain = 267.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 908.961 ; gain = 267.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 908.961 ; gain = 267.648
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1045.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.559 . Memory (MB): peak = 1051.512 ; gain = 6.406
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1051.512 ; gain = 410.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1051.512 ; gain = 410.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1051.512 ; gain = 410.199
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'stored_output_reg' and it is trimmed from '146' to '145' bits. [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:164]
INFO: [Synth 8-802] inferred FSM for state register 'Status_reg' in module 'function_unit_wrapper'
WARNING: [Synth 8-3936] Found unconnected internal register 'stored_output_reg' and it is trimmed from '146' to '145' bits. [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:164]
INFO: [Synth 8-802] inferred FSM for state register 'Status_reg' in module 'function_unit_wrapper__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0010 |                               00
                  iSTATE |                             1000 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE2 |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Status_reg' using encoding 'one-hot' in module 'function_unit_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0010 |                               00
                  iSTATE |                             1000 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE2 |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Status_reg' using encoding 'one-hot' in module 'function_unit_wrapper__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1051.512 ; gain = 410.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 16    
	   3 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input     64 Bit         XORs := 4     
+---Registers : 
	              302 Bit    Registers := 4     
	              145 Bit    Registers := 5     
	               64 Bit    Registers := 20    
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 15    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    146 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 48    
	   4 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 17    
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 113   
	   4 Input      1 Bit        Muxes := 50    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module priority_arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
Module roundrobin_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module priority_arbiter__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	              302 Bit    Registers := 1     
+---Muxes : 
	   2 Input    146 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module function_unit_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 10    
Module function_unit_wrapper__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 10    
Module reservestation 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/cdb_rr_arbiter/mask_reg[5]' (FDSE) to 'inst/cdb_rr_arbiter/mask_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cdb_rr_arbiter/mask_reg[6]' (FDSE) to 'inst/cdb_rr_arbiter/mask_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cdb_rr_arbiter/mask_reg[7]' (FDSE) to 'inst/cdb_rr_arbiter/mask_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cdb_rr_arbiter/mask_reg[8]' (FDSE) to 'inst/cdb_rr_arbiter/mask_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cdb_rr_arbiter/mask_reg[9]' (FDSE) to 'inst/cdb_rr_arbiter/mask_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cdb_rr_arbiter/mask_reg[10]' (FDSE) to 'inst/cdb_rr_arbiter/mask_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cdb_rr_arbiter/mask_reg[11]' (FDSE) to 'inst/cdb_rr_arbiter/mask_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cdb_rr_arbiter/mask_reg[12]' (FDSE) to 'inst/cdb_rr_arbiter/mask_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cdb_rr_arbiter/mask_reg[13]' (FDSE) to 'inst/cdb_rr_arbiter/mask_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cdb_rr_arbiter/mask_reg[14]' (FDSE) to 'inst/cdb_rr_arbiter/mask_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/alu0/stored_output_reg[1]' (FDE) to 'inst/alu0/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu1/stored_output_reg[1]' (FDE) to 'inst/alu1/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu2/stored_output_reg[1]' (FDE) to 'inst/alu2/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu3/stored_output_reg[1]' (FDE) to 'inst/alu3/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu0/stored_output_reg[2]' (FDE) to 'inst/alu0/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu1/stored_output_reg[2]' (FDE) to 'inst/alu1/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu2/stored_output_reg[2]' (FDE) to 'inst/alu2/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu3/stored_output_reg[2]' (FDE) to 'inst/alu3/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu0/stored_output_reg[3]' (FDE) to 'inst/alu0/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu1/stored_output_reg[3]' (FDE) to 'inst/alu1/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu2/stored_output_reg[3]' (FDE) to 'inst/alu2/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu3/stored_output_reg[3]' (FDE) to 'inst/alu3/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu0/stored_output_reg[4]' (FDE) to 'inst/alu0/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu1/stored_output_reg[4]' (FDE) to 'inst/alu1/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu2/stored_output_reg[4]' (FDE) to 'inst/alu2/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu3/stored_output_reg[4]' (FDE) to 'inst/alu3/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu0/stored_output_reg[5]' (FDE) to 'inst/alu0/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu1/stored_output_reg[5]' (FDE) to 'inst/alu1/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu2/stored_output_reg[5]' (FDE) to 'inst/alu2/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu3/stored_output_reg[5]' (FDE) to 'inst/alu3/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu0/stored_output_reg[6]' (FDE) to 'inst/alu0/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu1/stored_output_reg[6]' (FDE) to 'inst/alu1/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu2/stored_output_reg[6]' (FDE) to 'inst/alu2/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu3/stored_output_reg[6]' (FDE) to 'inst/alu3/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu0/stored_output_reg[7]' (FDE) to 'inst/alu0/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu1/stored_output_reg[7]' (FDE) to 'inst/alu1/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu2/stored_output_reg[7]' (FDE) to 'inst/alu2/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu3/stored_output_reg[7]' (FDE) to 'inst/alu3/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu0/stored_output_reg[8]' (FDE) to 'inst/alu0/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu1/stored_output_reg[8]' (FDE) to 'inst/alu1/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu2/stored_output_reg[8]' (FDE) to 'inst/alu2/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu3/stored_output_reg[8]' (FDE) to 'inst/alu3/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu0/stored_output_reg[9]' (FDE) to 'inst/alu0/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu1/stored_output_reg[9]' (FDE) to 'inst/alu1/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu2/stored_output_reg[9]' (FDE) to 'inst/alu2/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu3/stored_output_reg[9]' (FDE) to 'inst/alu3/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu0/stored_output_reg[10]' (FDE) to 'inst/alu0/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu1/stored_output_reg[10]' (FDE) to 'inst/alu1/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu2/stored_output_reg[10]' (FDE) to 'inst/alu2/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu3/stored_output_reg[10]' (FDE) to 'inst/alu3/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu0/stored_output_reg[11]' (FDE) to 'inst/alu0/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu1/stored_output_reg[11]' (FDE) to 'inst/alu1/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu2/stored_output_reg[11]' (FDE) to 'inst/alu2/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu3/stored_output_reg[11]' (FDE) to 'inst/alu3/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu0/stored_output_reg[12]' (FDE) to 'inst/alu0/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu1/stored_output_reg[12]' (FDE) to 'inst/alu1/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu2/stored_output_reg[12]' (FDE) to 'inst/alu2/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu3/stored_output_reg[12]' (FDE) to 'inst/alu3/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu0/stored_output_reg[13]' (FDE) to 'inst/alu0/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu1/stored_output_reg[13]' (FDE) to 'inst/alu1/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu2/stored_output_reg[13]' (FDE) to 'inst/alu2/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu3/stored_output_reg[13]' (FDE) to 'inst/alu3/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu0/stored_output_reg[14]' (FDE) to 'inst/alu0/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu1/stored_output_reg[14]' (FDE) to 'inst/alu1/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu2/stored_output_reg[14]' (FDE) to 'inst/alu2/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu3/stored_output_reg[14]' (FDE) to 'inst/alu3/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu0/stored_output_reg[15]' (FDE) to 'inst/alu0/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu1/stored_output_reg[15]' (FDE) to 'inst/alu1/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu2/stored_output_reg[15]' (FDE) to 'inst/alu2/stored_output_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/alu3/stored_output_reg[15]' (FDE) to 'inst/alu3/stored_output_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/alu0/\stored_output_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/alu1/\stored_output_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/alu2/\stored_output_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/alu3/\stored_output_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/cdb_rr_arbiter/\mask_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:19 . Memory (MB): peak = 1051.512 ; gain = 410.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:31 ; elapsed = 00:02:35 . Memory (MB): peak = 1051.512 ; gain = 410.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:02:39 . Memory (MB): peak = 1055.285 ; gain = 413.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:45 ; elapsed = 00:02:49 . Memory (MB): peak = 1428.797 ; gain = 787.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:50 ; elapsed = 00:02:54 . Memory (MB): peak = 1428.797 ; gain = 787.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:50 ; elapsed = 00:02:54 . Memory (MB): peak = 1428.797 ; gain = 787.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:51 ; elapsed = 00:02:55 . Memory (MB): peak = 1428.797 ; gain = 787.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:51 ; elapsed = 00:02:55 . Memory (MB): peak = 1428.797 ; gain = 787.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:52 ; elapsed = 00:02:56 . Memory (MB): peak = 1428.797 ; gain = 787.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:52 ; elapsed = 00:02:56 . Memory (MB): peak = 1428.797 ; gain = 787.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   600|
|2     |LUT1   |     8|
|3     |LUT2   |  1266|
|4     |LUT3   |  2218|
|5     |LUT4   |  1404|
|6     |LUT5   |  1275|
|7     |LUT6   |  4680|
|8     |FDRE   |  3442|
|9     |FDSE   |   150|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------------------------------------+------+
|      |Instance           |Module                                |Cells |
+------+-------------------+--------------------------------------+------+
|1     |top                |                                      | 15043|
|2     |  inst             |reservestation                        | 15041|
|3     |    alu0           |function_unit_wrapper                 |   884|
|4     |    alu0_fu        |alu                                   |  2562|
|5     |    alu1           |function_unit_wrapper_0               |   883|
|6     |    alu1_fu        |alu_1                                 |  2562|
|7     |    alu2           |function_unit_wrapper_2               |   882|
|8     |    alu2_fu        |alu_3                                 |  2562|
|9     |    alu3           |function_unit_wrapper_4               |   882|
|10    |    alu3_fu        |alu_5                                 |  2562|
|11    |    cdb_rr_arbiter |roundrobin_arbiter                    |   362|
|12    |    lsu            |function_unit_wrapper__parameterized0 |   900|
+------+-------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:52 ; elapsed = 00:02:56 . Memory (MB): peak = 1428.797 ; gain = 787.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 273 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:25 ; elapsed = 00:02:51 . Memory (MB): peak = 1428.797 ; gain = 644.934
Synthesis Optimization Complete : Time (s): cpu = 00:02:52 ; elapsed = 00:02:57 . Memory (MB): peak = 1428.797 ; gain = 787.484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 600 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1428.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:10 ; elapsed = 00:03:19 . Memory (MB): peak = 1428.797 ; gain = 1049.477
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1428.797 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_reservestation_0_0_synth_1/cpu_design_reservestation_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1428.797 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_reservestation_0_0_synth_1/cpu_design_reservestation_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_design_reservestation_0_0_utilization_synth.rpt -pb cpu_design_reservestation_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1428.797 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 20:51:13 2019...
