

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Thu Dec 19 09:06:24 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        hls_restructured
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_bit_reverse_fu_126                    |bit_reverse                    |     6146|     6146|  61.460 us|  61.460 us|  6146|  6146|       no|
        |grp_fft_Pipeline_VITIS_LOOP_98_1_fu_134   |fft_Pipeline_VITIS_LOOP_98_1   |      529|      529|   5.290 us|   5.290 us|   529|   529|       no|
        |grp_fft_stages_fu_144                     |fft_stages                     |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_fft_Pipeline_VITIS_LOOP_186_1_fu_165  |fft_Pipeline_VITIS_LOOP_186_1  |      529|      529|   5.290 us|   5.290 us|   529|   529|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   36|    5280|   7315|    -|
|Memory           |       38|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1721|    -|
|Register         |        -|    -|      26|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       38|   36|    5306|   9036|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       13|   16|       4|     16|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_bit_reverse_fu_126                    |bit_reverse                     |        0|   0|   213|   900|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U54        |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U57        |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U58        |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |grp_fft_Pipeline_VITIS_LOOP_186_1_fu_165  |fft_Pipeline_VITIS_LOOP_186_1   |        0|   6|   989|   779|    0|
    |grp_fft_Pipeline_VITIS_LOOP_98_1_fu_134   |fft_Pipeline_VITIS_LOOP_98_1    |        0|   0|   779|   220|    0|
    |grp_fft_stages_fu_144                     |fft_stages                      |        0|  12|  1783|  2434|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U59         |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U60         |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U53        |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U55        |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U56        |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                     |                                |        0|  36|  5280|  7315|    0|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Stage1_R_U  |Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage1_I_U  |Stage1_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage2_R_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage2_I_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage3_R_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage3_I_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage4_R_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage4_I_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage5_R_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage5_I_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage6_R_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage6_I_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage7_R_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage7_I_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage8_R_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage8_I_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage9_R_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage9_I_U  |Stage2_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |W_imag_U    |W_imag_ROM_AUTO_1R      |        1|  0|   0|    0|   512|   32|     1|        16384|
    |W_real_U    |W_real_ROM_AUTO_1R      |        1|  0|   0|    0|   512|   32|     1|        16384|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |       38|  0|   0|    0| 19456|  640|    20|       622592|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |Stage1_I_address0             |   14|          3|   10|         30|
    |Stage1_I_address1             |   14|          3|   10|         30|
    |Stage1_I_ce0                  |   14|          3|    1|          3|
    |Stage1_I_ce1                  |   14|          3|    1|          3|
    |Stage1_I_we0                  |    9|          2|    1|          2|
    |Stage1_I_we1                  |    9|          2|    1|          2|
    |Stage1_R_address0             |   14|          3|   10|         30|
    |Stage1_R_address1             |   14|          3|   10|         30|
    |Stage1_R_ce0                  |   14|          3|    1|          3|
    |Stage1_R_ce1                  |   14|          3|    1|          3|
    |Stage1_R_we0                  |    9|          2|    1|          2|
    |Stage1_R_we1                  |    9|          2|    1|          2|
    |Stage2_I_address0             |   14|          3|   10|         30|
    |Stage2_I_ce0                  |   14|          3|    1|          3|
    |Stage2_I_ce1                  |    9|          2|    1|          2|
    |Stage2_I_we0                  |    9|          2|    1|          2|
    |Stage2_R_address0             |   14|          3|   10|         30|
    |Stage2_R_ce0                  |   14|          3|    1|          3|
    |Stage2_R_ce1                  |    9|          2|    1|          2|
    |Stage2_R_we0                  |    9|          2|    1|          2|
    |Stage3_I_address0             |   14|          3|   10|         30|
    |Stage3_I_ce0                  |   14|          3|    1|          3|
    |Stage3_I_ce1                  |    9|          2|    1|          2|
    |Stage3_I_we0                  |    9|          2|    1|          2|
    |Stage3_R_address0             |   14|          3|   10|         30|
    |Stage3_R_ce0                  |   14|          3|    1|          3|
    |Stage3_R_ce1                  |    9|          2|    1|          2|
    |Stage3_R_we0                  |    9|          2|    1|          2|
    |Stage4_I_address0             |   14|          3|   10|         30|
    |Stage4_I_ce0                  |   14|          3|    1|          3|
    |Stage4_I_ce1                  |    9|          2|    1|          2|
    |Stage4_I_we0                  |    9|          2|    1|          2|
    |Stage4_R_address0             |   14|          3|   10|         30|
    |Stage4_R_ce0                  |   14|          3|    1|          3|
    |Stage4_R_ce1                  |    9|          2|    1|          2|
    |Stage4_R_we0                  |    9|          2|    1|          2|
    |Stage5_I_address0             |   14|          3|   10|         30|
    |Stage5_I_ce0                  |   14|          3|    1|          3|
    |Stage5_I_ce1                  |    9|          2|    1|          2|
    |Stage5_I_we0                  |    9|          2|    1|          2|
    |Stage5_R_address0             |   14|          3|   10|         30|
    |Stage5_R_ce0                  |   14|          3|    1|          3|
    |Stage5_R_ce1                  |    9|          2|    1|          2|
    |Stage5_R_we0                  |    9|          2|    1|          2|
    |Stage6_I_address0             |   14|          3|   10|         30|
    |Stage6_I_ce0                  |   14|          3|    1|          3|
    |Stage6_I_ce1                  |    9|          2|    1|          2|
    |Stage6_I_we0                  |    9|          2|    1|          2|
    |Stage6_R_address0             |   14|          3|   10|         30|
    |Stage6_R_ce0                  |   14|          3|    1|          3|
    |Stage6_R_ce1                  |    9|          2|    1|          2|
    |Stage6_R_we0                  |    9|          2|    1|          2|
    |Stage7_I_address0             |   14|          3|   10|         30|
    |Stage7_I_ce0                  |   14|          3|    1|          3|
    |Stage7_I_ce1                  |    9|          2|    1|          2|
    |Stage7_I_we0                  |    9|          2|    1|          2|
    |Stage7_R_address0             |   14|          3|   10|         30|
    |Stage7_R_ce0                  |   14|          3|    1|          3|
    |Stage7_R_ce1                  |    9|          2|    1|          2|
    |Stage7_R_we0                  |    9|          2|    1|          2|
    |Stage8_I_address0             |   14|          3|   10|         30|
    |Stage8_I_ce0                  |   14|          3|    1|          3|
    |Stage8_I_ce1                  |    9|          2|    1|          2|
    |Stage8_I_we0                  |    9|          2|    1|          2|
    |Stage8_R_address0             |   14|          3|   10|         30|
    |Stage8_R_ce0                  |   14|          3|    1|          3|
    |Stage8_R_ce1                  |    9|          2|    1|          2|
    |Stage8_R_we0                  |    9|          2|    1|          2|
    |Stage9_I_address0             |   14|          3|   10|         30|
    |Stage9_I_ce0                  |   14|          3|    1|          3|
    |Stage9_I_ce1                  |    9|          2|    1|          2|
    |Stage9_I_we0                  |    9|          2|    1|          2|
    |Stage9_R_address0             |   14|          3|   10|         30|
    |Stage9_R_ce0                  |   14|          3|    1|          3|
    |Stage9_R_ce1                  |    9|          2|    1|          2|
    |Stage9_R_we0                  |    9|          2|    1|          2|
    |W_imag_address0               |   14|          3|    9|         27|
    |W_imag_ce0                    |   14|          3|    1|          3|
    |W_real_address0               |   14|          3|    9|         27|
    |W_real_ce0                    |   14|          3|    1|          3|
    |X_I_address0                  |   14|          3|   10|         30|
    |X_I_ce0                       |   14|          3|    1|          3|
    |X_I_ce1                       |    9|          2|    1|          2|
    |X_I_we0                       |    9|          2|    1|          2|
    |X_R_address0                  |   14|          3|   10|         30|
    |X_R_ce0                       |   14|          3|    1|          3|
    |X_R_ce1                       |    9|          2|    1|          2|
    |X_R_we0                       |    9|          2|    1|          2|
    |ap_NS_fsm                     |  113|         23|    1|         23|
    |grp_fft_stages_fu_144_X_I_q0  |   48|          9|   32|        288|
    |grp_fft_stages_fu_144_X_I_q1  |   48|          9|   32|        288|
    |grp_fft_stages_fu_144_X_R_q0  |   48|          9|   32|        288|
    |grp_fft_stages_fu_144_X_R_q1  |   48|          9|   32|        288|
    |grp_fft_stages_fu_144_stage   |   48|          9|    4|         36|
    |grp_fu_179_ce                 |   14|          3|    1|          3|
    |grp_fu_179_p0                 |   14|          3|   32|         96|
    |grp_fu_179_p1                 |   14|          3|   32|         96|
    |grp_fu_183_ce                 |   14|          3|    1|          3|
    |grp_fu_183_p0                 |   14|          3|   32|         96|
    |grp_fu_183_p1                 |   14|          3|   32|         96|
    |grp_fu_187_ce                 |   14|          3|    1|          3|
    |grp_fu_187_p0                 |   14|          3|   32|         96|
    |grp_fu_187_p1                 |   14|          3|   32|         96|
    |grp_fu_191_ce                 |   14|          3|    1|          3|
    |grp_fu_191_p0                 |   14|          3|   32|         96|
    |grp_fu_191_p1                 |   14|          3|   32|         96|
    |grp_fu_195_ce                 |   14|          3|    1|          3|
    |grp_fu_195_p0                 |   14|          3|   32|         96|
    |grp_fu_195_p1                 |   14|          3|   32|         96|
    |grp_fu_199_ce                 |   14|          3|    1|          3|
    |grp_fu_199_p0                 |   14|          3|   32|         96|
    |grp_fu_199_p1                 |   14|          3|   32|         96|
    |grp_fu_203_ce                 |   14|          3|    1|          3|
    |grp_fu_203_p0                 |   14|          3|   32|         96|
    |grp_fu_203_p1                 |   14|          3|   32|         96|
    |grp_fu_207_ce                 |   14|          3|    1|          3|
    |grp_fu_207_p0                 |   14|          3|   32|         96|
    |grp_fu_207_p1                 |   14|          3|   32|         96|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         | 1721|        364|  955|       3637|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |  22|   0|   22|          0|
    |grp_bit_reverse_fu_126_ap_start_reg                    |   1|   0|    1|          0|
    |grp_fft_Pipeline_VITIS_LOOP_186_1_fu_165_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_Pipeline_VITIS_LOOP_98_1_fu_134_ap_start_reg   |   1|   0|    1|          0|
    |grp_fft_stages_fu_144_ap_start_reg                     |   1|   0|    1|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |  26|   0|   26|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|           fft|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|           fft|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|           fft|  return value|
|X_R_address0    |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce0         |  out|    1|   ap_memory|           X_R|         array|
|X_R_we0         |  out|    1|   ap_memory|           X_R|         array|
|X_R_d0          |  out|   32|   ap_memory|           X_R|         array|
|X_R_q0          |   in|   32|   ap_memory|           X_R|         array|
|X_R_address1    |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce1         |  out|    1|   ap_memory|           X_R|         array|
|X_R_q1          |   in|   32|   ap_memory|           X_R|         array|
|X_I_address0    |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce0         |  out|    1|   ap_memory|           X_I|         array|
|X_I_we0         |  out|    1|   ap_memory|           X_I|         array|
|X_I_d0          |  out|   32|   ap_memory|           X_I|         array|
|X_I_q0          |   in|   32|   ap_memory|           X_I|         array|
|X_I_address1    |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce1         |  out|    1|   ap_memory|           X_I|         array|
|X_I_q1          |   in|   32|   ap_memory|           X_I|         array|
|OUT_R_address0  |  out|   10|   ap_memory|         OUT_R|         array|
|OUT_R_ce0       |  out|    1|   ap_memory|         OUT_R|         array|
|OUT_R_we0       |  out|    1|   ap_memory|         OUT_R|         array|
|OUT_R_d0        |  out|   32|   ap_memory|         OUT_R|         array|
|OUT_R_address1  |  out|   10|   ap_memory|         OUT_R|         array|
|OUT_R_ce1       |  out|    1|   ap_memory|         OUT_R|         array|
|OUT_R_we1       |  out|    1|   ap_memory|         OUT_R|         array|
|OUT_R_d1        |  out|   32|   ap_memory|         OUT_R|         array|
|OUT_I_address0  |  out|   10|   ap_memory|         OUT_I|         array|
|OUT_I_ce0       |  out|    1|   ap_memory|         OUT_I|         array|
|OUT_I_we0       |  out|    1|   ap_memory|         OUT_I|         array|
|OUT_I_d0        |  out|   32|   ap_memory|         OUT_I|         array|
|OUT_I_address1  |  out|   10|   ap_memory|         OUT_I|         array|
|OUT_I_ce1       |  out|    1|   ap_memory|         OUT_I|         array|
|OUT_I_we1       |  out|    1|   ap_memory|         OUT_I|         array|
|OUT_I_d1        |  out|   32|   ap_memory|         OUT_I|         array|
+----------------+-----+-----+------------+--------------+--------------+

