Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 56c2b1fc71394f73851b29445813358d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sqrt_tb_behav xil_defaultlib.sqrt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port end_step_bo [/home/comeillfoo/rtl_math_acc/rtl_math_acc.srcs/sim_1/new/sqrt_tb.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sqrt_default
Compiling module xil_defaultlib.sqrt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sqrt_tb_behav
