$date
	Mon Mar 11 13:50:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_counter $end
$var wire 6 ! count [5:0] $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$var reg 1 $ start $end
$var reg 1 % stop $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 6 ' count [5:0] $end
$var wire 1 # rst_n $end
$var wire 1 $ start $end
$var wire 1 % stop $end
$var reg 1 ( state $end
$var reg 6 ) val [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
x(
bx '
b0 &
x%
x$
0#
0"
bx !
$end
#4000
0(
b0 !
b0 '
b0 )
1"
#8000
0"
1#
#12000
b1 &
1"
#16000
0"
#20000
b10 &
1"
#24000
0"
#28000
b11 &
1"
#32000
0"
#36000
0%
1$
b100 &
1"
#40000
0"
#44000
b101 &
1(
1"
#48000
0"
#52000
b1 !
b1 '
b1 )
b110 &
1"
#56000
0"
#60000
b111 &
b10 !
b10 '
b10 )
1"
#64000
0"
#68000
b11 !
b11 '
b11 )
b1000 &
1"
#72000
0"
#76000
1%
0$
b1001 &
b100 !
b100 '
b100 )
1"
#80000
0"
#84000
0(
b101 !
b101 '
b101 )
b1010 &
1"
#88000
0"
#92000
b1011 &
1"
#96000
0"
#100000
b1100 &
1"
#104000
0"
#108000
b1101 &
1"
#112000
0"
#116000
b1110 &
1"
#120000
0"
#124000
b1111 &
1"
#128000
0"
#132000
b10000 &
1"
#136000
0"
#140000
b10001 &
1"
#144000
0"
#148000
b10010 &
1"
#152000
0"
#156000
b10011 &
1"
#160000
0"
#164000
0%
1$
b10100 &
1"
#168000
0"
#172000
b10101 &
1(
1"
#176000
0"
#180000
b110 !
b110 '
b110 )
b10110 &
1"
#184000
0"
#188000
b10111 &
b111 !
b111 '
b111 )
1"
#192000
0"
#196000
b1000 !
b1000 '
b1000 )
b11000 &
1"
#200000
0"
#204000
b11001 &
b1001 !
b1001 '
b1001 )
1"
