#-----------------------------------------------------------
# Vivado v2018.3.1_AR71948 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Tue Aug 18 12:48:32 2020
# Process ID: 2635
# Current directory: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top.vdi
# Journal file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.922 ; gain = 0.000 ; free physical = 5156 ; free virtual = 31365
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2521.938 ; gain = 4.000 ; free physical = 3892 ; free virtual = 30102
Restored from archive | CPU: 0.160000 secs | Memory: 1.378815 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2521.938 ; gain = 4.000 ; free physical = 3892 ; free virtual = 30102
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.938 ; gain = 0.000 ; free physical = 3894 ; free virtual = 30104
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2521.938 ; gain = 1127.016 ; free physical = 3894 ; free virtual = 30103
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2610.973 ; gain = 80.031 ; free physical = 3885 ; free virtual = 30095

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 456be1ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2720.973 ; gain = 110.000 ; free physical = 3849 ; free virtual = 30060

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 42 inverter(s) to 2386 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20e360638

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3802 ; free virtual = 30014
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 345 cells
INFO: [Opt 31-1021] In phase Retarget, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 213f7dfa3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3802 ; free virtual = 30013
INFO: [Opt 31-389] Phase Constant propagation created 60 cells and removed 430 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e9d05e42

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3802 ; free virtual = 30013
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 856 cells
INFO: [Opt 31-1021] In phase Sweep, 157 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 151710960

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3801 ; free virtual = 30012
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 167fd6005

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3799 ; free virtual = 30011
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d86a6eab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3799 ; free virtual = 30011
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |             345  |                                             33  |
|  Constant propagation         |              60  |             430  |                                             30  |
|  Sweep                        |               0  |             856  |                                            157  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             31  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2846.000 ; gain = 0.000 ; free physical = 3799 ; free virtual = 30011
Ending Logic Optimization Task | Checksum: 1b5d758fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.000 ; gain = 56.027 ; free physical = 3799 ; free virtual = 30011

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.039 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 7 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: d81968f4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2692 ; free virtual = 29045
Ending Power Optimization Task | Checksum: d81968f4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 4457.789 ; gain = 1611.789 ; free physical = 2717 ; free virtual = 29070

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1710391c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2720 ; free virtual = 29073
Ending Final Cleanup Task | Checksum: 1710391c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2720 ; free virtual = 29073

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2720 ; free virtual = 29073
Ending Netlist Obfuscation Task | Checksum: 1710391c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2720 ; free virtual = 29073
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 4457.789 ; gain = 1935.852 ; free physical = 2720 ; free virtual = 29073
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2720 ; free virtual = 29073
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2713 ; free virtual = 29070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2714 ; free virtual = 29072
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2681 ; free virtual = 29039
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e1ee183a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2681 ; free virtual = 29039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2681 ; free virtual = 29039

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f55c1361

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2647 ; free virtual = 29008

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-896] Complex timing constraints detected. Disabling fast timing updates
Phase 1.3 Build Placer Netlist Model | Checksum: 125651b03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2629 ; free virtual = 28992

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 125651b03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2629 ; free virtual = 28992
Phase 1 Placer Initialization | Checksum: 125651b03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2629 ; free virtual = 28992

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 184e06bbc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2516 ; free virtual = 28880

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2496 ; free virtual = 28862

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 997c4e8c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2496 ; free virtual = 28861
Phase 2 Global Placement | Checksum: 126e78cd3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2497 ; free virtual = 28863

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 126e78cd3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2497 ; free virtual = 28863

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 138beecee

Time (s): cpu = 00:01:03 ; elapsed = 00:00:21 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2493 ; free virtual = 28858

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b6650619

Time (s): cpu = 00:01:03 ; elapsed = 00:00:21 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2493 ; free virtual = 28858

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: d8b58a0c

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2485 ; free virtual = 28850

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1a6d5dd60

Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2481 ; free virtual = 28847

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 177a8c3fc

Time (s): cpu = 00:01:06 ; elapsed = 00:00:24 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2452 ; free virtual = 28818

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 14fca3fd1

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2474 ; free virtual = 28840

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: d31ac771

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2473 ; free virtual = 28839

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1404eca4b

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2475 ; free virtual = 28841
Phase 3 Detail Placement | Checksum: 1404eca4b

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2475 ; free virtual = 28841

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19011bbe3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 19011bbe3

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2477 ; free virtual = 28843
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.666. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ea1d726d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2477 ; free virtual = 28843
Phase 4.1 Post Commit Optimization | Checksum: 1ea1d726d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2477 ; free virtual = 28843

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ea1d726d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2495 ; free virtual = 28861
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2446 ; free virtual = 28812

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 265083ec1

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2445 ; free virtual = 28811

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2445 ; free virtual = 28811
Phase 4.4 Final Placement Cleanup | Checksum: 201547f14

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2445 ; free virtual = 28811
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 201547f14

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2445 ; free virtual = 28811
Ending Placer Task | Checksum: 133df12ec

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2558 ; free virtual = 28924
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:28 ; elapsed = 00:00:38 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2558 ; free virtual = 28924
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2558 ; free virtual = 28924
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2551 ; free virtual = 28924
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2536 ; free virtual = 28923
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2515 ; free virtual = 28888
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2548 ; free virtual = 28921
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2521 ; free virtual = 28894
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2511 ; free virtual = 28891
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4457.789 ; gain = 0.000 ; free physical = 2494 ; free virtual = 28888
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 424a3424 ConstDB: 0 ShapeSum: 76aa1274 RouteDB: 7aeacc54

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14d12b0e9

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 4648.801 ; gain = 191.012 ; free physical = 2132 ; free virtual = 28521
Post Restoration Checksum: NetGraph: b8f46a7 NumContArr: 5b4e1e1e Constraints: a1076ad4 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 107e4cf99

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 4648.801 ; gain = 191.012 ; free physical = 2135 ; free virtual = 28524

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 107e4cf99

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4676.297 ; gain = 218.508 ; free physical = 2057 ; free virtual = 28446

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 107e4cf99

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4676.297 ; gain = 218.508 ; free physical = 2057 ; free virtual = 28446

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1d7f63c3f

Time (s): cpu = 00:01:21 ; elapsed = 00:01:04 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2026 ; free virtual = 28415

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 29a8ce046

Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2042 ; free virtual = 28431
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.873  | TNS=0.000  | WHS=-0.046 | THS=-8.250 |

Phase 2 Router Initialization | Checksum: 2aee19d1d

Time (s): cpu = 00:01:30 ; elapsed = 00:01:07 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2040 ; free virtual = 28430

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24c894693

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2012 ; free virtual = 28402

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2759
 Number of Nodes with overlaps = 272
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.274  | TNS=0.000  | WHS=0.003  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2fbdfcdfa

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2015 ; free virtual = 28404

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 3150e5347

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2015 ; free virtual = 28404
Phase 4 Rip-up And Reroute | Checksum: 3150e5347

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2015 ; free virtual = 28404

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 3345b6765

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2021 ; free virtual = 28410

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3345b6765

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2021 ; free virtual = 28410
Phase 5 Delay and Skew Optimization | Checksum: 3345b6765

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2021 ; free virtual = 28410

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 336543753

Time (s): cpu = 00:01:57 ; elapsed = 00:01:17 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2020 ; free virtual = 28409
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.274  | TNS=0.000  | WHS=0.003  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2ee1c8c3e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:17 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2020 ; free virtual = 28409
Phase 6 Post Hold Fix | Checksum: 2ee1c8c3e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:17 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2020 ; free virtual = 28409

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.556705 %
  Global Horizontal Routing Utilization  = 0.358077 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 3bbbeddb3

Time (s): cpu = 00:01:58 ; elapsed = 00:01:17 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2014 ; free virtual = 28404

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 3bbbeddb3

Time (s): cpu = 00:01:58 ; elapsed = 00:01:17 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2014 ; free virtual = 28404

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3bbbeddb3

Time (s): cpu = 00:01:58 ; elapsed = 00:01:18 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2009 ; free virtual = 28398

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.274  | TNS=0.000  | WHS=0.003  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 3bbbeddb3

Time (s): cpu = 00:01:58 ; elapsed = 00:01:18 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2014 ; free virtual = 28404
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:58 ; elapsed = 00:01:18 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2118 ; free virtual = 28507

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:03 ; elapsed = 00:01:20 . Memory (MB): peak = 4791.539 ; gain = 333.750 ; free physical = 2118 ; free virtual = 28507
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.539 ; gain = 0.000 ; free physical = 2118 ; free virtual = 28507
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.539 ; gain = 0.000 ; free physical = 2107 ; free virtual = 28504
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 4791.539 ; gain = 0.000 ; free physical = 2085 ; free virtual = 28500
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
112 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4879.582 ; gain = 0.000 ; free physical = 2004 ; free virtual = 28410
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 18 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4879.582 ; gain = 0.000 ; free physical = 1999 ; free virtual = 28407
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4879.582 ; gain = 0.000 ; free physical = 1988 ; free virtual = 28402
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4879.582 ; gain = 0.000 ; free physical = 1966 ; free virtual = 28400
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_cores/mode1_test/rfdc_multi_cores_mode1/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Aug 18 12:52:38 2020...
