#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001d69e1bb700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001d69e203a70 .scope module, "tb" "tb" 3 85;
 .timescale -12 -12;
L_000001d69e226540 .functor NOT 1, L_000001d69e2818b0, C4<0>, C4<0>, C4<0>;
L_000001d69e226690 .functor XOR 16, L_000001d69e281bd0, L_000001d69e281810, C4<0000000000000000>, C4<0000000000000000>;
L_000001d69e226770 .functor XOR 16, L_000001d69e226690, L_000001d69e281c70, C4<0000000000000000>, C4<0000000000000000>;
v000001d69e281590_0 .net *"_ivl_10", 15 0, L_000001d69e281c70;  1 drivers
v000001d69e281450_0 .net *"_ivl_12", 15 0, L_000001d69e226770;  1 drivers
v000001d69e280190_0 .net *"_ivl_2", 15 0, L_000001d69e281130;  1 drivers
v000001d69e280690_0 .net *"_ivl_4", 15 0, L_000001d69e281bd0;  1 drivers
v000001d69e2807d0_0 .net *"_ivl_6", 15 0, L_000001d69e281810;  1 drivers
v000001d69e2802d0_0 .net *"_ivl_8", 15 0, L_000001d69e226690;  1 drivers
v000001d69e281e50_0 .net "byteena", 1 0, v000001d69e1fda50_0;  1 drivers
v000001d69e281310_0 .var "clk", 0 0;
v000001d69e280370_0 .net "d", 15 0, v000001d69e1fd4b0_0;  1 drivers
v000001d69e2814f0_0 .net "q_dut", 15 0, v000001d69e2800f0_0;  1 drivers
v000001d69e2804b0_0 .net "q_ref", 15 0, v000001d69e1fd190_0;  1 drivers
v000001d69e2811d0_0 .net "resetn", 0 0, L_000001d69e2265b0;  1 drivers
v000001d69e281770_0 .var/2u "stats1", 159 0;
v000001d69e281630_0 .var/2u "strobe", 0 0;
v000001d69e280870_0 .net "tb_match", 0 0, L_000001d69e2818b0;  1 drivers
v000001d69e281b30_0 .net "tb_mismatch", 0 0, L_000001d69e226540;  1 drivers
v000001d69e280af0_0 .net "wavedrom_enable", 0 0, v000001d69e1fd2d0_0;  1 drivers
v000001d69e280cd0_0 .net "wavedrom_title", 511 0, v000001d69e1fd370_0;  1 drivers
L_000001d69e281130 .concat [ 16 0 0 0], v000001d69e1fd190_0;
L_000001d69e281bd0 .concat [ 16 0 0 0], v000001d69e1fd190_0;
L_000001d69e281810 .concat [ 16 0 0 0], v000001d69e2800f0_0;
L_000001d69e281c70 .concat [ 16 0 0 0], v000001d69e1fd190_0;
L_000001d69e2818b0 .cmp/eeq 16, L_000001d69e281130, L_000001d69e226770;
S_000001d69e203c00 .scope module, "good1" "RefModule" 3 128, 4 2 0, S_000001d69e203a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 2 "byteena";
    .port_info 3 /INPUT 16 "d";
    .port_info 4 /OUTPUT 16 "q";
v000001d69e1fce70_0 .net "byteena", 1 0, v000001d69e1fda50_0;  alias, 1 drivers
v000001d69e1fd910_0 .net "clk", 0 0, v000001d69e281310_0;  1 drivers
v000001d69e1fdaf0_0 .net "d", 15 0, v000001d69e1fd4b0_0;  alias, 1 drivers
v000001d69e1fd190_0 .var "q", 15 0;
v000001d69e1fd7d0_0 .net "resetn", 0 0, L_000001d69e2265b0;  alias, 1 drivers
E_000001d69e1f9c10 .event posedge, v000001d69e1fd910_0;
S_000001d69e202400 .scope module, "stim1" "stimulus_gen" 3 122, 3 6 0, S_000001d69e203a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "d";
    .port_info 2 /OUTPUT 2 "byteena";
    .port_info 3 /OUTPUT 1 "resetn";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
L_000001d69e2265b0 .functor NOT 1, v000001d69e1fcbf0_0, C4<0>, C4<0>, C4<0>;
v000001d69e1fda50_0 .var "byteena", 1 0;
v000001d69e1fd550_0 .net "clk", 0 0, v000001d69e281310_0;  alias, 1 drivers
v000001d69e1fd4b0_0 .var "d", 15 0;
v000001d69e1fcbf0_0 .var "reset", 0 0;
v000001d69e1fcf10_0 .net "resetn", 0 0, L_000001d69e2265b0;  alias, 1 drivers
v000001d69e1fd050_0 .net "tb_match", 0 0, L_000001d69e2818b0;  alias, 1 drivers
v000001d69e1fd2d0_0 .var "wavedrom_enable", 0 0;
v000001d69e1fd370_0 .var "wavedrom_title", 511 0;
E_000001d69e1fad90/0 .event negedge, v000001d69e1fd910_0;
E_000001d69e1fad90/1 .event posedge, v000001d69e1fd910_0;
E_000001d69e1fad90 .event/or E_000001d69e1fad90/0, E_000001d69e1fad90/1;
S_000001d69e202590 .scope task, "reset_test" "reset_test" 3 29, 3 29 0, S_000001d69e202400;
 .timescale -12 -12;
v000001d69e1fd5f0_0 .var/2u "arfail", 0 0;
v000001d69e1fd9b0_0 .var "async", 0 0;
v000001d69e1fcd30_0 .var/2u "datafail", 0 0;
v000001d69e1fd870_0 .var/2u "srfail", 0 0;
E_000001d69e1fa550 .event negedge, v000001d69e1fd910_0;
TD_tb.stim1.reset_test ;
    %wait E_000001d69e1f9c10;
    %wait E_000001d69e1f9c10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d69e1fcbf0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d69e1f9c10;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_000001d69e1fa550;
    %load/vec4 v000001d69e1fd050_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001d69e1fcd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d69e1fcbf0_0, 0;
    %wait E_000001d69e1f9c10;
    %load/vec4 v000001d69e1fd050_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001d69e1fd5f0_0, 0, 1;
    %wait E_000001d69e1f9c10;
    %load/vec4 v000001d69e1fd050_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001d69e1fd870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d69e1fcbf0_0, 0;
    %load/vec4 v000001d69e1fd870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 43 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d69e1fd5f0_0;
    %load/vec4 v000001d69e1fd9b0_0;
    %load/vec4 v000001d69e1fcd30_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001d69e1fd9b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 45 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_000001d69e216e90 .scope task, "wavedrom_start" "wavedrom_start" 3 21, 3 21 0, S_000001d69e202400;
 .timescale -12 -12;
v000001d69e1fcfb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001d69e217020 .scope task, "wavedrom_stop" "wavedrom_stop" 3 24, 3 24 0, S_000001d69e202400;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001d69e2171b0 .scope module, "top_module1" "TopModule" 3 135, 5 3 0, S_000001d69e203a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 2 "byteena";
    .port_info 3 /INPUT 16 "d";
    .port_info 4 /OUTPUT 16 "q";
v000001d69e280410_0 .net "byteena", 1 0, v000001d69e1fda50_0;  alias, 1 drivers
v000001d69e280b90_0 .net "clk", 0 0, v000001d69e281310_0;  alias, 1 drivers
v000001d69e281a90_0 .net "d", 15 0, v000001d69e1fd4b0_0;  alias, 1 drivers
v000001d69e2816d0_0 .var "internal_registers", 15 0;
v000001d69e2800f0_0 .var "q", 15 0;
v000001d69e280230_0 .net "resetn", 0 0, L_000001d69e2265b0;  alias, 1 drivers
E_000001d69e1fadd0/0 .event negedge, v000001d69e1fd7d0_0;
E_000001d69e1fadd0/1 .event posedge, v000001d69e1fd910_0;
E_000001d69e1fadd0 .event/or E_000001d69e1fadd0/0, E_000001d69e1fadd0/1;
S_000001d69e220330 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 144, 3 144 0, S_000001d69e203a70;
 .timescale -12 -12;
E_000001d69e1fb2d0 .event edge, v000001d69e281630_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001d69e281630_0;
    %nor/r;
    %assign/vec4 v000001d69e281630_0, 0;
    %wait E_000001d69e1fb2d0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_000001d69e202400;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d69e1fcbf0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d69e1fda50_0, 0;
    %pushi/vec4 43981, 0, 16;
    %assign/vec4 v000001d69e1fd4b0_0, 0;
    %wait E_000001d69e1f9c10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d69e1fd9b0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_000001d69e202590;
    %join;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d69e1f9c10;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001d69e217020;
    %join;
    %wait E_000001d69e1f9c10;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d69e1fda50_0, 0;
    %vpi_func 3 65 "$random" 32 {0 0 0};
    %pad/s 16;
    %assign/vec4 v000001d69e1fd4b0_0, 0;
    %wait E_000001d69e1f9c10;
    %wait E_000001d69e1fa550;
    %pushi/vec4 10, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d69e1f9c10;
    %vpi_func 3 70 "$random" 32 {0 0 0};
    %pad/s 16;
    %assign/vec4 v000001d69e1fd4b0_0, 0;
    %load/vec4 v000001d69e1fda50_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001d69e1fda50_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001d69e217020;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d69e1fad90;
    %vpi_func 3 76 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d69e1fda50_0, 4, 5;
    %vpi_func 3 77 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d69e1fda50_0, 4, 5;
    %vpi_func 3 78 "$random" 32 {0 0 0};
    %pad/s 16;
    %assign/vec4 v000001d69e1fd4b0_0, 0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001d69e203c00;
T_5 ;
    %wait E_000001d69e1f9c10;
    %load/vec4 v000001d69e1fd7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d69e1fd190_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d69e1fce70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001d69e1fdaf0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d69e1fd190_0, 4, 5;
T_5.2 ;
    %load/vec4 v000001d69e1fce70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000001d69e1fdaf0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d69e1fd190_0, 4, 5;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d69e2171b0;
T_6 ;
    %wait E_000001d69e1fadd0;
    %load/vec4 v000001d69e280230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d69e2800f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001d69e280410_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001d69e281a90_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d69e2800f0_0, 4, 5;
T_6.2 ;
    %load/vec4 v000001d69e280410_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001d69e281a90_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d69e2800f0_0, 4, 5;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d69e2171b0;
T_7 ;
    %wait E_000001d69e1fadd0;
    %load/vec4 v000001d69e280230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d69e2816d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d69e280410_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d69e281a90_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d69e2816d0_0, 4, 5;
T_7.2 ;
    %load/vec4 v000001d69e280410_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001d69e281a90_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d69e2816d0_0, 4, 5;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d69e2171b0;
T_8 ;
    %wait E_000001d69e1f9c10;
    %load/vec4 v000001d69e2816d0_0;
    %assign/vec4 v000001d69e2800f0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d69e203a70;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d69e281310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d69e281630_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_000001d69e203a70;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v000001d69e281310_0;
    %inv;
    %store/vec4 v000001d69e281310_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_000001d69e203a70;
T_11 ;
    %vpi_call/w 3 114 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 115 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d69e1fd550_0, v000001d69e281b30_0, v000001d69e281310_0, v000001d69e2811d0_0, v000001d69e281e50_0, v000001d69e280370_0, v000001d69e2804b0_0, v000001d69e2814f0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001d69e203a70;
T_12 ;
    %load/vec4 v000001d69e281770_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call/w 3 153 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v000001d69e281770_0, 64, 32>, &PV<v000001d69e281770_0, 32, 32> {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 154 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_12.1 ;
    %vpi_call/w 3 156 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001d69e281770_0, 128, 32>, &PV<v000001d69e281770_0, 0, 32> {0 0 0};
    %vpi_call/w 3 157 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 158 "$display", "Mismatches: %1d in %1d samples", &PV<v000001d69e281770_0, 128, 32>, &PV<v000001d69e281770_0, 0, 32> {0 0 0};
    %end;
    .thread T_12, $final;
    .scope S_000001d69e203a70;
T_13 ;
    %wait E_000001d69e1fad90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d69e281770_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d69e281770_0, 4, 32;
    %load/vec4 v000001d69e280870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001d69e281770_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 169 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d69e281770_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d69e281770_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d69e281770_0, 4, 32;
T_13.0 ;
    %load/vec4 v000001d69e2804b0_0;
    %load/vec4 v000001d69e2804b0_0;
    %load/vec4 v000001d69e2814f0_0;
    %xor;
    %load/vec4 v000001d69e2804b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v000001d69e281770_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 173 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d69e281770_0, 4, 32;
T_13.6 ;
    %load/vec4 v000001d69e281770_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d69e281770_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001d69e203a70;
T_14 ;
    %delay 1000000, 0;
    %vpi_call/w 3 181 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 182 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob073_dff16e_test.sv";
    "dataset_code-complete-iccad2023/Prob073_dff16e_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob073_dff16e/Prob073_dff16e_sample01.sv";
