


module mux_21(x, y, s, m);
	input x, y, s;
	output m;
	
	assign m = s?y:x;
endmodule

module FF_D(q, clk, d);
	always @(posedge clk)
		q <= d;
endmodule