#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Aug 21 02:01:25 2020
# Process ID: 15180
# Current directory: C:/Users/User/Microblaze/Microblaze.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/User/Microblaze/Microblaze.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/User/Microblaze/Microblaze.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 1047.090 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx1/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1047.090 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8500
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1118.551 ; gain = 71.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (1#1) [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (2#1) [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (3#1) [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:374]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' has 22 connections declared, but only 21 given [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:374]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (4#1) [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:396]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 5 connections declared, but only 4 given [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:396]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_0' [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_0' (5#1) [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_0' [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_0' (6#1) [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWADDR' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLEN' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWSIZE' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWBURST' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLOCK' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWCACHE' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWPROT' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWQOS' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWVALID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WDATA' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WSTRB' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WLAST' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WVALID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_BREADY' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_IC_ARID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_DC_AWID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7071] port 'M_AXI_DC_ARID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'design_1_microblaze_0_0' has 126 connections declared, but only 107 given [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:414]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1125]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (7#1) [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1125]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1257]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (8#1) [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1257]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1623]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (9#1) [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1623]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (10#1) [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1084]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1084]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1084]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (11#1) [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1389]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (12#1) [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_0' (13#1) [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1535]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1535]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (14#1) [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_0' (15#1) [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1581]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1581]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_0' [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_0' (16#1) [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1606]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1606]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_1_lmb_bram_0' has 16 connections declared, but only 14 given [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1606]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (17#1) [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1389]
INFO: [Synth 8-6157] synthesizing module 'design_1_mig_7series_0_0' [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mig_7series_0_0' (18#1) [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:606]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:606]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:606]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:606]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:606]
WARNING: [Synth 8-7071] port 'init_calib_complete' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:606]
WARNING: [Synth 8-7071] port 'device_temp' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:606]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'design_1_mig_7series_0_0' has 64 connections declared, but only 57 given [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:606]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_mig_7series_0_83M_0' [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_rst_mig_7series_0_83M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_mig_7series_0_83M_0' (19#1) [C:/Users/User/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-15180-DESKTOP-64PPK0Q/realtime/design_1_rst_mig_7series_0_83M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_mig_7series_0_83M_0' is unconnected for instance 'rst_mig_7series_0_83M' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:664]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_mig_7series_0_83M_0' is unconnected for instance 'rst_mig_7series_0_83M' [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:664]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_83M' of module 'design_1_rst_mig_7series_0_83M_0' has 10 connections declared, but only 8 given [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:664]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (20#1) [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (21#1) [C:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1177.266 ; gain = 130.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1177.266 ; gain = 130.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1177.266 ; gain = 130.176
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1177.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:6]
Finished Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_83M'
Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [C:/Users/User/Microblaze/Microblaze.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/User/Microblaze/Microblaze.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1252.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1252.883 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '12.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1261.086 ; gain = 213.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1261.086 ; gain = 213.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  c:/Users/User/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_83M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1261.086 ; gain = 213.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1261.086 ; gain = 213.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 1261.086 ; gain = 213.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1261.086 ; gain = 213.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1261.086 ; gain = 213.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 1278.145 ; gain = 231.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 1284.918 ; gain = 237.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 1284.918 ; gain = 237.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 1284.918 ; gain = 237.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 1284.918 ; gain = 237.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 1284.918 ; gain = 237.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 1284.918 ; gain = 237.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_axi_gpio_0_0            |         1|
|3     |design_1_axi_smc_0               |         1|
|4     |design_1_axi_uartlite_0_0        |         1|
|5     |design_1_clk_wiz_0_0             |         1|
|6     |design_1_mdm_1_0                 |         1|
|7     |design_1_microblaze_0_0          |         1|
|8     |design_1_mig_7series_0_0         |         1|
|9     |design_1_rst_mig_7series_0_83M_0 |         1|
|10    |design_1_dlmb_bram_if_cntlr_0    |         1|
|11    |design_1_dlmb_v10_0              |         1|
|12    |design_1_ilmb_bram_if_cntlr_0    |         1|
|13    |design_1_ilmb_v10_0              |         1|
|14    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_axi_gpio_0            |     1|
|2     |design_1_axi_smc               |     1|
|3     |design_1_axi_uartlite_0        |     1|
|4     |design_1_clk_wiz_0             |     1|
|5     |design_1_dlmb_bram_if_cntlr    |     1|
|6     |design_1_dlmb_v10              |     1|
|7     |design_1_ilmb_bram_if_cntlr    |     1|
|8     |design_1_ilmb_v10              |     1|
|9     |design_1_lmb_bram              |     1|
|10    |design_1_mdm_1                 |     1|
|11    |design_1_microblaze_0          |     1|
|12    |design_1_mig_7series_0         |     1|
|13    |design_1_rst_mig_7series_0_83M |     1|
|14    |design_1_xbar                  |     1|
|15    |IBUF                           |     6|
|16    |OBUF                           |     5|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 1284.918 ; gain = 237.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:26 . Memory (MB): peak = 1284.918 ; gain = 154.008
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1284.918 ; gain = 237.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1296.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1303.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:09 . Memory (MB): peak = 1303.125 ; gain = 256.035
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Microblaze/Microblaze.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 21 02:08:53 2020...
