
*** Running vivado
    with args -log memory_interface.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source memory_interface.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source memory_interface.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1273.637 ; gain = 0.023 ; free physical = 1323 ; free virtual = 5276
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vittorio/GitHub/CustomCPU/IP/CustomCPU_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/vittorio/GitHub/CustomCPU/IP/CustomCPU_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vittorio/GitHub/CustomCPU/IP/CustomCPU_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/utils_1/imports/synth_1/memory_interface.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/utils_1/imports/synth_1/memory_interface.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top memory_interface -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27599
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2029.688 ; gain = 380.738 ; free physical = 246 ; free virtual = 4212
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'memory_interface' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:117]
WARNING: [Synth 8-506] null port 'memory_bus_awuser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:81]
WARNING: [Synth 8-506] null port 'memory_bus_wuser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:87]
WARNING: [Synth 8-506] null port 'memory_bus_buser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:92]
WARNING: [Synth 8-506] null port 'memory_bus_aruser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:104]
WARNING: [Synth 8-506] null port 'memory_bus_ruser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:111]
WARNING: [Synth 8-506] null port 'memory_bus_awuser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:171]
WARNING: [Synth 8-506] null port 'memory_bus_wuser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:177]
WARNING: [Synth 8-506] null port 'memory_bus_buser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:182]
WARNING: [Synth 8-506] null port 'memory_bus_aruser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:194]
WARNING: [Synth 8-506] null port 'memory_bus_ruser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:201]
INFO: [Synth 8-3491] module 'cache' declared at '/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:34' bound to instance 'cache1' of component 'cache' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:276]
INFO: [Synth 8-638] synthesizing module 'cache' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:123]
	Parameter cache_address_dimension bound to: 6 - type: integer 
	Parameter memory_address_dimension bound to: 24 - type: integer 
	Parameter cache_data_dimension bound to: 256 - type: integer 
	Parameter transmission_data_dimension bound to: 32 - type: integer 
	Parameter cache_offset_address_dimension bound to: 8 - type: integer 
	Parameter C_memory_bus_TARGET_SLAVE_BASE_ADDR bound to: 32'b01000000000000000000000000000000 
	Parameter C_memory_bus_BURST_LEN bound to: 8 - type: integer 
	Parameter C_memory_bus_ID_WIDTH bound to: 8 - type: integer 
	Parameter C_memory_bus_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_memory_bus_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_memory_bus_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_memory_bus_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_memory_bus_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_memory_bus_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_memory_bus_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'memory_bus_awuser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:87]
WARNING: [Synth 8-506] null port 'memory_bus_wuser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:93]
WARNING: [Synth 8-506] null port 'memory_bus_buser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:98]
WARNING: [Synth 8-506] null port 'memory_bus_aruser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:110]
WARNING: [Synth 8-506] null port 'memory_bus_ruser' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:117]
INFO: [Synth 8-3491] module 'page_list' declared at '/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.runs/synth_1/.Xil/Vivado-27532-asus-pc/realtime/page_list_stub.vhdl:6' bound to instance 'list' of component 'page_list' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:241]
INFO: [Synth 8-638] synthesizing module 'page_list' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.runs/synth_1/.Xil/Vivado-27532-asus-pc/realtime/page_list_stub.vhdl:17]
INFO: [Synth 8-3491] module 'cache_block' declared at '/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.runs/synth_1/.Xil/Vivado-27532-asus-pc/realtime/cache_block_stub.vhdl:6' bound to instance 'cache' of component 'cache_block' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:249]
INFO: [Synth 8-638] synthesizing module 'cache_block' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.runs/synth_1/.Xil/Vivado-27532-asus-pc/realtime/cache_block_stub.vhdl:18]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 32'b01000000000000000000000000000000 
	Parameter C_M_AXI_BURST_LEN bound to: 8 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'M_AXI_AWUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:161]
WARNING: [Synth 8-506] null port 'M_AXI_WUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:167]
WARNING: [Synth 8-506] null port 'M_AXI_BUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:172]
WARNING: [Synth 8-506] null port 'M_AXI_ARUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:184]
WARNING: [Synth 8-506] null port 'M_AXI_RUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:191]
INFO: [Synth 8-3491] module 'CustomCPU_v1_0_memory_bus' declared at '/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:5' bound to instance 'CustomCPU_v1_0_memory_bus_inst' of component 'CustomCPU_v1_0_memory_bus' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:258]
INFO: [Synth 8-638] synthesizing module 'CustomCPU_v1_0_memory_bus' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:164]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 32'b01000000000000000000000000000000 
	Parameter C_M_AXI_BURST_LEN bound to: 8 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'M_AXI_AWUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:77]
WARNING: [Synth 8-506] null port 'M_AXI_WUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:93]
WARNING: [Synth 8-506] null port 'M_AXI_BUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:105]
WARNING: [Synth 8-506] null port 'M_AXI_ARUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:137]
WARNING: [Synth 8-506] null port 'M_AXI_RUSER' ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'CustomCPU_v1_0_memory_bus' (0#1) [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd:164]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:293]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:299]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:304]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:316]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'cache' (0#1) [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:123]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:297]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:303]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:308]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:320]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:327]
INFO: [Synth 8-3491] module 'cache_register' declared at '/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache_register.vhd:34' bound to instance 'reg' of component 'cache_register' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:332]
INFO: [Synth 8-638] synthesizing module 'cache_register' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache_register.vhd:59]
	Parameter page_dimension bound to: 256 - type: integer 
	Parameter data_address_dimension bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cache_register' (0#1) [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache_register.vhd:59]
WARNING: [Synth 8-614] signal 'data_memory_address' is read in the process but is not in the sensitivity list [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:599]
WARNING: [Synth 8-614] signal 'data_memory_data_in' is read in the process but is not in the sensitivity list [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:599]
WARNING: [Synth 8-614] signal 'register_data_out' is read in the process but is not in the sensitivity list [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:599]
WARNING: [Synth 8-614] signal 'instruction_memory_address' is read in the process but is not in the sensitivity list [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:599]
INFO: [Synth 8-256] done synthesizing module 'memory_interface' (0#1) [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:117]
WARNING: [Synth 8-7129] Port data_access in module cache_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_AWREADY in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WREADY in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[7] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[6] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[5] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[4] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[3] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[2] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[7] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[6] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[5] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[4] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[3] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[2] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module CustomCPU_v1_0_memory_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[31] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[30] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[29] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[31] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[30] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[29] in module memory_interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2150.672 ; gain = 501.723 ; free physical = 130 ; free virtual = 4086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2165.516 ; gain = 516.566 ; free physical = 130 ; free virtual = 4085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2165.516 ; gain = 516.566 ; free physical = 130 ; free virtual = 4085
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2165.516 ; gain = 0.000 ; free physical = 125 ; free virtual = 4083
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.gen/sources_1/ip/cache_block/cache_block/cache_block_in_context.xdc] for cell 'cache1/cache'
Finished Parsing XDC File [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.gen/sources_1/ip/cache_block/cache_block/cache_block_in_context.xdc] for cell 'cache1/cache'
Parsing XDC File [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.gen/sources_1/ip/page_list/page_list/page_list_in_context.xdc] for cell 'cache1/list'
Finished Parsing XDC File [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.gen/sources_1/ip/page_list/page_list/page_list_in_context.xdc] for cell 'cache1/list'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2273.117 ; gain = 0.000 ; free physical = 132 ; free virtual = 4078
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2273.117 ; gain = 0.000 ; free physical = 132 ; free virtual = 4078
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2273.117 ; gain = 624.168 ; free physical = 129 ; free virtual = 4068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2273.117 ; gain = 624.168 ; free physical = 129 ; free virtual = 4068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for cache1/cache. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cache1/list. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2273.117 ; gain = 624.168 ; free physical = 129 ; free virtual = 4068
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wa_current_state_reg' in module 'CustomCPU_v1_0_memory_bus'
INFO: [Synth 8-802] inferred FSM for state register 'ra_current_state_reg' in module 'CustomCPU_v1_0_memory_bus'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'memory_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               10
                 iSTATE1 |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ra_current_state_reg' using encoding 'one-hot' in module 'CustomCPU_v1_0_memory_bus'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               10
                 iSTATE1 |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wa_current_state_reg' using encoding 'one-hot' in module 'CustomCPU_v1_0_memory_bus'
WARNING: [Synth 8-327] inferring latch for variable 'instruction_memory_ready_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:606]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            wait_request |                             0000 |                             0000
      data_page1_request |                             0001 |                             0001
         data_page1_load |                             0010 |                             0010
      data_page2_request |                             0011 |                             0011
         data_page2_load |                             0100 |                             0100
              write_data |                             0101 |                             0101
        write_page1_send |                             0110 |                             0110
        write_page2_send |                             0111 |                             0111
               read_data |                             1000 |                             1000
              data_latch |                             1001 |                             1001
instruction_page1_request |                             1010 |                             1010
  instruction_page1_load |                             1011 |                             1011
instruction_page2_request |                             1100 |                             1100
  instruction_page2_load |                             1101 |                             1101
        instruction_read |                             1110 |                             1110
       instruction_latch |                             1111 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'memory_interface'
WARNING: [Synth 8-327] inferring latch for variable 'instruction_memory_data_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:772]
WARNING: [Synth 8-327] inferring latch for variable 'data_memory_data_out_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:713]
WARNING: [Synth 8-327] inferring latch for variable 'loaded_page2_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:381]
WARNING: [Synth 8-327] inferring latch for variable 'loaded_page1_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:369]
WARNING: [Synth 8-327] inferring latch for variable 'cache_address_in_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:279]
WARNING: [Synth 8-327] inferring latch for variable 'cache_write_enable_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:283]
WARNING: [Synth 8-327] inferring latch for variable 'cache_enable_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:284]
WARNING: [Synth 8-327] inferring latch for variable 'register_page_number_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:337]
WARNING: [Synth 8-327] inferring latch for variable 'register_page_access_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:338]
WARNING: [Synth 8-327] inferring latch for variable 'register_write_enable_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:339]
WARNING: [Synth 8-327] inferring latch for variable 'register_data_in_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:342]
WARNING: [Synth 8-327] inferring latch for variable 'register_data_write_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:343]
WARNING: [Synth 8-327] inferring latch for variable 'register_data_access_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:344]
WARNING: [Synth 8-327] inferring latch for variable 'register_data_address_reg' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd:345]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2273.117 ; gain = 624.168 ; free physical = 127 ; free virtual = 4070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   29 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	               32 Bit    Registers := 8     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	 256 Input  512 Bit        Muxes := 1     
	   3 Input  512 Bit        Muxes := 2     
	   2 Input  512 Bit        Muxes := 3     
	   4 Input  512 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 8     
	   5 Input  256 Bit        Muxes := 1     
	   4 Input  256 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	  16 Input   24 Bit        Muxes := 3     
	  16 Input    5 Bit        Muxes := 1     
	  44 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 42    
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port instruction_memory_address[31] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[30] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[29] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[31] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[30] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[29] in module memory_interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 2273.117 ; gain = 624.168 ; free physical = 131 ; free virtual = 4064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 2273.117 ; gain = 624.168 ; free physical = 132 ; free virtual = 4065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 2273.117 ; gain = 624.168 ; free physical = 132 ; free virtual = 4065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 2273.117 ; gain = 624.168 ; free physical = 133 ; free virtual = 4066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 2273.117 ; gain = 624.168 ; free physical = 142 ; free virtual = 4075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 2273.117 ; gain = 624.168 ; free physical = 142 ; free virtual = 4075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 2273.117 ; gain = 624.168 ; free physical = 142 ; free virtual = 4075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 2273.117 ; gain = 624.168 ; free physical = 142 ; free virtual = 4075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 2273.117 ; gain = 624.168 ; free physical = 137 ; free virtual = 4070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 2273.117 ; gain = 624.168 ; free physical = 137 ; free virtual = 4070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |page_list     |         1|
|2     |cache_block   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |cache_block_bbox |     1|
|2     |page_list_bbox   |     1|
|3     |BUFG             |     5|
|4     |CARRY4           |    59|
|5     |LUT1             |     7|
|6     |LUT2             |   122|
|7     |LUT3             |   445|
|8     |LUT4             |    65|
|9     |LUT5             |   195|
|10    |LUT6             |  1627|
|11    |MUXF7            |   160|
|12    |FDRE             |  1626|
|13    |LD               |   199|
|14    |IBUF             |   136|
|15    |OBUF             |   238|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 2273.117 ; gain = 624.168 ; free physical = 137 ; free virtual = 4070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2273.117 ; gain = 516.566 ; free physical = 137 ; free virtual = 4070
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 2273.125 ; gain = 624.168 ; free physical = 137 ; free virtual = 4070
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2273.125 ; gain = 0.000 ; free physical = 411 ; free virtual = 4344
INFO: [Netlist 29-17] Analyzing 418 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2273.125 ; gain = 0.000 ; free physical = 410 ; free virtual = 4344
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 199 instances were transformed.
  LD => LDCE: 199 instances

Synth Design complete | Checksum: f30b45bc
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:26 . Memory (MB): peak = 2273.125 ; gain = 966.770 ; free physical = 410 ; free virtual = 4343
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1886.976; main = 1570.843; forked = 366.489
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3238.344; main = 2273.121; forked = 965.223
INFO: [Common 17-1381] The checkpoint '/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.runs/synth_1/memory_interface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file memory_interface_utilization_synth.rpt -pb memory_interface_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 19 11:58:33 2023...
