

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_2'
================================================================
* Date:           Thu May 29 09:37:16 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                    |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1_fu_60  |Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1000|   3514|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|      56|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1056|   3581|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                              |                          Module                          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |grp_Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1_fu_60  |Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1  |        0|   0|  1000|  3514|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                               |                                                          |        0|   0|  1000|  3514|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  20|          4|    1|          4|
    |ap_done           |   9|          2|    1|          2|
    |memOutStrm_write  |   9|          2|    1|          2|
    |numReps_blk_n     |   9|          2|    1|          2|
    |numReps_c_blk_n   |   9|          2|    1|          2|
    |wa_in_read        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  65|         14|    6|         14|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                      | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                        |   3|   0|    3|          0|
    |ap_done_reg                                                                      |   1|   0|    1|          0|
    |empty_reg_88                                                                     |  19|   0|   32|         13|
    |grp_Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1_fu_60_ap_start_reg  |   1|   0|    1|          0|
    |numReps_read_reg_83                                                              |  32|   0|   32|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                            |  56|   0|   69|         13|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.2|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.2|  return value|
|wa_in_dout                 |   in|    1|     ap_fifo|                           wa_in|       pointer|
|wa_in_num_data_valid       |   in|    3|     ap_fifo|                           wa_in|       pointer|
|wa_in_fifo_cap             |   in|    3|     ap_fifo|                           wa_in|       pointer|
|wa_in_empty_n              |   in|    1|     ap_fifo|                           wa_in|       pointer|
|wa_in_read                 |  out|    1|     ap_fifo|                           wa_in|       pointer|
|memOutStrm_din             |  out|   64|     ap_fifo|                      memOutStrm|       pointer|
|memOutStrm_num_data_valid  |   in|    3|     ap_fifo|                      memOutStrm|       pointer|
|memOutStrm_fifo_cap        |   in|    3|     ap_fifo|                      memOutStrm|       pointer|
|memOutStrm_full_n          |   in|    1|     ap_fifo|                      memOutStrm|       pointer|
|memOutStrm_write           |  out|    1|     ap_fifo|                      memOutStrm|       pointer|
|numReps_dout               |   in|   32|     ap_fifo|                         numReps|       pointer|
|numReps_num_data_valid     |   in|    3|     ap_fifo|                         numReps|       pointer|
|numReps_fifo_cap           |   in|    3|     ap_fifo|                         numReps|       pointer|
|numReps_empty_n            |   in|    1|     ap_fifo|                         numReps|       pointer|
|numReps_read               |  out|    1|     ap_fifo|                         numReps|       pointer|
|numReps_c_din              |  out|   32|     ap_fifo|                       numReps_c|       pointer|
|numReps_c_num_data_valid   |   in|    3|     ap_fifo|                       numReps_c|       pointer|
|numReps_c_fifo_cap         |   in|    3|     ap_fifo|                       numReps_c|       pointer|
|numReps_c_full_n           |   in|    1|     ap_fifo|                       numReps_c|       pointer|
|numReps_c_write            |  out|    1|     ap_fifo|                       numReps_c|       pointer|
|p_ZL8weights8_0_address0   |  out|   13|   ap_memory|                 p_ZL8weights8_0|         array|
|p_ZL8weights8_0_ce0        |  out|    1|   ap_memory|                 p_ZL8weights8_0|         array|
|p_ZL8weights8_0_q0         |   in|    1|   ap_memory|                 p_ZL8weights8_0|         array|
|p_ZL8weights8_1_address0   |  out|   13|   ap_memory|                 p_ZL8weights8_1|         array|
|p_ZL8weights8_1_ce0        |  out|    1|   ap_memory|                 p_ZL8weights8_1|         array|
|p_ZL8weights8_1_q0         |   in|    1|   ap_memory|                 p_ZL8weights8_1|         array|
|p_ZL8weights8_2_address0   |  out|   13|   ap_memory|                 p_ZL8weights8_2|         array|
|p_ZL8weights8_2_ce0        |  out|    1|   ap_memory|                 p_ZL8weights8_2|         array|
|p_ZL8weights8_2_q0         |   in|    1|   ap_memory|                 p_ZL8weights8_2|         array|
|p_ZL8weights8_3_address0   |  out|   13|   ap_memory|                 p_ZL8weights8_3|         array|
|p_ZL8weights8_3_ce0        |  out|    1|   ap_memory|                 p_ZL8weights8_3|         array|
|p_ZL8weights8_3_q0         |   in|    1|   ap_memory|                 p_ZL8weights8_3|         array|
+---------------------------+-----+-----+------------+--------------------------------+--------------+

