// Seed: 3800526384
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2
);
  generate
    assign id_1 = id_2;
    for (id_3 = !id_2; id_2; id_0 = 1'b0) begin : id_4
      defparam id_5.id_6 = id_6;
      assign id_5 = SystemTFIdentifier;
    end
    if (1)
      if (1'b0) begin
        assign id_1 = id_3;
      end
  endgenerate
endmodule
