{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1559282227684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1559282227684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 13:57:06 2019 " "Processing started: Fri May 31 13:57:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1559282227684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1559282227684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Crazy_Machine -c Crazy_Machine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Crazy_Machine -c Crazy_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1559282227684 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1559282228200 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Crazy_Machine EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Crazy_Machine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1559282228294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1559282228622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1559282228622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1559282228622 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1559282230278 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1559282230341 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1559282231576 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1559282231576 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1559282231576 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1559282231576 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 1636 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1559282231591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 1638 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1559282231591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 1640 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1559282231591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 1642 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1559282231591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 1644 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1559282231591 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1559282231591 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1559282231591 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1559282238608 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Crazy_Machine.sdc " "Synopsys Design Constraints File file not found: 'Crazy_Machine.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1559282238608 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1559282238608 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1559282238655 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1559282238671 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1559282238671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clock~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1559282239171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fstate.State001 " "Destination node fstate.State001" {  } { { "crazy_machine.vhd" "" { Text "C:/Users/Ashley/Documents/ADD/crazy_machine.vhd" 106 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fstate.State001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 604 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1559282239171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fstate.State010 " "Destination node fstate.State010" {  } { { "crazy_machine.vhd" "" { Text "C:/Users/Ashley/Documents/ADD/crazy_machine.vhd" 106 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fstate.State010 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 603 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1559282239171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fstate.State011 " "Destination node fstate.State011" {  } { { "crazy_machine.vhd" "" { Text "C:/Users/Ashley/Documents/ADD/crazy_machine.vhd" 106 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fstate.State011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 602 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1559282239171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fstate.State101 " "Destination node fstate.State101" {  } { { "crazy_machine.vhd" "" { Text "C:/Users/Ashley/Documents/ADD/crazy_machine.vhd" 106 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fstate.State101 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 594 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1559282239171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer:Timer_map\|Seconds\[31\]~reg0 " "Destination node Timer:Timer_map\|Seconds\[31\]~reg0" {  } { { "Timer.vhd" "" { Text "C:/Users/Ashley/Documents/ADD/Timer.vhd" 23 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Timer:Timer_map|Seconds[31]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 470 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1559282239171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer:Timer_map\|Seconds\[0\]~reg0 " "Destination node Timer:Timer_map\|Seconds\[0\]~reg0" {  } { { "Timer.vhd" "" { Text "C:/Users/Ashley/Documents/ADD/Timer.vhd" 23 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Timer:Timer_map|Seconds[0]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 408 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1559282239171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer:Timer_map\|Seconds\[1\]~reg0 " "Destination node Timer:Timer_map\|Seconds\[1\]~reg0" {  } { { "Timer.vhd" "" { Text "C:/Users/Ashley/Documents/ADD/Timer.vhd" 23 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Timer:Timer_map|Seconds[1]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 410 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1559282239171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer:Timer_map\|Seconds\[2\]~reg0 " "Destination node Timer:Timer_map\|Seconds\[2\]~reg0" {  } { { "Timer.vhd" "" { Text "C:/Users/Ashley/Documents/ADD/Timer.vhd" 23 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Timer:Timer_map|Seconds[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 412 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1559282239171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer:Timer_map\|Seconds\[3\]~reg0 " "Destination node Timer:Timer_map\|Seconds\[3\]~reg0" {  } { { "Timer.vhd" "" { Text "C:/Users/Ashley/Documents/ADD/Timer.vhd" 23 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Timer:Timer_map|Seconds[3]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 414 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1559282239171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer:Timer_map\|Seconds\[4\]~reg0 " "Destination node Timer:Timer_map\|Seconds\[4\]~reg0" {  } { { "Timer.vhd" "" { Text "C:/Users/Ashley/Documents/ADD/Timer.vhd" 23 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Timer:Timer_map|Seconds[4]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1559282239171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1559282239171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1559282239171 ""}  } { { "crazy_machine.vhd" "" { Text "C:/Users/Ashley/Documents/ADD/crazy_machine.vhd" 24 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 1628 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1559282239171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector19~0  " "Automatically promoted node Selector19~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1559282239171 ""}  } { { "crazy_machine.vhd" "" { Text "C:/Users/Ashley/Documents/ADD/crazy_machine.vhd" 184 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector19~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 865 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1559282239171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector0~1  " "Automatically promoted node Selector0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1559282239186 ""}  } { { "crazy_machine.vhd" "" { Text "C:/Users/Ashley/Documents/ADD/crazy_machine.vhd" 184 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 870 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1559282239186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr6~0  " "Automatically promoted node WideOr6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1559282239186 ""}  } { { "crazy_machine.vhd" "" { Text "C:/Users/Ashley/Documents/ADD/crazy_machine.vhd" 184 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 0 { 0 ""} 0 731 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1559282239186 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1559282240452 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1559282240452 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1559282240452 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1559282240468 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1559282240468 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1559282240483 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1559282240483 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1559282240483 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1559282240483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1559282240483 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1559282240483 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1559282240655 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1559282240655 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1559282240655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1559282245344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1559282246485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1559282246516 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1559282254724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1559282254724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1559282256483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/Ashley/Documents/ADD/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1559282262059 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1559282262059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1559282267553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1559282267569 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1559282267569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1559282267819 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1559282268851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1559282269023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1559282270116 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1559282275258 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1559282279821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ashley/Documents/ADD/output_files/Crazy_Machine.fit.smsg " "Generated suppressed messages file C:/Users/Ashley/Documents/ADD/output_files/Crazy_Machine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1559282280509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1559282282759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 13:58:02 2019 " "Processing ended: Fri May 31 13:58:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1559282282759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1559282282759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1559282282759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1559282282759 ""}
