Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May 17 17:15:05 2023
| Host         : LAPTOP-DJJCMLUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.866        0.000                      0                  405        0.122        0.000                      0                  405        3.000        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
rmii_rx_clk                      {0.000 5.000}      40.000          25.000          
sys_clk                          {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rmii_rx_clk                           34.685        0.000                      0                  153        0.122        0.000                      0                  153        4.020        0.000                       0                    86  
sys_clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1       27.866        0.000                      0                  230        0.122        0.000                      0                  230       19.020        0.000                       0                   114  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_1  rmii_rx_clk                         32.038        0.000                      0                   11        0.330        0.000                      0                   11  
rmii_rx_clk                    clk_out1_design_1_clk_wiz_0_1       31.775        0.000                      0                   11        2.305        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rmii_rx_clk
  To Clock:  rmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       34.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.685ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 2.158ns (40.558%)  route 3.163ns (59.442%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 44.865 - 40.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.610     5.160    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X5Y81          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           1.316     6.931    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[10]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.055 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/_carry_i_1/O
                         net (fo=1, routed)           0.000     7.055    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc_n_11
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.456 r  design_1_i/wrapper_0/inst/fifo/_carry/CO[3]
                         net (fo=4, routed)           0.736     8.193    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/CO[0]
    SLICE_X5Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.317 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.849 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.071 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/O[0]
                         net (fo=2, routed)           1.111    10.181    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_7
    SLICE_X2Y79          LUT2 (Prop_lut2_I1_O)        0.299    10.480 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.480    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_next[4]
    SLICE_X2Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.495    44.865    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X2Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/C
                         clock pessimism              0.258    45.124    
                         clock uncertainty           -0.035    45.088    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.077    45.165    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         45.165    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                 34.685    

Slack (MET) :             34.807ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 2.272ns (44.014%)  route 2.890ns (55.986%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 44.863 - 40.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.610     5.160    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X5Y81          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           1.316     6.931    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[10]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.055 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/_carry_i_1/O
                         net (fo=1, routed)           0.000     7.055    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc_n_11
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.456 r  design_1_i/wrapper_0/inst/fifo/_carry/CO[3]
                         net (fo=4, routed)           0.736     8.193    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/CO[0]
    SLICE_X5Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.317 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.849 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.963 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.963    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.185 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1/O[0]
                         net (fo=2, routed)           0.838    10.023    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1_n_7
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.299    10.322 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.322    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_next[8]
    SLICE_X4Y80          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.493    44.863    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y80          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/C
                         clock pessimism              0.271    45.135    
                         clock uncertainty           -0.035    45.099    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.029    45.128    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         45.128    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                 34.807    

Slack (MET) :             34.846ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 2.256ns (44.019%)  route 2.869ns (55.981%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 44.863 - 40.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.610     5.160    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X5Y81          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           1.316     6.931    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[10]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.055 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/_carry_i_1/O
                         net (fo=1, routed)           0.000     7.055    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc_n_11
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.456 r  design_1_i/wrapper_0/inst/fifo/_carry/CO[3]
                         net (fo=4, routed)           0.736     8.193    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/CO[0]
    SLICE_X5Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.317 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.849 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.162 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/O[3]
                         net (fo=2, routed)           0.817     9.979    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_4
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.306    10.285 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.285    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_next[6]
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.493    44.863    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
                         clock pessimism              0.271    45.135    
                         clock uncertainty           -0.035    45.099    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)        0.031    45.130    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         45.130    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                 34.846    

Slack (MET) :             34.856ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 2.301ns (44.604%)  route 2.858ns (55.396%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 44.863 - 40.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.610     5.160    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X5Y81          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           1.316     6.931    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[10]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.055 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/_carry_i_1/O
                         net (fo=1, routed)           0.000     7.055    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc_n_11
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.456 r  design_1_i/wrapper_0/inst/fifo/_carry/CO[3]
                         net (fo=4, routed)           0.736     8.193    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/CO[0]
    SLICE_X5Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.317 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.849 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.963 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.963    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.185 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1/O[0]
                         net (fo=2, routed)           0.806     9.990    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1_n_7
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.328    10.318 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    10.318    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_next[7]
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.493    44.863    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/C
                         clock pessimism              0.271    45.135    
                         clock uncertainty           -0.035    45.099    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)        0.075    45.174    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         45.174    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                 34.856    

Slack (MET) :             34.942ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 2.204ns (43.176%)  route 2.901ns (56.824%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 44.865 - 40.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.610     5.160    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X5Y81          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           1.316     6.931    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[10]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.055 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/_carry_i_1/O
                         net (fo=1, routed)           0.000     7.055    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc_n_11
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.456 r  design_1_i/wrapper_0/inst/fifo/_carry/CO[3]
                         net (fo=4, routed)           0.736     8.193    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/CO[0]
    SLICE_X5Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.317 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.849 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.088 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/O[2]
                         net (fo=2, routed)           0.849     9.936    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_5
    SLICE_X2Y79          LUT2 (Prop_lut2_I0_O)        0.328    10.264 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.264    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_next[5]
    SLICE_X2Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.495    44.865    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X2Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                         clock pessimism              0.258    45.124    
                         clock uncertainty           -0.035    45.088    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.118    45.206    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         45.206    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                 34.942    

Slack (MET) :             34.946ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 2.186ns (43.127%)  route 2.883ns (56.873%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 44.863 - 40.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.610     5.160    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X5Y81          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           1.316     6.931    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[10]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.055 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/_carry_i_1/O
                         net (fo=1, routed)           0.000     7.055    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc_n_11
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.456 r  design_1_i/wrapper_0/inst/fifo/_carry/CO[3]
                         net (fo=4, routed)           0.736     8.193    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/CO[0]
    SLICE_X5Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.317 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.849 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.071 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/O[0]
                         net (fo=2, routed)           0.831     9.901    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_7
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.327    10.228 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.228    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_next[3]
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.493    44.863    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/C
                         clock pessimism              0.271    45.135    
                         clock uncertainty           -0.035    45.099    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)        0.075    45.174    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         45.174    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                 34.946    

Slack (MET) :             35.038ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 2.335ns (46.918%)  route 2.642ns (53.082%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 44.863 - 40.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.610     5.160    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X5Y81          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           1.316     6.931    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[10]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.055 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/_carry_i_1/O
                         net (fo=1, routed)           0.000     7.055    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc_n_11
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.456 r  design_1_i/wrapper_0/inst/fifo/_carry/CO[3]
                         net (fo=4, routed)           0.736     8.193    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/CO[0]
    SLICE_X5Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.317 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.849 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.849    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.963 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.963    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.219 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.590     9.808    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1_n_5
    SLICE_X4Y80          LUT2 (Prop_lut2_I0_O)        0.328    10.136 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    10.136    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_next[9]
    SLICE_X4Y80          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.493    44.863    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y80          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/C
                         clock pessimism              0.271    45.135    
                         clock uncertainty           -0.035    45.099    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.075    45.174    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         45.174    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                 35.038    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 1.105ns (25.637%)  route 3.205ns (74.363%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 44.843 - 40.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.610     5.160    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X5Y81          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           1.316     6.931    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[10]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.055 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/_carry_i_1/O
                         net (fo=1, routed)           0.000     7.055    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc_n_11
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.456 r  design_1_i/wrapper_0/inst/fifo/_carry/CO[3]
                         net (fo=4, routed)           1.263     8.719    design_1_i/wrapper_0/inst/rmii/CO[0]
    SLICE_X7Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.843 r  design_1_i/wrapper_0/inst/rmii/bram_reg_i_1/O
                         net (fo=1, routed)           0.627     9.470    design_1_i/wrapper_0/inst/fifo/fifo_module/wr_en
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.472    44.843    design_1_i/wrapper_0/inst/fifo/fifo_module/rmii_rx_clk
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/CLKARDCLK
                         clock pessimism              0.258    45.101    
                         clock uncertainty           -0.035    45.066    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    44.623    design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                         44.623    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.240ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 2.017ns (42.633%)  route 2.714ns (57.367%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 44.863 - 40.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.610     5.160    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X5Y81          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           1.316     6.931    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[10]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.055 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/_carry_i_1/O
                         net (fo=1, routed)           0.000     7.055    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc_n_11
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.456 r  design_1_i/wrapper_0/inst/fifo/_carry/CO[3]
                         net (fo=4, routed)           0.736     8.193    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/CO[0]
    SLICE_X5Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.317 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.923 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.662     9.585    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_4
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.306     9.891 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.891    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_next[2]
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.493    44.863    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
                         clock pessimism              0.271    45.135    
                         clock uncertainty           -0.035    45.099    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)        0.031    45.130    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         45.130    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 35.240    

Slack (MET) :             35.283ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.832ns (39.095%)  route 2.854ns (60.905%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 44.863 - 40.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.610     5.160    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X5Y81          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           1.316     6.931    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[10]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.055 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/_carry_i_1/O
                         net (fo=1, routed)           0.000     7.055    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc_n_11
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.456 r  design_1_i/wrapper_0/inst/fifo/_carry/CO[3]
                         net (fo=4, routed)           0.736     8.193    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/CO[0]
    SLICE_X5Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.317 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.741 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.802     9.543    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_6
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.303     9.846 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.846    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_next[0]
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.493    44.863    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/C
                         clock pessimism              0.271    45.135    
                         clock uncertainty           -0.035    45.099    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)        0.029    45.128    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         45.128    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                 35.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.586     1.496    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X1Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.693    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X1Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.855     2.010    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X1Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.514     1.496    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.075     1.571    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.584     1.494    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.700    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X4Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.853     2.008    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.514     1.494    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.075     1.569    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.586     1.496    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063     1.700    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X1Y83          LUT5 (Prop_lut5_I1_O)        0.045     1.745 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.745    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X1Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.855     2.010    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.501     1.509    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.092     1.601    design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.584     1.494    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.071     1.705    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_1_in4_in
    SLICE_X4Y83          LUT5 (Prop_lut5_I1_O)        0.045     1.750 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.750    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X4Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.853     2.008    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X4Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.501     1.507    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.092     1.599    design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.583     1.493    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.097     1.731    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.045     1.776 r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.776    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.851     2.007    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X0Y80          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.501     1.506    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.091     1.597    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.581     1.491    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[6]/Q
                         net (fo=1, routed)           0.116     1.748    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0[6]
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.850     2.005    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr1_reg[6]/C
                         clock pessimism             -0.514     1.491    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.071     1.562    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.584     1.494    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.129     1.764    design_1_i/proc_sys_reset_1/U0/EXT_LPF/p_3_in6_in
    SLICE_X5Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.853     2.008    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.070     1.577    design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.586     1.496    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X1Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.134     1.770    design_1_i/proc_sys_reset_1/U0/EXT_LPF/p_3_in1_in
    SLICE_X0Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.855     2.010    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.070     1.579    design_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/bin_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.831%)  route 0.270ns (62.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.583     1.493    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X6Y82          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/bin_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/bin_cnt_reg_reg[8]/Q
                         net (fo=3, routed)           0.270     1.926    design_1_i/wrapper_0/inst/fifo/fifo_module/Q[8]
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.867     2.023    design_1_i/wrapper_0/inst/fifo/fifo_module/rmii_rx_clk
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/CLKARDCLK
                         clock pessimism             -0.479     1.543    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.726    design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.581     1.491    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[2]/Q
                         net (fo=1, routed)           0.164     1.796    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0[2]
    SLICE_X2Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.850     2.006    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X2Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr1_reg[2]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.064     1.570    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rmii_rx_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         40.000
Sources:            { rmii_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y32    design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  rmii_rx_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y79     design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         35.000      34.020     SLICE_X2Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         35.000      34.020     SLICE_X2Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X1Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X1Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X1Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X1Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X0Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X0Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X0Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X1Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.866ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.230ns  (logic 2.037ns (18.139%)  route 9.193ns (81.861%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           7.381     6.977    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/Q[6]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/i__carry_i_2/O
                         net (fo=1, routed)           0.000     7.101    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_12
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.481 r  design_1_i/wrapper_0/inst/fifo/_inferred__0/i__carry/CO[3]
                         net (fo=38, routed)          0.912     8.393    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/CO[0]
    SLICE_X6Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.517 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13/O
                         net (fo=1, routed)           0.000     8.517    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.030 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.030    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.147    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.470 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_2/O[1]
                         net (fo=3, routed)           0.900    10.370    design_1_i/wrapper_0/inst/fifo/fifo_module/ADDRBWRADDR[9]
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.469    38.518    design_1_i/wrapper_0/inst/fifo/fifo_module/sys_clk
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.098    38.984    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    38.236    design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                         38.236    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 27.866    

Slack (MET) :             27.986ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.115ns  (logic 1.836ns (16.518%)  route 9.279ns (83.482%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           7.381     6.977    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/Q[6]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/i__carry_i_2/O
                         net (fo=1, routed)           0.000     7.101    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_12
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.481 r  design_1_i/wrapper_0/inst/fifo/_inferred__0/i__carry/CO[3]
                         net (fo=38, routed)          0.912     8.393    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/CO[0]
    SLICE_X6Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.517 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13/O
                         net (fo=1, routed)           0.000     8.517    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.030 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.030    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.269 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_3/O[2]
                         net (fo=3, routed)           0.986    10.255    design_1_i/wrapper_0/inst/fifo/fifo_module/ADDRBWRADDR[6]
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.469    38.518    design_1_i/wrapper_0/inst/fifo/fifo_module/sys_clk
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.098    38.984    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.743    38.241    design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                         38.241    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                 27.986    

Slack (MET) :             28.003ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.092ns  (logic 1.912ns (17.238%)  route 9.180ns (82.762%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           7.381     6.977    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/Q[6]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/i__carry_i_2/O
                         net (fo=1, routed)           0.000     7.101    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_12
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.481 r  design_1_i/wrapper_0/inst/fifo/_inferred__0/i__carry/CO[3]
                         net (fo=38, routed)          0.912     8.393    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/CO[0]
    SLICE_X6Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.517 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13/O
                         net (fo=1, routed)           0.000     8.517    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.030 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.030    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.345 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_3/O[3]
                         net (fo=3, routed)           0.887    10.232    design_1_i/wrapper_0/inst/fifo/fifo_module/ADDRBWRADDR[7]
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.469    38.518    design_1_i/wrapper_0/inst/fifo/fifo_module/sys_clk
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.098    38.984    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.749    38.235    design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 28.003    

Slack (MET) :             28.035ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.061ns  (logic 1.920ns (17.358%)  route 9.141ns (82.642%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           7.381     6.977    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/Q[6]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/i__carry_i_2/O
                         net (fo=1, routed)           0.000     7.101    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_12
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.481 r  design_1_i/wrapper_0/inst/fifo/_inferred__0/i__carry/CO[3]
                         net (fo=38, routed)          0.912     8.393    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/CO[0]
    SLICE_X6Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.517 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13/O
                         net (fo=1, routed)           0.000     8.517    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.030 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.030    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.353 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_3/O[1]
                         net (fo=3, routed)           0.848    10.201    design_1_i/wrapper_0/inst/fifo/fifo_module/ADDRBWRADDR[5]
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.469    38.518    design_1_i/wrapper_0/inst/fifo/fifo_module/sys_clk
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.098    38.984    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.748    38.236    design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                         38.236    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                 28.035    

Slack (MET) :             28.050ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.057ns  (logic 1.933ns (17.483%)  route 9.124ns (82.517%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           7.381     6.977    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/Q[6]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/i__carry_i_2/O
                         net (fo=1, routed)           0.000     7.101    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_12
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.481 r  design_1_i/wrapper_0/inst/fifo/_inferred__0/i__carry/CO[3]
                         net (fo=38, routed)          0.912     8.393    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/CO[0]
    SLICE_X6Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.517 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13/O
                         net (fo=1, routed)           0.000     8.517    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.030 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.030    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.147    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.366 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_2/O[0]
                         net (fo=3, routed)           0.831    10.197    design_1_i/wrapper_0/inst/fifo/fifo_module/ADDRBWRADDR[8]
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.469    38.518    design_1_i/wrapper_0/inst/fifo/fifo_module/sys_clk
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.098    38.984    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.737    38.247    design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                 28.050    

Slack (MET) :             28.211ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.884ns  (logic 1.692ns (15.546%)  route 9.192ns (84.454%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           7.381     6.977    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/Q[6]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/i__carry_i_2/O
                         net (fo=1, routed)           0.000     7.101    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_12
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.481 r  design_1_i/wrapper_0/inst/fifo/_inferred__0/i__carry/CO[3]
                         net (fo=38, routed)          0.912     8.393    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/CO[0]
    SLICE_X6Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.517 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13/O
                         net (fo=1, routed)           0.000     8.517    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.125 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4/O[3]
                         net (fo=3, routed)           0.899    10.024    design_1_i/wrapper_0/inst/fifo/fifo_module/ADDRBWRADDR[3]
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.469    38.518    design_1_i/wrapper_0/inst/fifo/fifo_module/sys_clk
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.098    38.984    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.749    38.235    design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 28.211    

Slack (MET) :             28.236ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.871ns  (logic 1.816ns (16.705%)  route 9.055ns (83.295%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           7.381     6.977    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/Q[6]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/i__carry_i_2/O
                         net (fo=1, routed)           0.000     7.101    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_12
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.481 r  design_1_i/wrapper_0/inst/fifo/_inferred__0/i__carry/CO[3]
                         net (fo=38, routed)          0.912     8.393    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/CO[0]
    SLICE_X6Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.517 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13/O
                         net (fo=1, routed)           0.000     8.517    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.030 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.030    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.249 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_3/O[0]
                         net (fo=3, routed)           0.762    10.011    design_1_i/wrapper_0/inst/fifo/fifo_module/ADDRBWRADDR[4]
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.469    38.518    design_1_i/wrapper_0/inst/fifo/fifo_module/sys_clk
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.098    38.984    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.737    38.247    design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                 28.236    

Slack (MET) :             28.285ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.816ns  (logic 1.628ns (15.051%)  route 9.188ns (84.949%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           7.381     6.977    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/Q[6]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/i__carry_i_2/O
                         net (fo=1, routed)           0.000     7.101    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_12
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.481 r  design_1_i/wrapper_0/inst/fifo/_inferred__0/i__carry/CO[3]
                         net (fo=38, routed)          0.912     8.393    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/CO[0]
    SLICE_X6Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.517 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13/O
                         net (fo=1, routed)           0.000     8.517    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.061 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4/O[2]
                         net (fo=3, routed)           0.896     9.956    design_1_i/wrapper_0/inst/fifo/fifo_module/ADDRBWRADDR[2]
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.469    38.518    design_1_i/wrapper_0/inst/fifo/fifo_module/sys_clk
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.098    38.984    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.743    38.241    design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                         38.241    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                 28.285    

Slack (MET) :             28.402ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.694ns  (logic 1.511ns (14.130%)  route 9.183ns (85.870%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           7.381     6.977    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/Q[6]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/i__carry_i_2/O
                         net (fo=1, routed)           0.000     7.101    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_12
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.481 r  design_1_i/wrapper_0/inst/fifo/_inferred__0/i__carry/CO[3]
                         net (fo=38, routed)          0.912     8.393    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/CO[0]
    SLICE_X6Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.517 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13/O
                         net (fo=1, routed)           0.000     8.517    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.944 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4/O[1]
                         net (fo=3, routed)           0.890     9.834    design_1_i/wrapper_0/inst/fifo/fifo_module/ADDRBWRADDR[1]
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.469    38.518    design_1_i/wrapper_0/inst/fifo/fifo_module/sys_clk
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.098    38.984    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.748    38.236    design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                         38.236    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                 28.402    

Slack (MET) :             28.580ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.354ns  (logic 2.228ns (19.622%)  route 9.126ns (80.378%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           7.381     6.977    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/Q[6]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.101 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/i__carry_i_2/O
                         net (fo=1, routed)           0.000     7.101    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_12
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.481 r  design_1_i/wrapper_0/inst/fifo/_inferred__0/i__carry/CO[3]
                         net (fo=38, routed)          0.912     8.393    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/CO[0]
    SLICE_X6Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.517 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13/O
                         net (fo=1, routed)           0.000     8.517    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_13_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.030 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.030    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.147    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.366 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/bram_reg_i_2/O[0]
                         net (fo=3, routed)           0.834    10.199    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/ADDRBWRADDR[8]
    SLICE_X4Y78          LUT2 (Prop_lut2_I1_O)        0.295    10.494 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    10.494    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_next[8]
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    38.540    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/C
                         clock pessimism              0.600    39.140    
                         clock uncertainty           -0.098    39.042    
    SLICE_X4Y78          FDRE (Setup_fdre_C_D)        0.032    39.074    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         39.074    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                 28.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.585    -0.562    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.365    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X3Y82          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.801    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.562    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.075    -0.487    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.564    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y82          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.367    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X5Y82          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.852    -0.803    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y82          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.564    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.075    -0.489    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_2/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_2/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.585    -0.562    design_1_i/proc_sys_reset_2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.354    design_1_i/proc_sys_reset_2/U0/EXT_LPF/p_1_in
    SLICE_X3Y82          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.801    design_1_i/proc_sys_reset_2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.239    -0.562    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.078    -0.484    design_1_i/proc_sys_reset_2/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_2/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.585    -0.562    design_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y82          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.073    -0.348    design_1_i/proc_sys_reset_2/U0/SEQ/seq_cnt[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.045    -0.303 r  design_1_i/proc_sys_reset_2/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    design_1_i/proc_sys_reset_2/U0/SEQ/p_3_out[0]
    SLICE_X1Y82          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.801    design_1_i/proc_sys_reset_2/U0/SEQ/slowest_sync_clk
    SLICE_X1Y82          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.092    -0.457    design_1_i/proc_sys_reset_2/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.566    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.346    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0[3]
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.806    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[3]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.064    -0.502    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.566    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.346    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0[5]
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.806    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[5]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.064    -0.502    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.566    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.346    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0[1]
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.806    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[1]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.060    -0.506    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.566    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.346    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0[2]
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.806    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[2]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.053    -0.513    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.585    -0.562    design_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y82          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.086    -0.335    design_1_i/proc_sys_reset_2/U0/SEQ/seq_cnt[0]
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.045    -0.290 r  design_1_i/proc_sys_reset_2/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/proc_sys_reset_2/U0/SEQ/pr_dec0__0
    SLICE_X1Y82          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.801    design_1_i/proc_sys_reset_2/U0/SEQ/slowest_sync_clk
    SLICE_X1Y82          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.092    -0.457    design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_2/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.584    -0.563    design_1_i/proc_sys_reset_2/U0/SEQ/slowest_sync_clk
    SLICE_X1Y81          FDRE                                         r  design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.325    design_1_i/proc_sys_reset_2/U0/SEQ/p_0_in
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.045    -0.280 r  design_1_i/proc_sys_reset_2/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/proc_sys_reset_2/U0/SEQ/Core_i_1_n_0
    SLICE_X0Y81          FDSE                                         r  design_1_i/proc_sys_reset_2/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.853    -0.802    design_1_i/proc_sys_reset_2/U0/SEQ/slowest_sync_clk
    SLICE_X0Y81          FDSE                                         r  design_1_i/proc_sys_reset_2/U0/SEQ/Core_reg/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y81          FDSE (Hold_fdse_C_D)         0.091    -0.459    design_1_i/proc_sys_reset_2/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y32     design_1_i/wrapper_0/inst/fifo/fifo_module/bram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y81      design_1_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y75      design_1_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y82      design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y82      design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y82      design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y82      design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y82      design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y82      design_1_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y82      design_1_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y81      design_1_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y81      design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y81      design_1_i/proc_sys_reset_2/U0/SEQ/from_sys_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y81      design_1_i/proc_sys_reset_2/U0/SEQ/pr_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y81      design_1_i/proc_sys_reset_2/U0/SEQ/Core_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y81      design_1_i/proc_sys_reset_2/U0/SEQ/seq_clr_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X3Y87      design_1_i/wrapper_0/inst/crc32/crc_q_reg[20]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X2Y87      design_1_i/wrapper_0/inst/crc32/crc_q_reg[27]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y82      design_1_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y82      design_1_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y81      design_1_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      design_1_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y82      design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y82      design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y82      design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y82      design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  rmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.038ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.379ns  (logic 0.456ns (3.408%)  route 12.923ns (96.592%))
  Logic Levels:           0  
  Clock Path Skew:        5.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 44.863 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[4]/Q
                         net (fo=2, routed)          12.923    12.519    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_21
    SLICE_X5Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.493    44.863    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X5Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[4]/C
                         clock pessimism              0.000    44.863    
                         clock uncertainty           -0.202    44.661    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)       -0.105    44.556    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[4]
  -------------------------------------------------------------------
                         required time                         44.556    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                 32.038    

Slack (MET) :             34.964ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.289ns  (logic 0.419ns (4.072%)  route 9.870ns (95.928%))
  Logic Levels:           0  
  Clock Path Skew:        5.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 44.862 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.419    -0.441 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           9.870     9.429    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_20
    SLICE_X3Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.492    44.862    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[5]/C
                         clock pessimism              0.000    44.862    
                         clock uncertainty           -0.202    44.660    
    SLICE_X3Y77          FDRE (Setup_fdre_C_D)       -0.267    44.393    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[5]
  -------------------------------------------------------------------
                         required time                         44.393    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                 34.964    

Slack (MET) :             35.615ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 0.456ns (4.623%)  route 9.407ns (95.377%))
  Logic Levels:           0  
  Clock Path Skew:        5.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 44.865 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.610    -0.857    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[0]/Q
                         net (fo=2, routed)           9.407     9.006    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_25
    SLICE_X2Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.495    44.865    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X2Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[0]/C
                         clock pessimism              0.000    44.865    
                         clock uncertainty           -0.202    44.663    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)       -0.043    44.620    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[0]
  -------------------------------------------------------------------
                         required time                         44.620    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 35.615    

Slack (MET) :             35.663ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.766ns  (logic 0.456ns (4.669%)  route 9.310ns (95.331%))
  Logic Levels:           0  
  Clock Path Skew:        5.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 44.864 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           9.310     8.906    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_23
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.494    44.864    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[2]/C
                         clock pessimism              0.000    44.864    
                         clock uncertainty           -0.202    44.662    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)       -0.093    44.569    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[2]
  -------------------------------------------------------------------
                         required time                         44.569    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 35.663    

Slack (MET) :             35.797ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.452ns  (logic 0.419ns (4.433%)  route 9.033ns (95.567%))
  Logic Levels:           0  
  Clock Path Skew:        5.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 44.864 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.610    -0.857    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.419    -0.438 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           9.033     8.595    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_24
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.494    44.864    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[1]/C
                         clock pessimism              0.000    44.864    
                         clock uncertainty           -0.202    44.662    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)       -0.270    44.392    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[1]
  -------------------------------------------------------------------
                         required time                         44.392    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 35.797    

Slack (MET) :             35.994ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 0.456ns (4.834%)  route 8.977ns (95.166%))
  Logic Levels:           0  
  Clock Path Skew:        5.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 44.862 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/Q
                         net (fo=2, routed)           8.977     8.573    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_17
    SLICE_X3Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.492    44.862    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[8]/C
                         clock pessimism              0.000    44.862    
                         clock uncertainty           -0.202    44.660    
    SLICE_X3Y77          FDRE (Setup_fdre_C_D)       -0.093    44.567    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[8]
  -------------------------------------------------------------------
                         required time                         44.567    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 35.994    

Slack (MET) :             36.133ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 0.419ns (4.579%)  route 8.732ns (95.421%))
  Logic Levels:           0  
  Clock Path Skew:        5.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 44.862 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.419    -0.441 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/Q
                         net (fo=2, routed)           8.732     8.291    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_16
    SLICE_X3Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.492    44.862    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[9]/C
                         clock pessimism              0.000    44.862    
                         clock uncertainty           -0.202    44.660    
    SLICE_X3Y77          FDRE (Setup_fdre_C_D)       -0.236    44.424    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[9]
  -------------------------------------------------------------------
                         required time                         44.424    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                 36.133    

Slack (MET) :             36.291ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 0.419ns (4.650%)  route 8.592ns (95.350%))
  Logic Levels:           0  
  Clock Path Skew:        5.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 44.864 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.419    -0.441 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/Q
                         net (fo=2, routed)           8.592     8.151    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_18
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.494    44.864    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[7]/C
                         clock pessimism              0.000    44.864    
                         clock uncertainty           -0.202    44.662    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)       -0.220    44.442    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                         44.442    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                 36.291    

Slack (MET) :             36.544ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 0.419ns (4.810%)  route 8.292ns (95.190%))
  Logic Levels:           0  
  Clock Path Skew:        5.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 44.864 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.419    -0.441 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/Q
                         net (fo=2, routed)           8.292     7.851    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_22
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.494    44.864    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[3]/C
                         clock pessimism              0.000    44.864    
                         clock uncertainty           -0.202    44.662    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)       -0.268    44.394    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                         44.394    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                 36.544    

Slack (MET) :             36.602ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 0.456ns (5.146%)  route 8.406ns (94.854%))
  Logic Levels:           0  
  Clock Path Skew:        5.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 44.864 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.607    -0.860    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           8.406     8.002    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_19
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.494    44.864    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[6]/C
                         clock pessimism              0.000    44.864    
                         clock uncertainty           -0.202    44.662    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)       -0.058    44.604    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                         44.604    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                 36.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.418ns (5.662%)  route 6.965ns (94.338%))
  Logic Levels:           0  
  Clock Path Skew:        6.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.161ns
    Source Clock Delay      (SCD):    -1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.493    -1.459    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X6Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.418    -1.041 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           6.965     5.924    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_15
    SLICE_X2Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.611     5.161    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X2Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[10]/C
                         clock pessimism              0.000     5.161    
                         clock uncertainty            0.202     5.363    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.231     5.594    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.594    
                         arrival time                           5.924    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 0.367ns (4.823%)  route 7.243ns (95.177%))
  Logic Levels:           0  
  Clock Path Skew:        6.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.160ns
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.460    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.367    -1.093 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           7.243     6.150    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_19
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.610     5.160    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[6]/C
                         clock pessimism              0.000     5.160    
                         clock uncertainty            0.202     5.362    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.199     5.561    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.561    
                         arrival time                           6.150    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.543ns  (logic 0.337ns (4.468%)  route 7.206ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        6.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.160ns
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.460    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.337    -1.123 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/Q
                         net (fo=2, routed)           7.206     6.083    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_22
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.610     5.160    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[3]/C
                         clock pessimism              0.000     5.160    
                         clock uncertainty            0.202     5.362    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.029     5.391    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.391    
                         arrival time                           6.083    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.643ns  (logic 0.337ns (4.409%)  route 7.306ns (95.591%))
  Logic Levels:           0  
  Clock Path Skew:        6.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.160ns
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.460    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.337    -1.123 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/Q
                         net (fo=2, routed)           7.306     6.183    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_18
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.610     5.160    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[7]/C
                         clock pessimism              0.000     5.160    
                         clock uncertainty            0.202     5.362    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.051     5.413    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.413    
                         arrival time                           6.183    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 0.337ns (4.317%)  route 7.470ns (95.683%))
  Logic Levels:           0  
  Clock Path Skew:        6.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.460    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.337    -1.123 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/Q
                         net (fo=2, routed)           7.470     6.347    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_16
    SLICE_X3Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.607     5.157    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[9]/C
                         clock pessimism              0.000     5.157    
                         clock uncertainty            0.202     5.359    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.055     5.414    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.414    
                         arrival time                           6.347    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 0.367ns (4.619%)  route 7.579ns (95.381%))
  Logic Levels:           0  
  Clock Path Skew:        6.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.460    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.367    -1.093 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/Q
                         net (fo=2, routed)           7.579     6.486    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_17
    SLICE_X3Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.607     5.157    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[8]/C
                         clock pessimism              0.000     5.157    
                         clock uncertainty            0.202     5.359    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.170     5.529    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           6.486    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.128ns (3.354%)  route 3.688ns (96.646%))
  Logic Levels:           0  
  Clock Path Skew:        2.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.566    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           3.688     3.250    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_24
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.850     2.005    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[1]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.202     2.207    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)        -0.008     2.199    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 0.367ns (4.403%)  route 7.968ns (95.597%))
  Logic Levels:           0  
  Clock Path Skew:        6.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.161ns
    Source Clock Delay      (SCD):    -1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494    -1.458    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.367    -1.091 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[0]/Q
                         net (fo=2, routed)           7.968     6.877    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_25
    SLICE_X2Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.611     5.161    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X2Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[0]/C
                         clock pessimism              0.000     5.161    
                         clock uncertainty            0.202     5.363    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.233     5.596    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.596    
                         arrival time                           6.877    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.317ns  (logic 0.367ns (4.413%)  route 7.950ns (95.587%))
  Logic Levels:           0  
  Clock Path Skew:        6.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.160ns
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.460    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.367    -1.093 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           7.950     6.857    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_23
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.610     5.160    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[2]/C
                         clock pessimism              0.000     5.160    
                         clock uncertainty            0.202     5.362    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.170     5.532    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.532    
                         arrival time                           6.857    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.128ns (3.022%)  route 4.108ns (96.978%))
  Logic Levels:           0  
  Clock Path Skew:        2.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.568    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/sys_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  design_1_i/wrapper_0/inst/fifo/rd_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           4.108     3.668    design_1_i/wrapper_0/inst/fifo/rd_ptr_calc_n_20
    SLICE_X3Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.849     2.004    design_1_i/wrapper_0/inst/fifo/rmii_rx_clk
    SLICE_X3Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[5]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            0.202     2.206    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)        -0.007     2.199    design_1_i/wrapper_0/inst/fifo/sync_rd_ptr0_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  1.469    





---------------------------------------------------------------------------------------------------
From Clock:  rmii_rx_clk
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.775ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.419ns (37.229%)  route 0.706ns (62.771%))
  Logic Levels:           0  
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.609     5.159    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y80          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/Q
                         net (fo=2, routed)           0.706     6.284    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[9]
    SLICE_X5Y80          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.493    38.541    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X5Y80          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[9]/C
                         clock pessimism              0.000    38.541    
                         clock uncertainty           -0.202    38.339    
    SLICE_X5Y80          FDRE (Setup_fdre_C_D)       -0.280    38.059    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[9]
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                 31.775    

Slack (MET) :             31.912ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.419ns (39.856%)  route 0.632ns (60.144%))
  Logic Levels:           0  
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.608     5.158    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.419     5.577 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/Q
                         net (fo=2, routed)           0.632     6.209    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[3]
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    38.540    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[3]/C
                         clock pessimism              0.000    38.540    
                         clock uncertainty           -0.202    38.338    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)       -0.217    38.121    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                         38.121    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 31.912    

Slack (MET) :             31.963ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.478ns (47.859%)  route 0.521ns (52.141%))
  Logic Levels:           0  
  Clock Path Skew:        -6.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.611     5.161    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X2Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.478     5.639 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           0.521     6.159    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[5]
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    38.540    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[5]/C
                         clock pessimism              0.000    38.540    
                         clock uncertainty           -0.202    38.338    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)       -0.216    38.122    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[5]
  -------------------------------------------------------------------
                         required time                         38.122    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 31.963    

Slack (MET) :             32.034ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.669%)  route 0.588ns (56.331%))
  Logic Levels:           0  
  Clock Path Skew:        -6.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.608     5.158    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           0.588     6.202    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[6]
    SLICE_X5Y80          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.493    38.541    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X5Y80          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[6]/C
                         clock pessimism              0.000    38.541    
                         clock uncertainty           -0.202    38.339    
    SLICE_X5Y80          FDRE (Setup_fdre_C_D)       -0.103    38.236    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                         38.236    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 32.034    

Slack (MET) :             32.035ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.329%)  route 0.596ns (56.671%))
  Logic Levels:           0  
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 38.542 - 40.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.610     5.160    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X5Y81          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           0.596     6.212    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[10]
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494    38.542    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[10]/C
                         clock pessimism              0.000    38.542    
                         clock uncertainty           -0.202    38.340    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.093    38.247    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[10]
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                 32.035    

Slack (MET) :             32.046ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.419ns (46.261%)  route 0.487ns (53.739%))
  Logic Levels:           0  
  Clock Path Skew:        -6.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 38.542 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.608     5.158    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.419     5.577 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/Q
                         net (fo=2, routed)           0.487     6.063    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[7]
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494    38.542    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[7]/C
                         clock pessimism              0.000    38.542    
                         clock uncertainty           -0.202    38.340    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.231    38.109    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                         38.109    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                 32.046    

Slack (MET) :             32.065ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.419ns (46.914%)  route 0.474ns (53.086%))
  Logic Levels:           0  
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.608     5.158    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.419     5.577 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           0.474     6.051    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[1]
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    38.540    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[1]/C
                         clock pessimism              0.000    38.540    
                         clock uncertainty           -0.202    38.338    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)       -0.222    38.116    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[1]
  -------------------------------------------------------------------
                         required time                         38.116    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                 32.065    

Slack (MET) :             32.142ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.456ns (47.546%)  route 0.503ns (52.454%))
  Logic Levels:           0  
  Clock Path Skew:        -6.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 38.542 - 40.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.609     5.159    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y80          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/Q
                         net (fo=2, routed)           0.503     6.118    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[8]
    SLICE_X0Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494    38.542    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X0Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[8]/C
                         clock pessimism              0.000    38.542    
                         clock uncertainty           -0.202    38.340    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)       -0.081    38.259    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[8]
  -------------------------------------------------------------------
                         required time                         38.259    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                 32.142    

Slack (MET) :             32.186ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.440%)  route 0.448ns (49.560%))
  Logic Levels:           0  
  Clock Path Skew:        -6.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 38.542 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.608     5.158    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/Q
                         net (fo=2, routed)           0.448     6.062    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[0]
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494    38.542    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[0]/C
                         clock pessimism              0.000    38.542    
                         clock uncertainty           -0.202    38.340    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.093    38.247    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[0]
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 32.186    

Slack (MET) :             32.207ns  (required time - arrival time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.456ns (48.977%)  route 0.475ns (51.023%))
  Logic Levels:           0  
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.608     5.158    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           0.475     6.089    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[2]
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    38.540    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[2]/C
                         clock pessimism              0.000    38.540    
                         clock uncertainty           -0.202    38.338    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)       -0.043    38.295    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[2]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                 32.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.305ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.529%)  route 0.116ns (41.471%))
  Logic Levels:           0  
  Clock Path Skew:        -2.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.582     1.492    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X2Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/Q
                         net (fo=2, routed)           0.116     1.772    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[4]
    SLICE_X0Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.805    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X0Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[4]/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.202    -0.603    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.070    -0.533    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.340ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.782%)  route 0.181ns (56.218%))
  Logic Levels:           0  
  Clock Path Skew:        -2.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.580     1.490    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           0.181     1.812    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[2]
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.806    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[2]/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.202    -0.604    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.076    -0.528    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.354ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.771%)  route 0.167ns (54.229%))
  Logic Levels:           0  
  Clock Path Skew:        -2.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.580     1.490    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/Q
                         net (fo=2, routed)           0.167     1.798    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[0]
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.805    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[0]/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.202    -0.603    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.047    -0.556    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.363ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.080%)  route 0.194ns (57.920%))
  Logic Levels:           0  
  Clock Path Skew:        -2.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.581     1.491    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y80          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/Q
                         net (fo=2, routed)           0.194     1.826    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[8]
    SLICE_X0Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.805    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X0Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[8]/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.202    -0.603    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.066    -0.537    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.376ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.422%)  route 0.174ns (57.578%))
  Logic Levels:           0  
  Clock Path Skew:        -2.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.580     1.490    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.128     1.618 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/Q
                         net (fo=2, routed)           0.174     1.791    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[7]
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.805    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[7]/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.202    -0.603    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.019    -0.584    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.379ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.843%)  route 0.204ns (59.157%))
  Logic Levels:           0  
  Clock Path Skew:        -2.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.580     1.490    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           0.204     1.835    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[6]
    SLICE_X5Y80          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.805    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X5Y80          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[6]/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.202    -0.603    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.059    -0.544    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.395ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.735%)  route 0.194ns (60.265%))
  Logic Levels:           0  
  Clock Path Skew:        -2.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.580     1.490    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.128     1.618 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           0.194     1.812    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[1]
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.806    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[1]/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.202    -0.604    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.021    -0.583    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.411ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.907%)  route 0.221ns (61.093%))
  Logic Levels:           0  
  Clock Path Skew:        -2.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.582     1.492    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X5Y81          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           0.221     1.854    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[10]
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.805    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X1Y78          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[10]/C
                         clock pessimism              0.000    -0.805    
                         clock uncertainty            0.202    -0.603    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.047    -0.556    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[10]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.412ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.688%)  route 0.191ns (56.312%))
  Logic Levels:           0  
  Clock Path Skew:        -2.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.582     1.492    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X2Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.148     1.640 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           0.191     1.831    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[5]
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.806    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[5]/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.202    -0.604    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.023    -0.581    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.448ns  (arrival time - required time)
  Source:                 design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.926%)  route 0.249ns (66.074%))
  Logic Levels:           0  
  Clock Path Skew:        -2.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.580     1.490    design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/rmii_rx_clk
    SLICE_X4Y79          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.128     1.618 r  design_1_i/wrapper_0/inst/fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/Q
                         net (fo=2, routed)           0.249     1.867    design_1_i/wrapper_0/inst/fifo/gry_cnt_reg[3]
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.806    design_1_i/wrapper_0/inst/fifo/sys_clk
    SLICE_X2Y77          FDRE                                         r  design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[3]/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.202    -0.604    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.023    -0.581    design_1_i/wrapper_0/inst/fifo/sync_wr_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  2.448    





