<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.0.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.15.4/css/all.min.css" integrity="sha256-mUZM63G8m73Mcidfrv5E+Y61y7a12O5mW4ezU3bxqW4=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/animate.css@3.1.1/animate.min.css" integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"example.com","root":"/","images":"/images","scheme":"Gemini","darkmode":false,"version":"8.9.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12},"copycode":false,"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"}}</script><script src="/js/config.js"></script>
<meta name="description" content="Bugs mux2 Question This 8-bit wide 2-to-1 multiplexer doesn&#39;t work. Fix the bug(s). Module Declaration 12345module top_module (    input sel,    input [7:0] a,    input [7:0] b,    output [7:0] out  )">
<meta property="og:type" content="article">
<meta property="og:title" content="【Verilog学习】-12-verification">
<meta property="og:url" content="http://example.com/2022/08/28/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-12-verification/index.html">
<meta property="og:site_name" content="PengXuanyao">
<meta property="og:description" content="Bugs mux2 Question This 8-bit wide 2-to-1 multiplexer doesn&#39;t work. Fix the bug(s). Module Declaration 12345module top_module (    input sel,    input [7:0] a,    input [7:0] b,    output [7:0] out  )">
<meta property="og:locale" content="zh_CN">
<meta property="article:published_time" content="2022-08-28T03:43:00.000Z">
<meta property="article:modified_time" content="2022-09-17T03:05:18.736Z">
<meta property="article:author" content="PengXuanyao">
<meta property="article:tag" content="verilog">
<meta property="article:tag" content="rtl verification">
<meta name="twitter:card" content="summary">


<link rel="canonical" href="http://example.com/2022/08/28/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-12-verification/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"http://example.com/2022/08/28/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-12-verification/","path":"2022/08/28/【Verilog学习】-12-verification/","title":"【Verilog学习】-12-verification"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>【Verilog学习】-12-verification | PengXuanyao</title>
  




  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">PengXuanyao</p>
      <i class="logo-line"></i>
    </a>
      <p class="site-subtitle" itemprop="description">天地交，万物通</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu">
        <li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li>
        <li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a></li>
        <li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a></li>
        <li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a></li>
  </ul>
</nav>




</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#bugs-mux2"><span class="nav-number">1.</span> <span class="nav-text">Bugs mux2</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question"><span class="nav-number">1.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration"><span class="nav-number">1.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution"><span class="nav-number">1.3.</span> <span class="nav-text">Solution</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#referrence"><span class="nav-number">1.4.</span> <span class="nav-text">Referrence</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#bugs-nand3"><span class="nav-number">2.</span> <span class="nav-text">Bugs nand3</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-1"><span class="nav-number">2.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-1"><span class="nav-number">2.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-1"><span class="nav-number">2.3.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#bugs-mux4"><span class="nav-number">3.</span> <span class="nav-text">Bugs mux4</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-2"><span class="nav-number">3.1.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#bugs-addsubz"><span class="nav-number">4.</span> <span class="nav-text">Bugs addsubz</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-2"><span class="nav-number">4.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-2"><span class="nav-number">4.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-3"><span class="nav-number">4.3.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#bugs-case"><span class="nav-number">5.</span> <span class="nav-text">Bugs case</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-3"><span class="nav-number">5.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-3"><span class="nav-number">5.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-4"><span class="nav-number">5.3.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#bugs-case-1"><span class="nav-number">6.</span> <span class="nav-text">Bugs case</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#quesiton"><span class="nav-number">6.1.</span> <span class="nav-text">Quesiton</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-4"><span class="nav-number">6.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-5"><span class="nav-number">6.3.</span> <span class="nav-text">Solution</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#referrence-1"><span class="nav-number">6.4.</span> <span class="nav-text">Referrence</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-6"><span class="nav-number">6.5.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#simcircuit1"><span class="nav-number">7.</span> <span class="nav-text">Sim&#x2F;circuit1</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-4"><span class="nav-number">7.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-5"><span class="nav-number">7.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-7"><span class="nav-number">7.3.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#simcircuit2"><span class="nav-number">8.</span> <span class="nav-text">Sim&#x2F;circuit2</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-5"><span class="nav-number">8.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-6"><span class="nav-number">8.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-8"><span class="nav-number">8.3.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#simcircuit3"><span class="nav-number">9.</span> <span class="nav-text">Sim&#x2F;circuit3</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-6"><span class="nav-number">9.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-7"><span class="nav-number">9.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-9"><span class="nav-number">9.3.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#simcircuit4"><span class="nav-number">10.</span> <span class="nav-text">Sim&#x2F;circuit4</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-7"><span class="nav-number">10.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-8"><span class="nav-number">10.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-10"><span class="nav-number">10.3.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#simcircuit5"><span class="nav-number">11.</span> <span class="nav-text">Sim&#x2F;circuit5</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-8"><span class="nav-number">11.1.</span> <span class="nav-text">Question</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#simulation-1"><span class="nav-number">11.1.1.</span> <span class="nav-text">Simulation 1</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#simulation-2"><span class="nav-number">11.1.2.</span> <span class="nav-text">Simulation 2</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-9"><span class="nav-number">11.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-11"><span class="nav-number">11.3.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#simcircuit6"><span class="nav-number">12.</span> <span class="nav-text">Sim&#x2F;circuit6</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-12"><span class="nav-number">12.1.</span> <span class="nav-text">Solution</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-10"><span class="nav-number">12.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-13"><span class="nav-number">12.3.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#simcircuit7"><span class="nav-number">13.</span> <span class="nav-text">Sim&#x2F;circuit7</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-9"><span class="nav-number">13.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-11"><span class="nav-number">13.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-14"><span class="nav-number">13.3.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#simcircuit8"><span class="nav-number">14.</span> <span class="nav-text">Sim&#x2F;circuit8</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-10"><span class="nav-number">14.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-12"><span class="nav-number">14.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-15"><span class="nav-number">14.3.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#simcircuit9"><span class="nav-number">15.</span> <span class="nav-text">Sim&#x2F;circuit9</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-11"><span class="nav-number">15.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-13"><span class="nav-number">15.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-16"><span class="nav-number">15.3.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#simcircuit10"><span class="nav-number">16.</span> <span class="nav-text">Sim&#x2F;circuit10</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-12"><span class="nav-number">16.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-14"><span class="nav-number">16.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-17"><span class="nav-number">16.3.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#tbclock"><span class="nav-number">17.</span> <span class="nav-text">Tb&#x2F;clock</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-13"><span class="nav-number">17.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-15"><span class="nav-number">17.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-18"><span class="nav-number">17.3.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#tbtb1"><span class="nav-number">18.</span> <span class="nav-text">Tb&#x2F;tb1</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-14"><span class="nav-number">18.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-16"><span class="nav-number">18.2.</span> <span class="nav-text">Module Declaration</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#tband"><span class="nav-number">19.</span> <span class="nav-text">Tb&#x2F;and</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-15"><span class="nav-number">19.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-17"><span class="nav-number">19.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-19"><span class="nav-number">19.3.</span> <span class="nav-text">Solution</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#tbtb2"><span class="nav-number">20.</span> <span class="nav-text">Tb&#x2F;tb2</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-16"><span class="nav-number">20.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-18"><span class="nav-number">20.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-20"><span class="nav-number">20.3.</span> <span class="nav-text">Solution</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#debug"><span class="nav-number">20.4.</span> <span class="nav-text">Debug</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#tbtff"><span class="nav-number">21.</span> <span class="nav-text">Tb&#x2F;tff</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#question-17"><span class="nav-number">21.1.</span> <span class="nav-text">Question</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#module-declaration-19"><span class="nav-number">21.2.</span> <span class="nav-text">Module Declaration</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#solution-21"><span class="nav-number">21.3.</span> <span class="nav-text">Solution</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#debug-1"><span class="nav-number">21.4.</span> <span class="nav-text">Debug</span></a></li></ol></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="PengXuanyao"
      src="/images/avatar.png">
  <p class="site-author-name" itemprop="name">PengXuanyao</p>
  <div class="site-description" itemprop="description">This is my personal blog</div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">86</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
          <a href="/categories/">
        <span class="site-state-item-count">13</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/tags/">
        <span class="site-state-item-count">43</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>



        </div>
      </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <div class="back-to-top" role="button" aria-label="返回顶部">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2022/08/28/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-12-verification/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.png">
      <meta itemprop="name" content="PengXuanyao">
      <meta itemprop="description" content="This is my personal blog">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="PengXuanyao">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          【Verilog学习】-12-verification
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2022-08-28 11:43:00" itemprop="dateCreated datePublished" datetime="2022-08-28T11:43:00+08:00">2022-08-28</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar-check"></i>
      </span>
      <span class="post-meta-item-text">更新于</span>
      <time title="修改时间：2022-09-17 11:05:18" itemprop="dateModified" datetime="2022-09-17T11:05:18+08:00">2022-09-17</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">分类于</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/%E5%AD%A6%E4%B9%A0/" itemprop="url" rel="index"><span itemprop="name">学习</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
        <h2 id="bugs-mux2">Bugs mux2</h2>
<h3 id="question">Question</h3>
<p>This 8-bit wide 2-to-1 multiplexer doesn't work. Fix the bug(s).</p>
<h3 id="module-declaration">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> sel,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out  );</span><br></pre></td></tr></table></figure>
<h3 id="solution">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/**</span></span><br><span class="line"><span class="comment">module top_module (</span></span><br><span class="line"><span class="comment">    input sel,</span></span><br><span class="line"><span class="comment">    input [7:0] a,</span></span><br><span class="line"><span class="comment">    input [7:0] b,</span></span><br><span class="line"><span class="comment">    output out  );</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    assign out = (~sel &amp; a) | (sel &amp; b);</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule</span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> sel,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out  );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> out = sel ? a : b;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="referrence">Referrence</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">	<span class="keyword">input</span> sel,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">	<span class="comment">// 1. A mux coded as (~sel &amp; a) | (sel &amp; b) does not work for vectors.</span></span><br><span class="line">	<span class="comment">// This is because these are bitwise operators, and sel is only a 1 bit wide quantity,</span></span><br><span class="line">	<span class="comment">// which leaves the upper bits of a and b zeroed. It is possible to code it using</span></span><br><span class="line">	<span class="comment">// the replication operator, but this is somewhat difficult to read:</span></span><br><span class="line">	<span class="comment">//   ( &#123;8&#123;~sel&#125;&#125; &amp; a ) | ( &#123;8&#123;sel&#125;&#125; &amp; b )</span></span><br><span class="line">	</span><br><span class="line">	<span class="comment">// 2. The simulation waveform shows that when sel = 1, a should be selected. This</span></span><br><span class="line">	<span class="comment">// is flipped in the suggested code.</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> out = sel ? a : b;</span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="bugs-nand3">Bugs nand3</h2>
<h3 id="question-1">Question</h3>
<p>This three-input NAND gate doesn't work. Fix the bug(s).</p>
<p>You must use the provided 5-input AND gate:</p>
<pre><code>module andgate ( output out, input a, input b, input c, input d, input e );</code></pre>
<h3 id="module-declaration-1">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> a, <span class="keyword">input</span> b, <span class="keyword">input</span> c, <span class="keyword">output</span> out);</span><br></pre></td></tr></table></figure>
<h3 id="solution-1">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/**</span></span><br><span class="line"><span class="comment">module top_module (input a, input b, input c, output out);//</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    andgate inst1 ( a, b, c, out );</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule</span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/** bug exists</span></span><br><span class="line"><span class="comment">module top_module (input a, input b, input c, output out);//</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    andgate inst1 ( .a(a), .b(b), .c(c), .out(out) );</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule</span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> a, <span class="keyword">input</span> b, <span class="keyword">input</span> c, <span class="keyword">output</span> out);<span class="comment">//</span></span><br><span class="line">    <span class="keyword">wire</span> out_n;</span><br><span class="line">    andgate inst1 ( <span class="variable">.a</span>(a), <span class="variable">.b</span>(b), <span class="variable">.c</span>(c), <span class="variable">.d</span>(<span class="number">1&#x27;b1</span>), <span class="variable">.e</span>(<span class="number">1&#x27;b1</span>), <span class="variable">.out</span>(out_n) );</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> out = ~out_n;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="bugs-mux4">Bugs mux4</h2>
<p>This 4-to-1 multiplexer doesn't work. Fix the bug(s).</p>
<p>You are provided with a bug-free 2-to-1 multiplexer:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line">    <span class="keyword">module</span> mux2 (</span><br><span class="line">        <span class="keyword">input</span> sel,</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">        <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out</span><br><span class="line">    );</span><br><span class="line"><span class="meta">```    </span></span><br><span class="line">### Module Declaration</span><br><span class="line"></span><br><span class="line"><span class="meta">```verilog</span></span><br><span class="line">    <span class="keyword">module</span> top_module (</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] sel,</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] c,</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] d,</span><br><span class="line">        <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out  );</span><br></pre></td></tr></table></figure>
<h3 id="solution-2">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/**</span></span><br><span class="line"><span class="comment">module top_module (</span></span><br><span class="line"><span class="comment">    input [1:0] sel,</span></span><br><span class="line"><span class="comment">    input [7:0] a,</span></span><br><span class="line"><span class="comment">    input [7:0] b,</span></span><br><span class="line"><span class="comment">    input [7:0] c,</span></span><br><span class="line"><span class="comment">    input [7:0] d,</span></span><br><span class="line"><span class="comment">    output [7:0] out  ); //</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    wire mux0, mux1;</span></span><br><span class="line"><span class="comment">    mux2 mux0 ( sel[0],    a,    b, mux0 );</span></span><br><span class="line"><span class="comment">    mux2 mux1 ( sel[1],    c,    d, mux1 );</span></span><br><span class="line"><span class="comment">    mux2 mux2 ( sel[1], mux0, mux1,  out );</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule</span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] sel,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] c,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] d,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out  ); <span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] mux_0, mux_1;</span><br><span class="line">    mux2 mux0 ( sel[<span class="number">0</span>],    a,    b, mux_0 );</span><br><span class="line">    mux2 mux1 ( sel[<span class="number">0</span>],    c,    d, mux_1 );</span><br><span class="line">    mux2 mux2 ( sel[<span class="number">1</span>], mux_0, mux_1,  out );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="bugs-addsubz">Bugs addsubz</h2>
<h3 id="question-2">Question</h3>
<p>The following adder-subtractor with zero flag doesn't work. Fix the
bug(s).</p>
<h3 id="module-declaration-2">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// synthesis verilog_input_version verilog_2001</span></span><br><span class="line"><span class="keyword">module</span> top_module ( </span><br><span class="line">    <span class="keyword">input</span> do_sub,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> result_is_zero</span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<h3 id="solution-3">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/**</span></span><br><span class="line"><span class="comment">// synthesis verilog_input_version verilog_2001</span></span><br><span class="line"><span class="comment">module top_module ( </span></span><br><span class="line"><span class="comment">    input do_sub,</span></span><br><span class="line"><span class="comment">    input [7:0] a,</span></span><br><span class="line"><span class="comment">    input [7:0] b,</span></span><br><span class="line"><span class="comment">    output reg [7:0] out,</span></span><br><span class="line"><span class="comment">    output reg result_is_zero</span></span><br><span class="line"><span class="comment">);//</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    always @(*) begin</span></span><br><span class="line"><span class="comment">        case (do_sub)</span></span><br><span class="line"><span class="comment">          0: out = a+b;</span></span><br><span class="line"><span class="comment">          1: out = a-b;</span></span><br><span class="line"><span class="comment">        endcase</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">        if (~out)</span></span><br><span class="line"><span class="comment">            result_is_zero = 1;</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule</span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// synthesis verilog_input_version verilog_2001</span></span><br><span class="line"><span class="comment">// synthesis verilog_input_version verilog_2001</span></span><br><span class="line"><span class="keyword">module</span> top_module ( </span><br><span class="line">    <span class="keyword">input</span> do_sub,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> result_is_zero</span><br><span class="line">);<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (do_sub)</span><br><span class="line">          <span class="number">0</span>: out = a+b;</span><br><span class="line">          <span class="number">1</span>: out = a-b;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line">        <span class="keyword">if</span> (!out)</span><br><span class="line">            result_is_zero = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            result_is_zero = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="bugs-case">Bugs case</h2>
<h3 id="question-3">Question</h3>
<p>This combinational circuit is supposed to recognize 8-bit keyboard
scancodes for keys 0 through 9. It should indicate whether one of the 10
cases were recognized (valid), and if so, which key was detected. Fix
the bug(s).</p>
<h3 id="module-declaration-3">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] code,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> valid=<span class="number">1</span> );</span><br></pre></td></tr></table></figure>
<h3 id="solution-4">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] code,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> valid=<span class="number">1</span> );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">     <span class="keyword">always</span> @(*)</span><br><span class="line">        <span class="keyword">case</span> (code)</span><br><span class="line">            <span class="number">8&#x27;h45</span>: out = <span class="number">0</span>;</span><br><span class="line">            <span class="number">8&#x27;h16</span>: out = <span class="number">1</span>;</span><br><span class="line">            <span class="number">8&#x27;h1e</span>: out = <span class="number">2</span>;</span><br><span class="line">            <span class="number">8&#x27;d26</span>: out = <span class="number">3</span>;</span><br><span class="line">            <span class="number">8&#x27;h25</span>: out = <span class="number">4</span>;</span><br><span class="line">            <span class="number">8&#x27;h2e</span>: out = <span class="number">5</span>;</span><br><span class="line">            <span class="number">8&#x27;h36</span>: out = <span class="number">6</span>;</span><br><span class="line">            <span class="number">8&#x27;h3d</span>: out = <span class="number">7</span>;</span><br><span class="line">            <span class="number">8&#x27;h3e</span>: out = <span class="number">8</span>;</span><br><span class="line">            <span class="number">6&#x27;h46</span>: out = <span class="number">9</span>;</span><br><span class="line">            <span class="keyword">default</span>: valid = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="bugs-case-1">Bugs case</h2>
<h3 id="quesiton">Quesiton</h3>
<p>This combinational circuit is supposed to recognize 8-bit keyboard
scancodes for keys 0 through 9. It should indicate whether one of the 10
cases were recognized (valid), and if so, which key was detected. Fix
the bug(s).</p>
<h3 id="module-declaration-4">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] code,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> valid=<span class="number">1</span> );</span><br></pre></td></tr></table></figure>
<h3 id="solution-5">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] code,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> valid=<span class="number">1</span> );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (code)</span><br><span class="line">            <span class="number">8&#x27;h45</span>: out = <span class="number">0</span>;</span><br><span class="line">            <span class="number">8&#x27;h16</span>: out = <span class="number">1</span>;</span><br><span class="line">            <span class="number">8&#x27;h1e</span>: out = <span class="number">2</span>;</span><br><span class="line">            <span class="number">8&#x27;h26</span>: out = <span class="number">3</span>;</span><br><span class="line">            <span class="number">8&#x27;h25</span>: out = <span class="number">4</span>;</span><br><span class="line">            <span class="number">8&#x27;h2e</span>: out = <span class="number">5</span>;</span><br><span class="line">            <span class="number">8&#x27;h36</span>: out = <span class="number">6</span>;</span><br><span class="line">            <span class="number">8&#x27;h3d</span>: out = <span class="number">7</span>;</span><br><span class="line">            <span class="number">8&#x27;h3e</span>: out = <span class="number">8</span>;</span><br><span class="line">            <span class="number">8&#x27;h46</span>: out = <span class="number">9</span>;</span><br><span class="line">            <span class="keyword">default</span>: out = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    	</span><br><span class="line">        <span class="keyword">case</span> (code)</span><br><span class="line">			<span class="number">8&#x27;h45</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h16</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h1e</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h26</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h25</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h2e</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h36</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h3d</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h3e</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h46</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">default</span>: valid = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="referrence-1">Referrence</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] code,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] out,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> valid</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">	<span class="comment">// A combinational always block.</span></span><br><span class="line">	<span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">		out = <span class="number">0</span>;		<span class="comment">// To avoid latches, give the outputs a default assignment</span></span><br><span class="line">		valid = <span class="number">1</span>;		<span class="comment">//   then override them in the case statement. This is less</span></span><br><span class="line">						<span class="comment">//   code than assigning a value to every variable for every case.</span></span><br><span class="line">		<span class="keyword">case</span> (code)</span><br><span class="line">			<span class="number">8&#x27;h45</span>: out = <span class="number">0</span>;</span><br><span class="line">			<span class="number">8&#x27;h16</span>: out = <span class="number">1</span>;</span><br><span class="line">			<span class="number">8&#x27;h1e</span>: out = <span class="number">2</span>;</span><br><span class="line">			<span class="number">8&#x27;h26</span>: out = <span class="number">3</span>;		<span class="comment">// 8&#x27;d26 is 8&#x27;h1a</span></span><br><span class="line">			<span class="number">8&#x27;h25</span>: out = <span class="number">4</span>;</span><br><span class="line">			<span class="number">8&#x27;h2e</span>: out = <span class="number">5</span>;</span><br><span class="line">			<span class="number">8&#x27;h36</span>: out = <span class="number">6</span>;</span><br><span class="line">			<span class="number">8&#x27;h3d</span>: out = <span class="number">7</span>;</span><br><span class="line">			<span class="number">8&#x27;h3e</span>: out = <span class="number">8</span>;</span><br><span class="line">			<span class="number">8&#x27;h46</span>: out = <span class="number">9</span>;</span><br><span class="line">			<span class="keyword">default</span>: valid = <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h3 id="solution-6">Solution</h3>
<p>这里参考答案里面描述的更加简洁，阻塞赋值在逻辑上相当于是按顺序依次往下赋值。因此，首先是相当于给out和valid了一个默认值，然后再在case模块中进行了分别的赋值。</p>
<h2 id="simcircuit1">Sim/circuit1</h2>
<h3 id="question-4">Question</h3>
<p>This is a combinational circuit. Read the simulation waveforms to
determine what the circuit does, then implement it.</p>
<figure>
<img
src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829100802.png"
alt="wf" />
<figcaption aria-hidden="true">wf</figcaption>
</figure>
<h3 id="module-declaration-5">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">output</span> q );</span><br></pre></td></tr></table></figure>
<h3 id="solution-7">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/**</span></span><br><span class="line"><span class="comment">module top_module (</span></span><br><span class="line"><span class="comment">    input a,</span></span><br><span class="line"><span class="comment">    input b,</span></span><br><span class="line"><span class="comment">    output q );//</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    assign q = 0; // Fix me</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule</span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">output</span> q );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> q = a &amp; b; <span class="comment">// Fix me</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="simcircuit2">Sim/circuit2</h2>
<h3 id="question-5">Question</h3>
<p>This is a combinational circuit. Read the simulation waveforms to
determine what the circuit does, then implement it.</p>
<figure>
<img
src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829101130.png"
alt="wf" />
<figcaption aria-hidden="true">wf</figcaption>
</figure>
<h3 id="module-declaration-6">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> q );</span><br></pre></td></tr></table></figure>
<h3 id="solution-8">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/**</span></span><br><span class="line"><span class="comment">module top_module (</span></span><br><span class="line"><span class="comment">    input a,</span></span><br><span class="line"><span class="comment">    input b,</span></span><br><span class="line"><span class="comment">    input c,</span></span><br><span class="line"><span class="comment">    input d,</span></span><br><span class="line"><span class="comment">    output q );//</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    assign q = 0; // Fix me</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule</span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> q );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> q = ~ (a ^ b ^ c ^ d); <span class="comment">// Fix me</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="simcircuit3">Sim/circuit3</h2>
<h3 id="question-6">Question</h3>
<p>This is a combinational circuit. Read the simulation waveforms to
determine what the circuit does, then implement it.</p>
<figure>
<img
src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829101424.png"
alt="wf" />
<figcaption aria-hidden="true">wf</figcaption>
</figure>
<h3 id="module-declaration-7">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> q );</span><br></pre></td></tr></table></figure>
<h3 id="solution-9">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/**</span></span><br><span class="line"><span class="comment">module top_module (</span></span><br><span class="line"><span class="comment">    input a,</span></span><br><span class="line"><span class="comment">    input b,</span></span><br><span class="line"><span class="comment">    input c,</span></span><br><span class="line"><span class="comment">    input d,</span></span><br><span class="line"><span class="comment">    output q );//</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    assign q = 0; // Fix me</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule </span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> q );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> q = (a | b) &amp; (c | d); <span class="comment">// Fix me, 画卡诺图得到</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span> </span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="simcircuit4">Sim/circuit4</h2>
<h3 id="question-7">Question</h3>
<p>This is a combinational circuit. Read the simulation waveforms to
determine what the circuit does, then implement it.</p>
<figure>
<img
src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829102619.png"
alt="wf" />
<figcaption aria-hidden="true">wf</figcaption>
</figure>
<h3 id="module-declaration-8">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> q );</span><br></pre></td></tr></table></figure>
<h3 id="solution-10">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> q );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> q = b | c; <span class="comment">// Fix me, 画卡诺图得到</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="simcircuit5">Sim/circuit5</h2>
<h3 id="question-8">Question</h3>
<p>This is a combinational circuit. Read the simulation waveforms to
determine what the circuit does, then implement it.</p>
<h4 id="simulation-1">Simulation 1</h4>
<figure>
<img
src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829103328.png"
alt="wf1" />
<figcaption aria-hidden="true">wf1</figcaption>
</figure>
<h4 id="simulation-2">Simulation 2</h4>
<figure>
<img
src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829103352.png"
alt="wf2" />
<figcaption aria-hidden="true">wf2</figcaption>
</figure>
<h3 id="module-declaration-9">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] c,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] d,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] e,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] q );</span><br></pre></td></tr></table></figure>
<h3 id="solution-11">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] c,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] d,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] e,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] q );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        q = <span class="number">4&#x27;hf</span>;</span><br><span class="line">        <span class="keyword">case</span> (c) </span><br><span class="line">            <span class="number">4&#x27;d0</span>: q = b;</span><br><span class="line">            <span class="number">4&#x27;d1</span>: q = e;</span><br><span class="line">            <span class="number">4&#x27;d2</span>: q = a;</span><br><span class="line">            <span class="number">4&#x27;d3</span>: q = d;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="simcircuit6">Sim/circuit6</h2>
<h3 id="solution-12">Solution</h3>
<p>This is a combinational circuit. Read the simulation waveforms to
determine what the circuit does, then implement it.</p>
<figure>
<img
src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829103804.png"
alt="wf" />
<figcaption aria-hidden="true">wf</figcaption>
</figure>
<h3 id="module-declaration-10">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>] q );</span><br></pre></td></tr></table></figure>
<h3 id="solution-13">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>] q ); </span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (a)</span><br><span class="line">            <span class="number">3&#x27;d0</span>: q = <span class="number">16&#x27;h1232</span>;</span><br><span class="line">            <span class="number">3&#x27;d1</span>: q = <span class="number">16&#x27;haee0</span>;</span><br><span class="line">            <span class="number">3&#x27;d2</span>: q = <span class="number">16&#x27;h27d4</span>;</span><br><span class="line">            <span class="number">3&#x27;d3</span>: q = <span class="number">16&#x27;h5a0e</span>;</span><br><span class="line">            <span class="number">3&#x27;d4</span>: q = <span class="number">16&#x27;h2066</span>;</span><br><span class="line">            <span class="number">3&#x27;d5</span>: q = <span class="number">16&#x27;h64ce</span>;</span><br><span class="line">            <span class="number">3&#x27;d6</span>: q = <span class="number">16&#x27;hc526</span>;</span><br><span class="line">            <span class="number">3&#x27;d7</span>: q = <span class="number">16&#x27;h2f19</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="simcircuit7">Sim/circuit7</h2>
<h3 id="question-9">Question</h3>
<p>This is a sequential circuit. Read the simulation waveforms to
determine what the circuit does, then implement it.</p>
<figure>
<img
src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829104236.png"
alt="wf" />
<figcaption aria-hidden="true">wf</figcaption>
</figure>
<h3 id="module-declaration-11">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">output</span> q );</span><br></pre></td></tr></table></figure>
<h3 id="solution-14">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">output</span> q );</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        q &lt;= ~a;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="simcircuit8">Sim/circuit8</h2>
<h3 id="question-10">Question</h3>
<p>This is a sequential circuit. Read the simulation waveforms to
determine what the circuit does, then implement it.</p>
<figure>
<img
src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829104511.png"
alt="wf" />
<figcaption aria-hidden="true">wf</figcaption>
</figure>
<h3 id="module-declaration-12">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clock,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">output</span> p,</span><br><span class="line">    <span class="keyword">output</span> q );</span><br></pre></td></tr></table></figure>
<h3 id="solution-15">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clock,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">output</span> p,</span><br><span class="line">    <span class="keyword">output</span> q);</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (clock)</span><br><span class="line">            p = a;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            p = p;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> clock) <span class="keyword">begin</span></span><br><span class="line">        q &lt;= a;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="simcircuit9">Sim/circuit9</h2>
<h3 id="question-11">Question</h3>
<p>This is a sequential circuit. Read the simulation waveforms to
determine what the circuit does, then implement it.</p>
<figure>
<img
src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829105631.png"
alt="wf" />
<figcaption aria-hidden="true">wf</figcaption>
</figure>
<h3 id="module-declaration-13">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] q );</span><br></pre></td></tr></table></figure>
<h3 id="solution-16">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] q );</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (a) </span><br><span class="line">            q &lt;= <span class="number">4&#x27;d4</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (q &gt; <span class="number">4&#x27;d5</span>)</span><br><span class="line">                q &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">else</span> </span><br><span class="line">                q &lt;= q + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="simcircuit10">Sim/circuit10</h2>
<h3 id="question-12">Question</h3>
<p>This is a sequential circuit. The circuit consists of combinational
logic and one bit of memory (i.e., one flip-flop). The output of the
flip-flop has been made observable through the output state.</p>
<p>Read the simulation waveforms to determine what the circuit does,
then implement it.</p>
<figure>
<img
src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829110342.png"
alt="wf" />
<figcaption aria-hidden="true">wf</figcaption>
</figure>
<h3 id="module-declaration-14">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">output</span> q,</span><br><span class="line">    <span class="keyword">output</span> state  );</span><br></pre></td></tr></table></figure>
<h3 id="solution-17">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">output</span> q,</span><br><span class="line">    <span class="keyword">output</span> state  );</span><br><span class="line">    <span class="keyword">reg</span> next_state;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(*)</span><br><span class="line">        <span class="keyword">case</span> (state)</span><br><span class="line">            <span class="number">1&#x27;b0</span> : next_state = (a &amp; b) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="number">1&#x27;b1</span> : next_state = ~(a | b) ? <span class="number">1&#x27;b0</span> : <span class="number">1&#x27;b1</span>; <span class="comment">// 这里逻辑开始写错了，写成了~(a &amp; b);</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        state &lt;= next_state; </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> q = state ? ~(a ^ b) : (a ^ b);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="tbclock">Tb/clock</h2>
<h3 id="question-13">Question</h3>
<p>You are provided a module with the following declaration:</p>
<pre><code>module dut (input clk)</code></pre>
<p>Write a testbench that creates one instance of module dut (with any
instance name), and create a clock signal to drive the module's clk
input. The clock has a period of 10 ps. The clock should be initialized
to zero with its first transition being 0 to 1.</p>
<figure>
<img
src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220830111529.png"
alt="wf" />
<figcaption aria-hidden="true">wf</figcaption>
</figure>
<h3 id="module-declaration-15">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( );</span><br></pre></td></tr></table></figure>
<h3 id="solution-18">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( );</span><br><span class="line">	<span class="keyword">reg</span> clk;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span> clk = ~clk;</span><br><span class="line">    </span><br><span class="line">    dut dut_ins(clk);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="tbtb1">Tb/tb1</h2>
<h3 id="question-14">Question</h3>
<p>Create a Verilog testbench that will produce the following waveform
for outputs A and B:</p>
<figure>
<img
src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220830112049.png"
alt="wf" />
<figcaption aria-hidden="true">wf</figcaption>
</figure>
<h3 id="module-declaration-16">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( <span class="keyword">output</span> <span class="keyword">reg</span> A, <span class="keyword">output</span> <span class="keyword">reg</span> B );</span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( <span class="keyword">output</span> <span class="keyword">reg</span> A, <span class="keyword">output</span> <span class="keyword">reg</span> B );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// generate input patterns here</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        A = <span class="number">0</span>;</span><br><span class="line">        B = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> A = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span> B = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span> A = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">20</span> B = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="tband">Tb/and</h2>
<h3 id="question-15">Question</h3>
<p>You are given the following AND gate you wish to test:
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> andgate(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] in;</span><br><span class="line">    <span class="keyword">output</span> out</span><br><span class="line">);</span><br></pre></td></tr></table></figure></p>
<p>Write a testbench that instantiates this AND gate and tests all 4
input combinations, by generating the following timing diagram: <img
src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220830112448.png"
alt="wf" /></p>
<h3 id="module-declaration-17">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module();</span><br></pre></td></tr></table></figure>
<h3 id="solution-19">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module();</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] in;</span><br><span class="line">    <span class="keyword">wire</span> out;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        in = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> in = <span class="number">2&#x27;b01</span>;</span><br><span class="line">        #<span class="number">10</span> in = <span class="number">2&#x27;b10</span>;</span><br><span class="line">        #<span class="number">10</span> in = <span class="number">2&#x27;b11</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    andgate andgate_ins(in, out);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="tbtb2">Tb/tb2</h2>
<h3 id="question-16">Question</h3>
<p>The waveform below sets clk, in, and s:</p>
<figure>
<img
src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220830112921.png"
alt="wf" />
<figcaption aria-hidden="true">wf</figcaption>
</figure>
<p>Module q7 has the following declaration:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> q7 ( </span><br><span class="line">     <span class="keyword">input</span> clk, </span><br><span class="line">     <span class="keyword">input</span> in, </span><br><span class="line">     <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] s, </span><br><span class="line">     <span class="keyword">output</span> out );</span><br></pre></td></tr></table></figure>
<p>Write a testbench that instantiates module q7 and generates these
input signals exactly as shown in the waveform above</p>
<h3 id="module-declaration-18">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module();</span><br></pre></td></tr></table></figure>
<h3 id="solution-20">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module();</span><br><span class="line">    <span class="keyword">reg</span> clk, in;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] s;</span><br><span class="line">    <span class="keyword">wire</span> out;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">0</span>;</span><br><span class="line">        in = <span class="number">0</span>;</span><br><span class="line">        s = <span class="number">2</span>;</span><br><span class="line">        #<span class="number">10</span> s = <span class="number">6</span>;</span><br><span class="line">        #<span class="number">10</span> s = <span class="number">2</span>;</span><br><span class="line">        in = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> s = <span class="number">7</span>;</span><br><span class="line">        in = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> s = <span class="number">0</span>;</span><br><span class="line">        in = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">30</span> in = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span> clk = ~clk;</span><br><span class="line">    </span><br><span class="line">    q7 q7_inst(clk, in, s, out);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="debug">Debug</h3>
<p>注意：clk反转是半个时钟。</p>
<h2 id="tbtff">Tb/tff</h2>
<h3 id="question-17">Question</h3>
<p>You are given a T flip-flop module with the following
declaration:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> tff ( </span><br><span class="line">    <span class="keyword">input</span> clk, </span><br><span class="line">    <span class="keyword">input</span> reset,   <span class="comment">// active-high synchronous reset </span></span><br><span class="line">    <span class="keyword">input</span> t,       <span class="comment">// toggle </span></span><br><span class="line">    <span class="keyword">output</span> q </span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<p>Write a testbench that instantiates one tff and will reset the T
flip-flop then toggle it to the "1" state.</p>
<h3 id="module-declaration-19">Module Declaration</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ();</span><br></pre></td></tr></table></figure>
<h3 id="solution-21">Solution</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module();</span><br><span class="line">    <span class="keyword">reg</span> clk, t;</span><br><span class="line">    <span class="keyword">reg</span> reset;</span><br><span class="line">    <span class="keyword">wire</span> q;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">0</span>;</span><br><span class="line">        t = <span class="number">0</span>;</span><br><span class="line">        reset = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> t = <span class="number">1</span>;</span><br><span class="line">        reset = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> t = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span> clk = ~clk;</span><br><span class="line">    </span><br><span class="line">    tff tff_inst(clk, reset, t, q);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="debug-1">Debug</h3>
<p>注意：clk反转是半个时钟。</p>

    </div>

    
    
    

    <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/verilog/" rel="tag"># verilog</a>
              <a href="/tags/rtl-verification/" rel="tag"># rtl verification</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2022/08/17/%E3%80%90%E8%9C%82%E9%B8%9FE203%E3%80%91-00-%E5%88%9D%E8%AF%86CPU%E8%AE%BE%E8%AE%A1/" rel="prev" title="【蜂鸟E203】-00-初识CPU设计">
                  <i class="fa fa-chevron-left"></i> 【蜂鸟E203】-00-初识CPU设计
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2022/08/29/%E3%80%90HLK-W801%E3%80%91-00-%E8%B7%91%E9%A9%AC%E7%81%AF/" rel="next" title="【HLK-W801】-00-跑马灯">
                  【HLK-W801】-00-跑马灯 <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2022</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">PengXuanyao</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

    </div>
  </footer>

  
  <script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
<script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/next-boot.js"></script>

  





  




  

  <script class="next-config" data-name="enableMath" type="application/json">false</script><script class="next-config" data-name="mathjax" type="application/json">{"enable":true,"tags":"none","js":{"url":"https://cdn.jsdelivr.net/npm/mathjax@3.2.0/es5/tex-mml-chtml.js","integrity":"sha256-r+3itOMtGGjap0x+10hu6jW/gZCzxHsoKrOd7gyRSGY="}}</script>
<script src="/js/third-party/math/mathjax.js"></script>



</body>
</html>
