<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_host_global_regs Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>dwc_otg_host_global_regs Struct Reference</h1>The Host Global Registers structure defines the size and relative field offsets for the Host Mode Global Registers.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#o0">hcfg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Configuration Register.  <a href="#o0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#o1">hfir</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Frame Interval Register.  <a href="#o1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#o2">hfnum</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Frame Number / Frame Remaining Register.  <a href="#o2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#o3">reserved40C</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reserved.  <a href="#o3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#o4">hptxsts</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Periodic Transmit FIFO/ Queue Status Register.  <a href="#o4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#o5">haint</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host All Channels Interrupt Register.  <a href="#o5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#o6">haintmsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host All Channels Interrupt Mask Register.  <a href="#o6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#o7">hflbaddr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Frame List Base Address Register .  <a href="#o7"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
The Host Global Registers structure defines the size and relative field offsets for the Host Mode Global Registers. 
<p>
Host Global Registers offsets 400h-7FFh. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01854">1854</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="o0" doxytag="dwc_otg_host_global_regs::hcfg"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#o0">dwc_otg_host_global_regs::hcfg</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Configuration Register. 
<p>
<em>Offset: 400h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01856">1856</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o1" doxytag="dwc_otg_host_global_regs::hfir"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#o1">dwc_otg_host_global_regs::hfir</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Frame Interval Register. 
<p>
<em>Offset: 404h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01858">1858</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o2" doxytag="dwc_otg_host_global_regs::hfnum"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#o2">dwc_otg_host_global_regs::hfnum</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Frame Number / Frame Remaining Register. 
<p>
<em>Offset: 408h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01860">1860</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o3" doxytag="dwc_otg_host_global_regs::reserved40C"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#o3">dwc_otg_host_global_regs::reserved40C</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reserved. 
<p>
<em>Offset: 40Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01862">1862</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o4" doxytag="dwc_otg_host_global_regs::hptxsts"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#o4">dwc_otg_host_global_regs::hptxsts</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Periodic Transmit FIFO/ Queue Status Register. 
<p>
<em>Offset: 410h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01864">1864</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o5" doxytag="dwc_otg_host_global_regs::haint"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#o5">dwc_otg_host_global_regs::haint</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host All Channels Interrupt Register. 
<p>
<em>Offset: 414h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01866">1866</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o6" doxytag="dwc_otg_host_global_regs::haintmsk"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#o6">dwc_otg_host_global_regs::haintmsk</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host All Channels Interrupt Mask Register. 
<p>
<em>Offset: 418h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01868">1868</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o7" doxytag="dwc_otg_host_global_regs::hflbaddr"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#o7">dwc_otg_host_global_regs::hflbaddr</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Frame List Base Address Register . 
<p>
<em>Offset: 41Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01870">1870</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Thu Oct 27 03:56:38 2011 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
