#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Apr  7 10:31:12 2019
# Process ID: 13992
# Current directory: D:/UNI/TFG/OctaveSax/Vivado/octave_main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11300 D:\UNI\TFG\OctaveSax\Vivado\octave_main\octave_main.xpr
# Log file: D:/UNI/TFG/OctaveSax/Vivado/octave_main/vivado.log
# Journal file: D:/UNI/TFG/OctaveSax/Vivado/octave_main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 739.730 ; gain = 55.148
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ram_memo_bindec [ram_memo_bindec_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_mux [ram_memo_blk_mem_gen_mux_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_wrapper [ram_memo_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_width [ram_memo_blk_mem_gen_prim_width_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized0\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized1\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized2\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized3\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized4\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized5\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized6\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_generic_cstr [ram_memo_blk_mem_gen_generic_cst...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_top [ram_memo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1_synth [ram_memo_blk_mem_gen_v8_4_1_synt...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1 [ram_memo_blk_mem_gen_v8_4_1_defa...]
Compiling architecture structure of entity xil_defaultlib.ram_memo [ram_memo_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_control [fsm_control_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 829.523 ; gain = 8.609
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -view {D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg} -view {D:/UNI/TFG/OctaveSax/Vivado/octave_main/window_tb_behav.wcfg} -view {D:/UNI/TFG/OctaveSax/Vivado/octave_main/fft.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg
open_wave_config D:/UNI/TFG/OctaveSax/Vivado/octave_main/window_tb_behav.wcfg
WARNING: Simulation object /window_tb/UUT/clk was not found in the design.
WARNING: Simulation object /window_tb/UUT/for_inv was not found in the design.
WARNING: Simulation object /window_tb/UUT/start_proc_win was not found in the design.
WARNING: Simulation object /window_tb/end_proc_win was not found in the design.
WARNING: Simulation object /window_tb/UUT/window_data was not found in the design.
WARNING: Simulation object /window_tb/UUT/window_data_i was not found in the design.
WARNING: Simulation object /window_tb/UUT/pre_win was not found in the design.
WARNING: Simulation object /window_tb/UUT/multiplicand was not found in the design.
WARNING: Simulation object /window_tb/UUT/result_pre was not found in the design.
WARNING: Simulation object /window_tb/UUT/result was not found in the design.
open_wave_config D:/UNI/TFG/OctaveSax/Vivado/octave_main/fft.wcfg
WARNING: Simulation object /tb_transform/clk was not found in the design.
WARNING: Simulation object /tb_transform/enable_fft was not found in the design.
WARNING: Simulation object /tb_transform/event_frame_started was not found in the design.
WARNING: Simulation object /tb_transform/event_tlast_unexpected was not found in the design.
WARNING: Simulation object /tb_transform/event_tlast_missing was not found in the design.
WARNING: Simulation object /tb_transform/event_status_channel_halt was not found in the design.
WARNING: Simulation object /tb_transform/event_data_in_channel_halt was not found in the design.
WARNING: Simulation object /tb_transform/event_data_out_channel_halt was not found in the design.
WARNING: Simulation object /tb_transform/config_tvalid was not found in the design.
WARNING: Simulation object /tb_transform/config_tready was not found in the design.
WARNING: Simulation object /tb_transform/input_tvalid was not found in the design.
WARNING: Simulation object /tb_transform/input_tready was not found in the design.
WARNING: Simulation object /tb_transform/input_tlast was not found in the design.
WARNING: Simulation object /tb_transform/output_tvalid was not found in the design.
WARNING: Simulation object /tb_transform/output_tready was not found in the design.
WARNING: Simulation object /tb_transform/output_tlast was not found in the design.
WARNING: Simulation object /tb_transform/config_data was not found in the design.
WARNING: Simulation object /tb_transform/output_user was not found in the design.
WARNING: Simulation object /tb_transform/input_data was not found in the design.
WARNING: Simulation object /tb_transform/re_in was not found in the design.
WARNING: Simulation object /tb_transform/im_in was not found in the design.
WARNING: Simulation object /tb_transform/output_data was not found in the design.
WARNING: Simulation object /tb_transform/re_out was not found in the design.
WARNING: Simulation object /tb_transform/im_out was not found in the design.
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 845.953 ; gain = 25.664
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
run: Time (s): cpu = 00:00:28 ; elapsed = 00:01:41 . Memory (MB): peak = 877.273 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1

launch_runs synth_1 -jobs 2
[Sun Apr  7 11:53:55 2019] Launched synth_1...
Run output will be captured here: D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1

launch_runs synth_1 -jobs 2
[Sun Apr  7 11:57:02 2019] Launched synth_1...
Run output will be captured here: D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 2
[Sun Apr  7 11:57:18 2019] Launched synth_1...
Run output will be captured here: D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/project_trunk.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/fsm_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_control
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-113] D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/sampling.vdb needs to be re-saved since xil_defaultlib.project_trunk changed
ERROR: [VRFC 10-147] xil_defaultlib.sampling failed to restore
WARNING: [VRFC 10-122] sampling remains a black-box since it has no binding entity [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:133]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampling
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-113] D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/shift_register.vdb needs to be re-saved since xil_defaultlib.project_trunk changed
ERROR: [VRFC 10-147] xil_defaultlib.shift_register failed to restore
WARNING: [VRFC 10-122] shift_register remains a black-box since it has no binding entity [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:146]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_register
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-113] D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/memo_controller.vdb needs to be re-saved since xil_defaultlib.project_trunk changed
ERROR: [VRFC 10-147] xil_defaultlib.memo_controller failed to restore
WARNING: [VRFC 10-122] memo_controller remains a black-box since it has no binding entity [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:154]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memo_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-113] D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/window_controller.vdb needs to be re-saved since xil_defaultlib.project_trunk changed
ERROR: [VRFC 10-147] xil_defaultlib.window_controller failed to restore
WARNING: [VRFC 10-122] window_controller remains a black-box since it has no binding entity [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:166]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 962.148 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/window_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity window_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ram_memo_bindec [ram_memo_bindec_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_mux [ram_memo_blk_mem_gen_mux_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_wrapper [ram_memo_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_width [ram_memo_blk_mem_gen_prim_width_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized0\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized1\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized2\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized3\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized4\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized5\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized6\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_generic_cstr [ram_memo_blk_mem_gen_generic_cst...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_top [ram_memo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1_synth [ram_memo_blk_mem_gen_v8_4_1_synt...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1 [ram_memo_blk_mem_gen_v8_4_1_defa...]
Compiling architecture structure of entity xil_defaultlib.ram_memo [ram_memo_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_control [fsm_control_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 962.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -view {D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg} -view {D:/UNI/TFG/OctaveSax/Vivado/octave_main/window_tb_behav.wcfg} -view {D:/UNI/TFG/OctaveSax/Vivado/octave_main/fft.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg
open_wave_config D:/UNI/TFG/OctaveSax/Vivado/octave_main/window_tb_behav.wcfg
WARNING: Simulation object /window_tb/UUT/clk was not found in the design.
WARNING: Simulation object /window_tb/UUT/for_inv was not found in the design.
WARNING: Simulation object /window_tb/UUT/start_proc_win was not found in the design.
WARNING: Simulation object /window_tb/end_proc_win was not found in the design.
WARNING: Simulation object /window_tb/UUT/window_data was not found in the design.
WARNING: Simulation object /window_tb/UUT/window_data_i was not found in the design.
WARNING: Simulation object /window_tb/UUT/pre_win was not found in the design.
WARNING: Simulation object /window_tb/UUT/multiplicand was not found in the design.
WARNING: Simulation object /window_tb/UUT/result_pre was not found in the design.
WARNING: Simulation object /window_tb/UUT/result was not found in the design.
open_wave_config D:/UNI/TFG/OctaveSax/Vivado/octave_main/fft.wcfg
WARNING: Simulation object /tb_transform/clk was not found in the design.
WARNING: Simulation object /tb_transform/enable_fft was not found in the design.
WARNING: Simulation object /tb_transform/event_frame_started was not found in the design.
WARNING: Simulation object /tb_transform/event_tlast_unexpected was not found in the design.
WARNING: Simulation object /tb_transform/event_tlast_missing was not found in the design.
WARNING: Simulation object /tb_transform/event_status_channel_halt was not found in the design.
WARNING: Simulation object /tb_transform/event_data_in_channel_halt was not found in the design.
WARNING: Simulation object /tb_transform/event_data_out_channel_halt was not found in the design.
WARNING: Simulation object /tb_transform/config_tvalid was not found in the design.
WARNING: Simulation object /tb_transform/config_tready was not found in the design.
WARNING: Simulation object /tb_transform/input_tvalid was not found in the design.
WARNING: Simulation object /tb_transform/input_tready was not found in the design.
WARNING: Simulation object /tb_transform/input_tlast was not found in the design.
WARNING: Simulation object /tb_transform/output_tvalid was not found in the design.
WARNING: Simulation object /tb_transform/output_tready was not found in the design.
WARNING: Simulation object /tb_transform/output_tlast was not found in the design.
WARNING: Simulation object /tb_transform/config_data was not found in the design.
WARNING: Simulation object /tb_transform/output_user was not found in the design.
WARNING: Simulation object /tb_transform/input_data was not found in the design.
WARNING: Simulation object /tb_transform/re_in was not found in the design.
WARNING: Simulation object /tb_transform/im_in was not found in the design.
WARNING: Simulation object /tb_transform/output_data was not found in the design.
WARNING: Simulation object /tb_transform/re_out was not found in the design.
WARNING: Simulation object /tb_transform/im_out was not found in the design.
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 962.148 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
run: Time (s): cpu = 00:00:20 ; elapsed = 00:01:42 . Memory (MB): peak = 962.148 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 962.148 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ram_memo_bindec [ram_memo_bindec_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_mux [ram_memo_blk_mem_gen_mux_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_wrapper [ram_memo_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_width [ram_memo_blk_mem_gen_prim_width_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized0\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized1\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized2\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized3\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized4\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized5\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized6\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_generic_cstr [ram_memo_blk_mem_gen_generic_cst...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_top [ram_memo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1_synth [ram_memo_blk_mem_gen_v8_4_1_synt...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1 [ram_memo_blk_mem_gen_v8_4_1_defa...]
Compiling architecture structure of entity xil_defaultlib.ram_memo [ram_memo_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_control [fsm_control_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 962.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 962.148 ; gain = 0.000
Vivado Simulator 2017.4
ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.
ERROR: [Common 17-69] Command failed: ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
WARNING: [Simulator 45-19] The specified log file simulate.log could not be opened.
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 962.148 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
run: Time (s): cpu = 00:00:22 ; elapsed = 00:01:40 . Memory (MB): peak = 962.148 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ram_memo_bindec [ram_memo_bindec_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_mux [ram_memo_blk_mem_gen_mux_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_wrapper [ram_memo_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_width [ram_memo_blk_mem_gen_prim_width_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized0\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized1\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized2\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized3\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized4\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized5\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized6\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_generic_cstr [ram_memo_blk_mem_gen_generic_cst...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_top [ram_memo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1_synth [ram_memo_blk_mem_gen_v8_4_1_synt...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1 [ram_memo_blk_mem_gen_v8_4_1_defa...]
Compiling architecture structure of entity xil_defaultlib.ram_memo [ram_memo_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_control [fsm_control_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 962.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 962.148 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 962.148 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
run: Time (s): cpu = 00:00:28 ; elapsed = 00:01:41 . Memory (MB): peak = 962.148 ; gain = 0.000
save_wave_config {D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Apr  7 14:06:37 2019] Launched synth_1...
Run output will be captured here: D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Apr  7 14:11:20 2019] Launched impl_1...
Run output will be captured here: D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA76C7A
set_property PROGRAM.FILE {D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/impl_1/fsm_global.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/impl_1/fsm_global.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 14:27:05 2019...
