-- Project:   Design01
-- Generated: 06/22/2015 07:59:52
-- PSoC Creator  3.2

ENTITY Design01 IS
    PORT(
        B_LED(0)_PAD : OUT std_ulogic;
        BuzzerPin(0)_PAD : OUT std_ulogic;
        CLCK1(0)_PAD : INOUT std_ulogic;
        CLCK2(0)_PAD : INOUT std_ulogic;
        CW_CCW_1(0)_PAD : OUT std_ulogic;
        CW_CCW_2(0)_PAD : OUT std_ulogic;
        CW_CCW_3(0)_PAD : OUT std_ulogic;
        CW_CCW_4(0)_PAD : OUT std_ulogic;
        DATA1(0)_PAD : INOUT std_ulogic;
        DATA2(0)_PAD : INOUT std_ulogic;
        Enable1(0)_PAD : OUT std_ulogic;
        Enable2(0)_PAD : OUT std_ulogic;
        RUN_BRAKE_1(0)_PAD : OUT std_ulogic;
        RUN_BRAKE_2(0)_PAD : OUT std_ulogic;
        RUN_BRAKE_3(0)_PAD : OUT std_ulogic;
        RUN_BRAKE_4(0)_PAD : OUT std_ulogic;
        R_LED(0)_PAD : OUT std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        Rx_2(0)_PAD : IN std_ulogic;
        SPEED_1(0)_PAD : IN std_ulogic;
        SPEED_2(0)_PAD : IN std_ulogic;
        SPEED_3(0)_PAD : IN std_ulogic;
        SPEED_4(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        Tx_2(0)_PAD : OUT std_ulogic;
        cts(0)_PAD : IN std_ulogic;
        rts(0)_PAD : OUT std_ulogic;
        sto(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Design01;

ARCHITECTURE __DEFAULT__ OF Design01 IS
    SIGNAL B_LED(0)__PA : bit;
    SIGNAL BuzzerPin(0)__PA : bit;
    SIGNAL CLCK1(0)__PA : bit;
    SIGNAL CLCK2(0)__PA : bit;
    SIGNAL CW_CCW_1(0)__PA : bit;
    SIGNAL CW_CCW_2(0)__PA : bit;
    SIGNAL CW_CCW_3(0)__PA : bit;
    SIGNAL CW_CCW_4(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DATA1(0)__PA : bit;
    SIGNAL DATA2(0)__PA : bit;
    SIGNAL Enable1(0)__PA : bit;
    SIGNAL Enable2(0)__PA : bit;
    SIGNAL Net_18 : bit;
    ATTRIBUTE global_signal OF Net_18 : SIGNAL IS true;
    SIGNAL Net_18_local : bit;
    SIGNAL Net_243 : bit;
    SIGNAL Net_248 : bit;
    SIGNAL Net_249 : bit;
    SIGNAL Net_28 : bit;
    SIGNAL Net_305 : bit;
    SIGNAL Net_318 : bit;
    SIGNAL Net_352 : bit;
    SIGNAL Net_357 : bit;
    SIGNAL Net_359 : bit;
    SIGNAL Net_382 : bit;
    ATTRIBUTE global_signal OF Net_382 : SIGNAL IS true;
    SIGNAL Net_382_local : bit;
    SIGNAL Net_389 : bit;
    SIGNAL Pin_1(0)__PA : bit;
    SIGNAL Pin_2(0)__PA : bit;
    SIGNAL Pin_3(0)__PA : bit;
    SIGNAL Pin_4(0)__PA : bit;
    SIGNAL RUN_BRAKE_1(0)__PA : bit;
    SIGNAL RUN_BRAKE_2(0)__PA : bit;
    SIGNAL RUN_BRAKE_3(0)__PA : bit;
    SIGNAL RUN_BRAKE_4(0)__PA : bit;
    SIGNAL R_LED(0)__PA : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Rx_2(0)__PA : bit;
    SIGNAL SPEED_1(0)__PA : bit;
    SIGNAL SPEED_2(0)__PA : bit;
    SIGNAL SPEED_3(0)__PA : bit;
    SIGNAL SPEED_4(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL Tx_2(0)__PA : bit;
    SIGNAL \I2C_1:Net_1109_0\ : bit;
    SIGNAL \I2C_1:Net_1109_1\ : bit;
    SIGNAL \I2C_1:Net_643_3\ : bit;
    SIGNAL \I2C_1:Net_697\ : bit;
    SIGNAL \I2C_1:Net_970\ : bit;
    ATTRIBUTE udbclken_assigned OF \I2C_1:Net_970\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \I2C_1:Net_970\ : SIGNAL IS true;
    SIGNAL \I2C_1:Net_970_local\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:bus_busy_reg\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:clk_eq_reg\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:clkgen_cl1\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:clkgen_tc1_reg\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:clkgen_tc2_reg\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:clkgen_tc\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:cnt_reset\ : bit;
    ATTRIBUTE soft OF \I2C_1:bI2C_UDB:cnt_reset\ : SIGNAL IS 1;
    SIGNAL \I2C_1:bI2C_UDB:control_0\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_1\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_2\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_3\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_4\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_5\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_6\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_7\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_shifter_0\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : bit;
    ATTRIBUTE soft OF \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS 1;
    SIGNAL \I2C_1:bI2C_UDB:lost_arb_reg\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:m_reset\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:m_state_0\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:m_state_0_split\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:m_state_1\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:m_state_2\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:m_state_2_split\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:m_state_3\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:m_state_4\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:m_state_4_split\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:scl_in_last2_reg\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:scl_in_last_reg\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:scl_in_reg\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:sda_in_last2_reg\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:sda_in_last_reg\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:sda_in_reg\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:shift_data_out\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:status_0\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:status_1\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:status_2\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:status_3\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:status_4\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:status_5\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:tx_reg_empty\ : bit;
    SIGNAL \I2C_1:sda_x_wire\ : bit;
    SIGNAL \I2C_2:Net_1109_0\ : bit;
    SIGNAL \I2C_2:Net_1109_1\ : bit;
    SIGNAL \I2C_2:Net_643_3\ : bit;
    SIGNAL \I2C_2:Net_697\ : bit;
    SIGNAL \I2C_2:Net_970\ : bit;
    ATTRIBUTE udbclken_assigned OF \I2C_2:Net_970\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \I2C_2:Net_970\ : SIGNAL IS true;
    SIGNAL \I2C_2:Net_970_local\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:bus_busy_reg\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:clk_eq_reg\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:clkgen_cl1\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:clkgen_tc1_reg\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:clkgen_tc2_reg\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:clkgen_tc\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:cnt_reset\ : bit;
    ATTRIBUTE soft OF \I2C_2:bI2C_UDB:cnt_reset\ : SIGNAL IS 1;
    SIGNAL \I2C_2:bI2C_UDB:control_0\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_1\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_2\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_3\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_4\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_5\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_6\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_7\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:cs_addr_shifter_0\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:cs_addr_shifter_1\ : bit;
    ATTRIBUTE soft OF \I2C_2:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS 1;
    SIGNAL \I2C_2:bI2C_UDB:lost_arb_reg\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:m_reset\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:m_state_0\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:m_state_0_split\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:m_state_1\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:m_state_2\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:m_state_2_split\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:m_state_3\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:m_state_4\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:m_state_4_split\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:scl_in_last2_reg\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:scl_in_last_reg\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:scl_in_reg\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:sda_in_last2_reg\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:sda_in_last_reg\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:sda_in_reg\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:shift_data_out\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:status_0\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:status_1\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:status_2\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:status_3\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:status_4\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:status_5\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:tx_reg_empty\ : bit;
    SIGNAL \I2C_2:sda_x_wire\ : bit;
    SIGNAL \PWM_1:Net_54\ : bit;
    SIGNAL \PWM_1:Net_63\ : bit;
    SIGNAL \UART_1:BUART:counter_load_not\ : bit;
    SIGNAL \UART_1:BUART:pollcount_0\ : bit;
    SIGNAL \UART_1:BUART:pollcount_1\ : bit;
    SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_count_3\ : bit;
    SIGNAL \UART_1:BUART:rx_count_4\ : bit;
    SIGNAL \UART_1:BUART:rx_count_5\ : bit;
    SIGNAL \UART_1:BUART:rx_count_6\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_1:BUART:tx_state_0\ : bit;
    SIGNAL \UART_1:BUART:tx_state_1\ : bit;
    SIGNAL \UART_1:BUART:tx_state_2\ : bit;
    SIGNAL \UART_1:BUART:tx_status_0\ : bit;
    SIGNAL \UART_1:BUART:tx_status_2\ : bit;
    SIGNAL \UART_1:BUART:txn\ : bit;
    SIGNAL \UART_1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_1:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_1:Net_9_local\ : bit;
    SIGNAL \UART_2:BUART:counter_load_not\ : bit;
    SIGNAL \UART_2:BUART:pollcount_0\ : bit;
    SIGNAL \UART_2:BUART:pollcount_1\ : bit;
    SIGNAL \UART_2:BUART:rx_address_detected\ : bit;
    SIGNAL \UART_2:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_2:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_2:BUART:rx_count_0\ : bit;
    SIGNAL \UART_2:BUART:rx_count_1\ : bit;
    SIGNAL \UART_2:BUART:rx_count_2\ : bit;
    SIGNAL \UART_2:BUART:rx_count_3\ : bit;
    SIGNAL \UART_2:BUART:rx_count_4\ : bit;
    SIGNAL \UART_2:BUART:rx_count_5\ : bit;
    SIGNAL \UART_2:BUART:rx_count_6\ : bit;
    SIGNAL \UART_2:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_2:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_2:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_2:BUART:rx_last\ : bit;
    SIGNAL \UART_2:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_2:BUART:rx_postpoll\ : bit;
    SIGNAL \UART_2:BUART:rx_state_0\ : bit;
    SIGNAL \UART_2:BUART:rx_state_2\ : bit;
    SIGNAL \UART_2:BUART:rx_state_3\ : bit;
    SIGNAL \UART_2:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_2:BUART:rx_status_3\ : bit;
    SIGNAL \UART_2:BUART:rx_status_4\ : bit;
    SIGNAL \UART_2:BUART:rx_status_5\ : bit;
    SIGNAL \UART_2:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_2:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_2:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_2:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_2:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_2:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_2:BUART:tx_state_0\ : bit;
    SIGNAL \UART_2:BUART:tx_state_1\ : bit;
    SIGNAL \UART_2:BUART:tx_state_2\ : bit;
    SIGNAL \UART_2:BUART:tx_status_0\ : bit;
    SIGNAL \UART_2:BUART:tx_status_2\ : bit;
    SIGNAL \UART_2:BUART:txn\ : bit;
    SIGNAL \UART_2:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_2:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_2:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_2:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cts(0)__PA : bit;
    SIGNAL rts(0)__PA : bit;
    SIGNAL sto(0)__PA : bit;
    SIGNAL tmpOE__B_LED_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__B_LED_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_2__sig\ : bit;
    ATTRIBUTE lib_model OF B_LED(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF B_LED(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF BuzzerPin(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF BuzzerPin(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF CLCK1(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF CLCK1(0) : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF CLCK2(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF CLCK2(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF CW_CCW_1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF CW_CCW_1(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF CW_CCW_2(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF CW_CCW_2(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF CW_CCW_3(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF CW_CCW_3(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF CW_CCW_4(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF CW_CCW_4(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF DATA1(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF DATA1(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF DATA2(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF DATA2(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF Enable1(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Enable1(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF Enable2(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Enable2(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF Net_305 : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF Net_352 : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF Pin_1(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Pin_1(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Pin_2(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Pin_2(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Pin_3(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Pin_3(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF Pin_4(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Pin_4(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF RUN_BRAKE_1(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF RUN_BRAKE_1(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF RUN_BRAKE_2(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF RUN_BRAKE_2(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF RUN_BRAKE_3(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF RUN_BRAKE_3(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF RUN_BRAKE_4(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF RUN_BRAKE_4(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF R_LED(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF R_LED(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P6[5]";
    ATTRIBUTE lib_model OF Rx_2(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Rx_2(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF SPEED_1(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF SPEED_1(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF SPEED_2(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF SPEED_2(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF SPEED_3(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF SPEED_3(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF SPEED_4(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF SPEED_4(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P6[6]";
    ATTRIBUTE lib_model OF Tx_2(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF Tx_2(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF \I2C_1:Net_643_3\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:Shifter:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:StsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:bus_busy_reg\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:clk_eq_reg\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cnt_reset\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:lost_arb_reg\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_reset\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_0\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_0_split\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_1\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_2\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_2_split\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_3\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_4\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_4_split\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:scl_in_last_reg\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:scl_in_reg\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:sda_in_last_reg\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:sda_in_reg\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_0\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_1\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_2\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_3\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_4\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_5\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \I2C_1:sda_x_wire\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \I2C_2:Net_643_3\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:Shifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:StsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:bus_busy_reg\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:clk_eq_reg\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:cnt_reset\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:lost_arb_reg\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_reset\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_0\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_0_split\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_1\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_2\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_2_split\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_3\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_4\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_4_split\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:scl_in_last_reg\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:scl_in_reg\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:sda_in_last_reg\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:sda_in_reg\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_0\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_1\ : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_2\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_3\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_4\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_5\ : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF \I2C_2:sda_x_wire\ : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF \UART_1:BUART:counter_load_not\ : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_0\ : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_1\ : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_address_detected\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_postpoll\ : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk\ : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_0\ : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_1\ : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_2\ : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_0\ : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_2\ : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF \UART_2:BUART:counter_load_not\ : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF \UART_2:BUART:pollcount_0\ : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF \UART_2:BUART:pollcount_1\ : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_address_detected\ : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_bitclk_enable\ : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_counter_load\ : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_last\ : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_load_fifo\ : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_postpoll\ : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_0\ : LABEL IS "macrocell102";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_2\ : LABEL IS "macrocell103";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_3\ : LABEL IS "macrocell104";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell105";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_status_3\ : LABEL IS "macrocell106";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_status_4\ : LABEL IS "macrocell107";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_status_5\ : LABEL IS "macrocell108";
    ATTRIBUTE lib_model OF \UART_2:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \UART_2:BUART:sRX:RxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \UART_2:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \UART_2:BUART:sTX:TxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_bitclk\ : LABEL IS "macrocell109";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_state_0\ : LABEL IS "macrocell110";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_state_1\ : LABEL IS "macrocell111";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_state_2\ : LABEL IS "macrocell112";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_status_0\ : LABEL IS "macrocell113";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_status_2\ : LABEL IS "macrocell114";
    ATTRIBUTE lib_model OF \UART_2:BUART:txn\ : LABEL IS "macrocell115";
    ATTRIBUTE Location OF \VDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,3)";
    ATTRIBUTE Location OF \VDAC8_2:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE Location OF \VDAC8_3:viDAC8\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE Location OF \VDAC8_4:viDAC8\ : LABEL IS "F(VIDAC,1)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell116";
    ATTRIBUTE lib_model OF cts(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF cts(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF rts(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF rts(0) : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF sto(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF sto(0) : LABEL IS "P12[6]";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    B_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0e0c9380-6965-4440-8709-ce08a91e474c",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    B_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "B_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => B_LED(0)__PA,
            oe => open,
            pad_in => B_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BuzzerPin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ac990aec-4592-4017-b83c-9d6cb05217b4",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BuzzerPin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BuzzerPin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BuzzerPin(0)__PA,
            oe => open,
            pin_input => Net_28,
            pad_out => BuzzerPin(0)_PAD,
            pad_in => BuzzerPin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CLCK1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "0f088dc0-21e3-4926-96a8-2ff77cae7b93",
            init_dr_st => "1",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    CLCK1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CLCK1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CLCK1(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_0\,
            pin_input => \I2C_1:Net_643_3\,
            pad_out => CLCK1(0)_PAD,
            pad_in => CLCK1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CLCK2:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "9e58994e-c5d1-45f8-a110-825306ff833d",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    CLCK2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CLCK2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CLCK2(0)__PA,
            oe => open,
            fb => \I2C_2:Net_1109_0\,
            pin_input => \I2C_2:Net_643_3\,
            pad_out => CLCK2(0)_PAD,
            pad_in => CLCK2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CW_CCW_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "37db36e8-b637-484d-b6ee-1e965fee6ca0",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CW_CCW_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CW_CCW_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CW_CCW_1(0)__PA,
            oe => open,
            pad_in => CW_CCW_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CW_CCW_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c905ddaa-9175-43ad-bdd8-7a889719b6a1",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CW_CCW_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CW_CCW_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CW_CCW_2(0)__PA,
            oe => open,
            pad_in => CW_CCW_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CW_CCW_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "82da6438-57f2-41b2-954b-3c09af60be18",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CW_CCW_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CW_CCW_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CW_CCW_3(0)__PA,
            oe => open,
            pad_in => CW_CCW_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CW_CCW_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "96110aa3-6bcb-4082-bb42-58409b73e8b6",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CW_CCW_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CW_CCW_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CW_CCW_4(0)__PA,
            oe => open,
            pad_in => CW_CCW_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \I2C_2:Net_970\,
            dclk_0 => \I2C_2:Net_970_local\,
            dclk_glb_1 => \I2C_1:Net_970\,
            dclk_1 => \I2C_1:Net_970_local\,
            dclk_glb_2 => Net_18,
            dclk_2 => Net_18_local,
            dclk_glb_3 => \UART_1:Net_9\,
            dclk_3 => \UART_1:Net_9_local\,
            dclk_glb_4 => \UART_2:Net_9\,
            dclk_4 => \UART_2:Net_9_local\,
            dclk_glb_5 => Net_382,
            dclk_5 => Net_382_local,
            dclk_glb_ff_2 => \ClockBlock.dclk_glb_ff_2__sig\);

    DATA1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "c3a89a57-8535-4d34-a054-a9256876d3a0",
            init_dr_st => "1",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    DATA1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DATA1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DATA1(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_1\,
            pin_input => \I2C_1:sda_x_wire\,
            pad_out => DATA1(0)_PAD,
            pad_in => DATA1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DATA2:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "92365dbd-3133-4b93-8e80-7e945388586f",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    DATA2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DATA2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DATA2(0)__PA,
            oe => open,
            fb => \I2C_2:Net_1109_1\,
            pin_input => \I2C_2:sda_x_wire\,
            pad_out => DATA2(0)_PAD,
            pad_in => DATA2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Enable1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c18c9898-46b6-4b95-ad2f-4dfb1038851f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Enable1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Enable1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Enable1(0)__PA,
            oe => open,
            pad_in => Enable1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Enable2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "66d64c10-d5ea-499b-88e6-9d7c4ec0202c",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Enable2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Enable2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Enable2(0)__PA,
            oe => open,
            pad_in => Enable2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_305:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_305,
            main_0 => \UART_1:BUART:txn\);

    Net_352:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_352,
            main_0 => \UART_2:BUART:txn\);

    Pin_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0f93e91d-28e4-4fdd-9813-660c2023516d",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "4032576b-331e-4ec1-9614-b6df6de38c3f",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_2(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_3:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "79d0e053-901e-4140-8282-b5ede2b4e153",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_3(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_4:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "7b5fbf37-4322-4da8-959b-c4247ef98091",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_4(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RUN_BRAKE_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e10d20e5-2127-4119-9ab6-8d02427d754c",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RUN_BRAKE_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RUN_BRAKE_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RUN_BRAKE_1(0)__PA,
            oe => open,
            pad_in => RUN_BRAKE_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RUN_BRAKE_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "69df538c-e099-4523-8a7b-6cca07015d9b",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RUN_BRAKE_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RUN_BRAKE_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RUN_BRAKE_2(0)__PA,
            oe => open,
            pad_in => RUN_BRAKE_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RUN_BRAKE_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "33520117-7a32-47ee-9f8c-2e4423ecfb20",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RUN_BRAKE_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RUN_BRAKE_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RUN_BRAKE_3(0)__PA,
            oe => open,
            pad_in => RUN_BRAKE_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RUN_BRAKE_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "23dc0d48-504b-47d7-8b11-63d80c429d9f",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RUN_BRAKE_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RUN_BRAKE_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RUN_BRAKE_4(0)__PA,
            oe => open,
            pad_in => RUN_BRAKE_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    R_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "16e24629-a57d-4282-ae1b-825b31898465",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    R_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "R_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => R_LED(0)__PA,
            oe => open,
            pad_in => R_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_318,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "2ad66c54-a6bd-49d9-8850-7f84fbd94e94",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_2(0)__PA,
            oe => open,
            fb => Net_357,
            pad_in => Rx_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SPEED_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ac02f2a7-71e1-4b59-97c9-215315fa193a",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SPEED_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SPEED_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SPEED_1(0)__PA,
            oe => open,
            pad_in => SPEED_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SPEED_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "91bd749b-804f-441b-8c39-e9e0e47d776a",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SPEED_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SPEED_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SPEED_2(0)__PA,
            oe => open,
            pad_in => SPEED_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SPEED_3:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "a2ccb0af-fcd4-4781-881d-2d47b0460cd5",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SPEED_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SPEED_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SPEED_3(0)__PA,
            oe => open,
            pad_in => SPEED_3(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SPEED_4:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d677128d-4259-4e05-afbd-9e2035c39aa4",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SPEED_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SPEED_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SPEED_4(0)__PA,
            oe => open,
            pad_in => SPEED_4(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_305,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_2(0)__PA,
            oe => open,
            pin_input => Net_352,
            pad_out => Tx_2(0)_PAD,
            pad_in => Tx_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \I2C_1:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \I2C_1:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C_1:Net_643_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (!main_0 * main_2 * !main_6) + (!main_0 * main_3 * !main_6 * !main_7) + (!main_0 * main_4 * main_5 * !main_6 * main_7) + (!main_1 * !main_2 * main_3 * main_4 * !main_6) + (!main_6 * main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:Net_643_3\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:clkgen_cl1\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_1:bI2C_UDB:cnt_reset\);

    \I2C_1:bI2C_UDB:Master:ClkGen:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
            d0_init => "00001111",
            d1_init => "00001000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_1:Net_970\,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\,
            z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\,
            cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_1:bI2C_UDB:Shifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
            d0_init => "00000100",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_1:Net_970\,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\,
            route_si => \I2C_1:bI2C_UDB:sda_in_reg\,
            so_comb => \I2C_1:bI2C_UDB:shift_data_out\,
            f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_1:bI2C_UDB:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_1:Net_970\,
            status_6 => open,
            status_5 => \I2C_1:bI2C_UDB:status_5\,
            status_4 => \I2C_1:bI2C_UDB:status_4\,
            status_3 => \I2C_1:bI2C_UDB:status_3\,
            status_2 => \I2C_1:bI2C_UDB:status_2\,
            status_1 => \I2C_1:bI2C_UDB:status_1\,
            status_0 => \I2C_1:bI2C_UDB:status_0\,
            interrupt => \I2C_1:Net_697\);

    \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_1:Net_970\,
            control_7 => \I2C_1:bI2C_UDB:control_7\,
            control_6 => \I2C_1:bI2C_UDB:control_6\,
            control_5 => \I2C_1:bI2C_UDB:control_5\,
            control_4 => \I2C_1:bI2C_UDB:control_4\,
            control_3 => \I2C_1:bI2C_UDB:control_3\,
            control_2 => \I2C_1:bI2C_UDB:control_2\,
            control_1 => \I2C_1:bI2C_UDB:control_1\,
            control_0 => \I2C_1:bI2C_UDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_1:bI2C_UDB:bus_busy_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:bus_busy_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_1:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_1:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_1:bI2C_UDB:sda_in_last2_reg\,
            main_5 => \I2C_1:bI2C_UDB:m_reset\,
            main_6 => \I2C_1:bI2C_UDB:bus_busy_reg\);

    \I2C_1:bI2C_UDB:clk_eq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:clk_eq_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:Net_1109_0\,
            main_1 => \I2C_1:Net_643_3\);

    \I2C_1:bI2C_UDB:clkgen_tc1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_1:bI2C_UDB:m_reset\,
            main_2 => \I2C_1:bI2C_UDB:cnt_reset\);

    \I2C_1:bI2C_UDB:clkgen_tc2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:clkgen_tc2_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:m_reset\,
            main_1 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_1:bI2C_UDB:cnt_reset\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_5 * main_6 * !main_7 * main_8) + (main_1 * !main_5 * main_6 * !main_7 * main_8) + (main_2 * !main_5 * main_6 * !main_7 * main_8) + (main_3 * main_4 * !main_5 * main_6 * !main_7 * main_8)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cnt_reset\,
            main_0 => \I2C_1:bI2C_UDB:m_state_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_3\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_state_1\,
            main_4 => \I2C_1:bI2C_UDB:m_state_0\,
            main_5 => \I2C_1:bI2C_UDB:scl_in_reg\,
            main_6 => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_1:Net_643_3\);

    \I2C_1:bI2C_UDB:cs_addr_clkgen_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:clk_eq_reg\);

    \I2C_1:bI2C_UDB:cs_addr_clkgen_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\,
            main_0 => \I2C_1:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_1:bI2C_UDB:cnt_reset\);

    \I2C_1:bI2C_UDB:cs_addr_shifter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (!main_1 * !main_2) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_shifter_0\,
            main_0 => \I2C_1:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:cnt_reset\);

    \I2C_1:bI2C_UDB:cs_addr_shifter_1\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_1:bI2C_UDB:lost_arb_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:lost_arb_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_1 => \I2C_1:bI2C_UDB:m_reset\,
            main_2 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \I2C_1:bI2C_UDB:m_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_reset\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:control_1\);

    \I2C_1:bI2C_UDB:m_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_5 * !main_6 * main_7) + (main_5 * !main_6 * !main_7) + (main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_0\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0_split\);

    \I2C_1:bI2C_UDB:m_state_0_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * main_10) + (main_1 * !main_4 * main_6 * main_7 * main_8 * !main_9 * !main_11) + (!main_2 * main_3 * main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_4 * main_5 * main_6 * main_7 * !main_9 * main_10) + (main_4 * !main_5 * !main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_0_split\,
            main_0 => \I2C_1:bI2C_UDB:control_7\,
            main_1 => \I2C_1:bI2C_UDB:control_6\,
            main_2 => \I2C_1:bI2C_UDB:control_5\,
            main_3 => \I2C_1:bI2C_UDB:control_4\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \I2C_1:bI2C_UDB:m_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_1 * main_2 * !main_4 * main_5 * !main_6 * main_7) + (!main_1 * main_2 * main_4 * !main_5 * !main_6) + (main_1 * !main_2 * main_3 * main_5 * !main_6 * main_7) + (main_1 * !main_2 * main_4 * !main_5 * !main_6) + (!main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_4 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_1\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_1:bI2C_UDB:m_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_4) + (main_2 * main_3) + (main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_2\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:m_state_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_3\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_reset\,
            main_4 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_5 => \I2C_1:bI2C_UDB:m_state_2_split\);

    \I2C_1:bI2C_UDB:m_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_2 * main_4 * main_5 * !main_7 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * !main_8 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_10 * main_11) + (!main_4 * !main_5 * main_6 * !main_7 * main_10) + (!main_4 * main_5 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_7 * main_8 * !main_9 * main_10)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_2_split\,
            main_0 => \I2C_1:bI2C_UDB:control_6\,
            main_1 => \I2C_1:bI2C_UDB:control_5\,
            main_2 => \I2C_1:bI2C_UDB:control_4\,
            main_3 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \I2C_1:bI2C_UDB:m_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_4 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * !main_9) + (!main_4 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_5 * !main_9 * !main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_3\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:control_6\,
            main_1 => \I2C_1:bI2C_UDB:control_5\,
            main_2 => \I2C_1:bI2C_UDB:control_2\,
            main_3 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \I2C_1:bI2C_UDB:m_state_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_4\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:control_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_state_1\,
            main_4 => \I2C_1:bI2C_UDB:m_state_0\,
            main_5 => \I2C_1:bI2C_UDB:m_reset\,
            main_6 => \I2C_1:bI2C_UDB:m_state_4_split\);

    \I2C_1:bI2C_UDB:m_state_4_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * !main_9) + (main_4 * !main_5 * !main_7 * !main_9) + (main_4 * !main_5 * !main_8 * !main_9) + (main_4 * !main_9 * !main_10)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_4_split\,
            main_0 => \I2C_1:bI2C_UDB:control_6\,
            main_1 => \I2C_1:bI2C_UDB:control_5\,
            main_2 => \I2C_1:bI2C_UDB:control_2\,
            main_3 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \I2C_1:bI2C_UDB:scl_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:scl_in_last2_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:scl_in_last_reg\);

    \I2C_1:bI2C_UDB:scl_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:scl_in_reg\);

    \I2C_1:bI2C_UDB:scl_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:scl_in_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:Net_1109_0\);

    \I2C_1:bI2C_UDB:sda_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:sda_in_last2_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:sda_in_last_reg\);

    \I2C_1:bI2C_UDB:sda_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:sda_in_last_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:sda_in_reg\);

    \I2C_1:bI2C_UDB:sda_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:sda_in_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:Net_1109_1\);

    \I2C_1:bI2C_UDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_0\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:status_0\,
            main_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_1:bI2C_UDB:m_state_4\,
            main_3 => \I2C_1:bI2C_UDB:m_state_3\,
            main_4 => \I2C_1:bI2C_UDB:m_state_2\,
            main_5 => \I2C_1:bI2C_UDB:m_state_1\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\);

    \I2C_1:bI2C_UDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * main_8) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_8) + (main_0 * main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_1\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:status_1\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:Net_1109_1\,
            main_7 => \I2C_1:bI2C_UDB:m_reset\,
            main_8 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_1:bI2C_UDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_2\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:status_2\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\);

    \I2C_1:bI2C_UDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_3\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:status_3\,
            main_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_1:bI2C_UDB:m_state_4\,
            main_3 => \I2C_1:bI2C_UDB:m_state_3\,
            main_4 => \I2C_1:bI2C_UDB:m_state_2\,
            main_5 => \I2C_1:bI2C_UDB:m_state_1\,
            main_6 => \I2C_1:bI2C_UDB:m_state_0\,
            main_7 => \I2C_1:bI2C_UDB:m_reset\);

    \I2C_1:bI2C_UDB:status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_4\,
            main_0 => \I2C_1:bI2C_UDB:m_state_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_3\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_state_1\,
            main_4 => \I2C_1:bI2C_UDB:m_state_0\);

    \I2C_1:bI2C_UDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_5\,
            main_0 => \I2C_1:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_1:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_1:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_1:bI2C_UDB:sda_in_last2_reg\);

    \I2C_1:sda_x_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_8 * !main_10) + (!main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_2 * !main_3 * main_4 * !main_8 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * main_10) + (!main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8 * main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:sda_x_wire\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:sda_x_wire\,
            main_1 => \I2C_1:bI2C_UDB:control_4\,
            main_2 => \I2C_1:bI2C_UDB:shift_data_out\,
            main_3 => \I2C_1:bI2C_UDB:m_state_4\,
            main_4 => \I2C_1:bI2C_UDB:m_state_3\,
            main_5 => \I2C_1:bI2C_UDB:m_state_2\,
            main_6 => \I2C_1:bI2C_UDB:m_state_1\,
            main_7 => \I2C_1:bI2C_UDB:m_state_0\,
            main_8 => \I2C_1:bI2C_UDB:m_reset\,
            main_9 => \I2C_1:bI2C_UDB:lost_arb_reg\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc2_reg\);

    \I2C_2:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \I2C_2:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C_2:Net_643_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (!main_0 * main_2 * !main_6) + (!main_0 * main_3 * !main_6 * !main_7) + (!main_0 * main_4 * main_5 * !main_6 * main_7) + (!main_1 * !main_2 * main_3 * main_4 * !main_6) + (!main_6 * main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:Net_643_3\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:clkgen_cl1\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:m_reset\,
            main_7 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_2:bI2C_UDB:cnt_reset\);

    \I2C_2:bI2C_UDB:Master:ClkGen:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
            d0_init => "00001111",
            d1_init => "00001000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_2:Net_970\,
            cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_clkgen_1\,
            cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_clkgen_0\,
            z0_comb => \I2C_2:bI2C_UDB:clkgen_tc\,
            cl1_comb => \I2C_2:bI2C_UDB:clkgen_cl1\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_2:bI2C_UDB:Shifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
            d0_init => "00000100",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_2:Net_970\,
            cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\,
            cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_shifter_0\,
            route_si => \I2C_2:bI2C_UDB:sda_in_reg\,
            so_comb => \I2C_2:bI2C_UDB:shift_data_out\,
            f1_blk_stat_comb => \I2C_2:bI2C_UDB:tx_reg_empty\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_2:bI2C_UDB:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_2:Net_970\,
            status_6 => open,
            status_5 => \I2C_2:bI2C_UDB:status_5\,
            status_4 => \I2C_2:bI2C_UDB:status_4\,
            status_3 => \I2C_2:bI2C_UDB:status_3\,
            status_2 => \I2C_2:bI2C_UDB:status_2\,
            status_1 => \I2C_2:bI2C_UDB:status_1\,
            status_0 => \I2C_2:bI2C_UDB:status_0\,
            interrupt => \I2C_2:Net_697\);

    \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_2:Net_970\,
            control_7 => \I2C_2:bI2C_UDB:control_7\,
            control_6 => \I2C_2:bI2C_UDB:control_6\,
            control_5 => \I2C_2:bI2C_UDB:control_5\,
            control_4 => \I2C_2:bI2C_UDB:control_4\,
            control_3 => \I2C_2:bI2C_UDB:control_3\,
            control_2 => \I2C_2:bI2C_UDB:control_2\,
            control_1 => \I2C_2:bI2C_UDB:control_1\,
            control_0 => \I2C_2:bI2C_UDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_2:bI2C_UDB:bus_busy_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:bus_busy_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_2:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_2:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_2:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_2:bI2C_UDB:sda_in_last2_reg\,
            main_5 => \I2C_2:bI2C_UDB:m_reset\,
            main_6 => \I2C_2:bI2C_UDB:bus_busy_reg\);

    \I2C_2:bI2C_UDB:clk_eq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:clk_eq_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:Net_1109_0\,
            main_1 => \I2C_2:Net_643_3\);

    \I2C_2:bI2C_UDB:clkgen_tc1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_2:bI2C_UDB:m_reset\,
            main_2 => \I2C_2:bI2C_UDB:cnt_reset\);

    \I2C_2:bI2C_UDB:clkgen_tc2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:clkgen_tc2_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:m_reset\,
            main_1 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_2:bI2C_UDB:cnt_reset\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_5 * main_6 * !main_7 * main_8) + (main_1 * !main_5 * main_6 * !main_7 * main_8) + (main_2 * !main_5 * main_6 * !main_7 * main_8) + (main_3 * main_4 * !main_5 * main_6 * !main_7 * main_8)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:cnt_reset\,
            main_0 => \I2C_2:bI2C_UDB:m_state_4\,
            main_1 => \I2C_2:bI2C_UDB:m_state_3\,
            main_2 => \I2C_2:bI2C_UDB:m_state_2\,
            main_3 => \I2C_2:bI2C_UDB:m_state_1\,
            main_4 => \I2C_2:bI2C_UDB:m_state_0\,
            main_5 => \I2C_2:bI2C_UDB:scl_in_reg\,
            main_6 => \I2C_2:bI2C_UDB:scl_in_last_reg\,
            main_7 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_2:Net_643_3\);

    \I2C_2:bI2C_UDB:cs_addr_clkgen_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:cs_addr_clkgen_0\,
            main_0 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:clk_eq_reg\);

    \I2C_2:bI2C_UDB:cs_addr_clkgen_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:cs_addr_clkgen_1\,
            main_0 => \I2C_2:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_2:bI2C_UDB:cnt_reset\);

    \I2C_2:bI2C_UDB:cs_addr_shifter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (!main_1 * !main_2) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:cs_addr_shifter_0\,
            main_0 => \I2C_2:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:cnt_reset\);

    \I2C_2:bI2C_UDB:cs_addr_shifter_1\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:cs_addr_shifter_1\,
            main_0 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_2:bI2C_UDB:lost_arb_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:lost_arb_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\,
            main_1 => \I2C_2:bI2C_UDB:m_reset\,
            main_2 => \I2C_2:bI2C_UDB:lost_arb_reg\);

    \I2C_2:bI2C_UDB:m_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_reset\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:control_1\);

    \I2C_2:bI2C_UDB:m_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_5 * !main_6 * main_7) + (main_5 * !main_6 * !main_7) + (main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_0\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:m_reset\,
            main_7 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_2:bI2C_UDB:m_state_0_split\);

    \I2C_2:bI2C_UDB:m_state_0_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * main_10) + (main_1 * !main_4 * main_6 * main_7 * main_8 * !main_9 * !main_11) + (!main_2 * main_3 * main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_4 * main_5 * main_6 * main_7 * !main_9 * main_10) + (main_4 * !main_5 * !main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_0_split\,
            main_0 => \I2C_2:bI2C_UDB:control_7\,
            main_1 => \I2C_2:bI2C_UDB:control_6\,
            main_2 => \I2C_2:bI2C_UDB:control_5\,
            main_3 => \I2C_2:bI2C_UDB:control_4\,
            main_4 => \I2C_2:bI2C_UDB:m_state_4\,
            main_5 => \I2C_2:bI2C_UDB:m_state_3\,
            main_6 => \I2C_2:bI2C_UDB:m_state_2\,
            main_7 => \I2C_2:bI2C_UDB:m_state_1\,
            main_8 => \I2C_2:bI2C_UDB:m_state_0\,
            main_9 => \I2C_2:bI2C_UDB:m_reset\,
            main_10 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_2:bI2C_UDB:lost_arb_reg\);

    \I2C_2:bI2C_UDB:m_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_1 * main_2 * !main_4 * main_5 * !main_6 * main_7) + (!main_1 * main_2 * main_4 * !main_5 * !main_6) + (main_1 * !main_2 * main_3 * main_5 * !main_6 * main_7) + (main_1 * !main_2 * main_4 * !main_5 * !main_6) + (!main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_4 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_1\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:m_reset\,
            main_7 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_2:bI2C_UDB:m_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_4) + (main_2 * main_3) + (main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_2\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:m_state_4\,
            main_1 => \I2C_2:bI2C_UDB:m_state_3\,
            main_2 => \I2C_2:bI2C_UDB:m_state_2\,
            main_3 => \I2C_2:bI2C_UDB:m_reset\,
            main_4 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_5 => \I2C_2:bI2C_UDB:m_state_2_split\);

    \I2C_2:bI2C_UDB:m_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_2 * main_4 * main_5 * !main_7 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * !main_8 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_10 * main_11) + (!main_4 * !main_5 * main_6 * !main_7 * main_10) + (!main_4 * main_5 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_7 * main_8 * !main_9 * main_10)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_2_split\,
            main_0 => \I2C_2:bI2C_UDB:control_6\,
            main_1 => \I2C_2:bI2C_UDB:control_5\,
            main_2 => \I2C_2:bI2C_UDB:control_4\,
            main_3 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_2:bI2C_UDB:m_state_4\,
            main_5 => \I2C_2:bI2C_UDB:m_state_3\,
            main_6 => \I2C_2:bI2C_UDB:m_state_2\,
            main_7 => \I2C_2:bI2C_UDB:m_state_1\,
            main_8 => \I2C_2:bI2C_UDB:m_state_0\,
            main_9 => \I2C_2:bI2C_UDB:m_reset\,
            main_10 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_2:bI2C_UDB:lost_arb_reg\);

    \I2C_2:bI2C_UDB:m_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_4 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * !main_9) + (!main_4 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_5 * !main_9 * !main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_3\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:control_6\,
            main_1 => \I2C_2:bI2C_UDB:control_5\,
            main_2 => \I2C_2:bI2C_UDB:control_2\,
            main_3 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_2:bI2C_UDB:m_state_4\,
            main_5 => \I2C_2:bI2C_UDB:m_state_3\,
            main_6 => \I2C_2:bI2C_UDB:m_state_2\,
            main_7 => \I2C_2:bI2C_UDB:m_state_1\,
            main_8 => \I2C_2:bI2C_UDB:m_state_0\,
            main_9 => \I2C_2:bI2C_UDB:m_reset\,
            main_10 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_2:bI2C_UDB:lost_arb_reg\);

    \I2C_2:bI2C_UDB:m_state_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_4\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:control_4\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_2\,
            main_3 => \I2C_2:bI2C_UDB:m_state_1\,
            main_4 => \I2C_2:bI2C_UDB:m_state_0\,
            main_5 => \I2C_2:bI2C_UDB:m_reset\,
            main_6 => \I2C_2:bI2C_UDB:m_state_4_split\);

    \I2C_2:bI2C_UDB:m_state_4_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * !main_9) + (main_4 * !main_5 * !main_7 * !main_9) + (main_4 * !main_5 * !main_8 * !main_9) + (main_4 * !main_9 * !main_10)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_4_split\,
            main_0 => \I2C_2:bI2C_UDB:control_6\,
            main_1 => \I2C_2:bI2C_UDB:control_5\,
            main_2 => \I2C_2:bI2C_UDB:control_2\,
            main_3 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_2:bI2C_UDB:m_state_4\,
            main_5 => \I2C_2:bI2C_UDB:m_state_3\,
            main_6 => \I2C_2:bI2C_UDB:m_state_2\,
            main_7 => \I2C_2:bI2C_UDB:m_state_1\,
            main_8 => \I2C_2:bI2C_UDB:m_state_0\,
            main_9 => \I2C_2:bI2C_UDB:m_reset\,
            main_10 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_2:bI2C_UDB:lost_arb_reg\);

    \I2C_2:bI2C_UDB:scl_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:scl_in_last2_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:scl_in_last_reg\);

    \I2C_2:bI2C_UDB:scl_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:scl_in_last_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:scl_in_reg\);

    \I2C_2:bI2C_UDB:scl_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:scl_in_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:Net_1109_0\);

    \I2C_2:bI2C_UDB:sda_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:sda_in_last2_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:sda_in_last_reg\);

    \I2C_2:bI2C_UDB:sda_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:sda_in_last_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:sda_in_reg\);

    \I2C_2:bI2C_UDB:sda_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:sda_in_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:Net_1109_1\);

    \I2C_2:bI2C_UDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_0\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:status_0\,
            main_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_2:bI2C_UDB:m_state_4\,
            main_3 => \I2C_2:bI2C_UDB:m_state_3\,
            main_4 => \I2C_2:bI2C_UDB:m_state_2\,
            main_5 => \I2C_2:bI2C_UDB:m_state_1\,
            main_6 => \I2C_2:bI2C_UDB:m_reset\);

    \I2C_2:bI2C_UDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * main_8) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_8) + (main_0 * main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_1\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:status_1\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:Net_1109_1\,
            main_7 => \I2C_2:bI2C_UDB:m_reset\,
            main_8 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_2:bI2C_UDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_2\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:status_2\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:m_reset\);

    \I2C_2:bI2C_UDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_3\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:status_3\,
            main_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_2:bI2C_UDB:m_state_4\,
            main_3 => \I2C_2:bI2C_UDB:m_state_3\,
            main_4 => \I2C_2:bI2C_UDB:m_state_2\,
            main_5 => \I2C_2:bI2C_UDB:m_state_1\,
            main_6 => \I2C_2:bI2C_UDB:m_state_0\,
            main_7 => \I2C_2:bI2C_UDB:m_reset\);

    \I2C_2:bI2C_UDB:status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_4\,
            main_0 => \I2C_2:bI2C_UDB:m_state_4\,
            main_1 => \I2C_2:bI2C_UDB:m_state_3\,
            main_2 => \I2C_2:bI2C_UDB:m_state_2\,
            main_3 => \I2C_2:bI2C_UDB:m_state_1\,
            main_4 => \I2C_2:bI2C_UDB:m_state_0\);

    \I2C_2:bI2C_UDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_5\,
            main_0 => \I2C_2:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_2:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_2:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_2:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_2:bI2C_UDB:sda_in_last2_reg\);

    \I2C_2:sda_x_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_8 * !main_10) + (!main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_2 * !main_3 * main_4 * !main_8 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * main_10) + (!main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8 * main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:sda_x_wire\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:sda_x_wire\,
            main_1 => \I2C_2:bI2C_UDB:control_4\,
            main_2 => \I2C_2:bI2C_UDB:shift_data_out\,
            main_3 => \I2C_2:bI2C_UDB:m_state_4\,
            main_4 => \I2C_2:bI2C_UDB:m_state_3\,
            main_5 => \I2C_2:bI2C_UDB:m_state_2\,
            main_6 => \I2C_2:bI2C_UDB:m_state_1\,
            main_7 => \I2C_2:bI2C_UDB:m_state_0\,
            main_8 => \I2C_2:bI2C_UDB:m_reset\,
            main_9 => \I2C_2:bI2C_UDB:lost_arb_reg\,
            main_10 => \I2C_2:bI2C_UDB:clkgen_tc2_reg\);

    \PWM_1:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_2__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_1:Net_63\,
            cmp => Net_28,
            irq => \PWM_1:Net_54\);

    \UART_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:counter_load_not\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_state_2\,
            main_3 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => Net_318,
            main_3 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:pollcount_1\,
            main_3 => Net_318,
            main_4 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_address_detected\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_address_detected\,
            clock_0 => \UART_1:Net_9\);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:rx_state_0\,
            main_1 => \UART_1:BUART:rx_state_3\,
            main_2 => \UART_1:BUART:rx_state_2\,
            main_3 => \UART_1:BUART:rx_address_detected\);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_318);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_7) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_7) + (main_0 * !main_2 * !main_3 * !main_4 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_state_0\,
            main_1 => \UART_1:BUART:rx_bitclk_enable\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\,
            main_4 => \UART_1:BUART:rx_count_6\,
            main_5 => \UART_1:BUART:rx_count_5\,
            main_6 => \UART_1:BUART:rx_count_4\,
            main_7 => \UART_1:BUART:rx_address_detected\);

    \UART_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_postpoll\,
            main_0 => \UART_1:BUART:pollcount_1\,
            main_1 => Net_318,
            main_2 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * !main_7 * !main_8 * !main_10) + (!main_0 * main_1 * !main_2 * main_3 * !main_7 * !main_9 * !main_10) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_10) + (main_0 * !main_2 * !main_3 * !main_4 * !main_6 * !main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_state_0\,
            main_1 => \UART_1:BUART:rx_bitclk_enable\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\,
            main_4 => \UART_1:BUART:rx_count_6\,
            main_5 => \UART_1:BUART:rx_count_5\,
            main_6 => \UART_1:BUART:rx_count_4\,
            main_7 => \UART_1:BUART:pollcount_1\,
            main_8 => Net_318,
            main_9 => \UART_1:BUART:pollcount_0\,
            main_10 => \UART_1:BUART:rx_address_detected\);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_8) + (!main_0 * main_1 * main_3 * !main_8) + (!main_0 * !main_2 * !main_3 * !main_7 * !main_8 * main_9) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_8) + (main_0 * !main_2 * !main_3 * !main_4 * !main_6 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_state_0\,
            main_1 => \UART_1:BUART:rx_bitclk_enable\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\,
            main_4 => \UART_1:BUART:rx_count_6\,
            main_5 => \UART_1:BUART:rx_count_5\,
            main_6 => \UART_1:BUART:rx_count_4\,
            main_7 => Net_318,
            main_8 => \UART_1:BUART:rx_address_detected\,
            main_9 => \UART_1:BUART:rx_last\);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * !main_7) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_7) + (main_0 * !main_2 * !main_3 * !main_4 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_state_0\,
            main_1 => \UART_1:BUART:rx_bitclk_enable\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\,
            main_4 => \UART_1:BUART:rx_count_6\,
            main_5 => \UART_1:BUART:rx_count_5\,
            main_6 => \UART_1:BUART:rx_count_4\,
            main_7 => \UART_1:BUART:rx_address_detected\);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_state_0\,
            main_1 => \UART_1:BUART:rx_state_3\,
            main_2 => \UART_1:BUART:rx_state_2\,
            main_3 => \UART_1:BUART:rx_address_detected\);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_7) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_state_0\,
            main_1 => \UART_1:BUART:rx_bitclk_enable\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\,
            main_4 => \UART_1:BUART:pollcount_1\,
            main_5 => Net_318,
            main_6 => \UART_1:BUART:pollcount_0\,
            main_7 => \UART_1:BUART:rx_address_detected\);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => Net_243);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:rx_fifonotempty\,
            main_1 => \UART_1:BUART:rx_state_stop1_reg\);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_1:BUART:rx_count_6\,
            count_5 => \UART_1:BUART:rx_count_5\,
            count_4 => \UART_1:BUART:rx_count_4\,
            count_3 => \UART_1:BUART:rx_count_3\,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:rx_address_detected\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => \UART_1:BUART:rx_postpoll\,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => Net_243,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_249);

    \UART_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_1:BUART:tx_status_2\,
            status_1 => \UART_1:BUART:tx_fifo_empty\,
            status_0 => \UART_1:BUART:tx_status_0\,
            interrupt => Net_248);

    \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_0 => \UART_1:BUART:counter_load_not\,
            cl0_comb => \UART_1:BUART:tx_bitclk_dp\,
            cl1_comb => \UART_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_bitclk_dp\);

    \UART_1:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_0 => \UART_1:BUART:tx_bitclk_dp\);

    \UART_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_4 * !main_5) + (!main_0 * main_1 * main_3) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5) + (main_1 * !main_2 * main_3 * !main_5) + (main_1 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_fifo_empty\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_bitclk\,
            main_5 => Net_389);

    \UART_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_state_2\,
            main_3 => \UART_1:BUART:tx_bitclk\,
            main_4 => \UART_1:BUART:tx_counter_dp\);

    \UART_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_state_2\,
            main_3 => \UART_1:BUART:tx_bitclk\,
            main_4 => \UART_1:BUART:tx_counter_dp\);

    \UART_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_0\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_fifo_empty\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_2\,
            main_0 => \UART_1:BUART:tx_fifo_notfull\);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:txn\,
            main_1 => \UART_1:BUART:tx_state_1\,
            main_2 => \UART_1:BUART:tx_state_0\,
            main_3 => \UART_1:BUART:tx_shift_out\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_bitclk\,
            main_6 => \UART_1:BUART:tx_counter_dp\);

    \UART_1:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_249,
            clock => ClockBlock_BUS_CLK);

    \UART_1:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_248,
            clock => ClockBlock_BUS_CLK);

    \UART_2:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:counter_load_not\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_state_2\);

    \UART_2:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:pollcount_0\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_count_2\,
            main_1 => \UART_2:BUART:rx_count_1\,
            main_2 => Net_357,
            main_3 => \UART_2:BUART:pollcount_0\);

    \UART_2:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:pollcount_1\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_count_2\,
            main_1 => \UART_2:BUART:rx_count_1\,
            main_2 => \UART_2:BUART:pollcount_1\,
            main_3 => Net_357,
            main_4 => \UART_2:BUART:pollcount_0\);

    \UART_2:BUART:rx_address_detected\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_address_detected\,
            clock_0 => \UART_2:Net_9\);

    \UART_2:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_bitclk_enable\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_count_2\,
            main_1 => \UART_2:BUART:rx_count_1\,
            main_2 => \UART_2:BUART:rx_count_0\);

    \UART_2:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_counter_load\,
            main_0 => \UART_2:BUART:rx_state_0\,
            main_1 => \UART_2:BUART:rx_state_3\,
            main_2 => \UART_2:BUART:rx_state_2\,
            main_3 => \UART_2:BUART:rx_address_detected\);

    \UART_2:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_last\,
            clock_0 => \UART_2:Net_9\,
            main_0 => Net_357);

    \UART_2:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_7) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_7) + (main_0 * !main_2 * !main_3 * !main_4 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_load_fifo\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_state_0\,
            main_1 => \UART_2:BUART:rx_bitclk_enable\,
            main_2 => \UART_2:BUART:rx_state_3\,
            main_3 => \UART_2:BUART:rx_state_2\,
            main_4 => \UART_2:BUART:rx_count_6\,
            main_5 => \UART_2:BUART:rx_count_5\,
            main_6 => \UART_2:BUART:rx_count_4\,
            main_7 => \UART_2:BUART:rx_address_detected\);

    \UART_2:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_postpoll\,
            main_0 => \UART_2:BUART:pollcount_1\,
            main_1 => Net_357,
            main_2 => \UART_2:BUART:pollcount_0\);

    \UART_2:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * !main_7 * !main_8 * !main_10) + (!main_0 * main_1 * !main_2 * main_3 * !main_7 * !main_9 * !main_10) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_10) + (main_0 * !main_2 * !main_3 * !main_4 * !main_6 * !main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_state_0\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_state_0\,
            main_1 => \UART_2:BUART:rx_bitclk_enable\,
            main_2 => \UART_2:BUART:rx_state_3\,
            main_3 => \UART_2:BUART:rx_state_2\,
            main_4 => \UART_2:BUART:rx_count_6\,
            main_5 => \UART_2:BUART:rx_count_5\,
            main_6 => \UART_2:BUART:rx_count_4\,
            main_7 => \UART_2:BUART:pollcount_1\,
            main_8 => Net_357,
            main_9 => \UART_2:BUART:pollcount_0\,
            main_10 => \UART_2:BUART:rx_address_detected\);

    \UART_2:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_8) + (!main_0 * main_1 * main_3 * !main_8) + (!main_0 * !main_2 * !main_3 * !main_7 * !main_8 * main_9) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_8) + (main_0 * !main_2 * !main_3 * !main_4 * !main_6 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_state_2\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_state_0\,
            main_1 => \UART_2:BUART:rx_bitclk_enable\,
            main_2 => \UART_2:BUART:rx_state_3\,
            main_3 => \UART_2:BUART:rx_state_2\,
            main_4 => \UART_2:BUART:rx_count_6\,
            main_5 => \UART_2:BUART:rx_count_5\,
            main_6 => \UART_2:BUART:rx_count_4\,
            main_7 => Net_357,
            main_8 => \UART_2:BUART:rx_address_detected\,
            main_9 => \UART_2:BUART:rx_last\);

    \UART_2:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * !main_7) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_7) + (main_0 * !main_2 * !main_3 * !main_4 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_state_3\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_state_0\,
            main_1 => \UART_2:BUART:rx_bitclk_enable\,
            main_2 => \UART_2:BUART:rx_state_3\,
            main_3 => \UART_2:BUART:rx_state_2\,
            main_4 => \UART_2:BUART:rx_count_6\,
            main_5 => \UART_2:BUART:rx_count_5\,
            main_6 => \UART_2:BUART:rx_count_4\,
            main_7 => \UART_2:BUART:rx_address_detected\);

    \UART_2:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_state_0\,
            main_1 => \UART_2:BUART:rx_state_3\,
            main_2 => \UART_2:BUART:rx_state_2\,
            main_3 => \UART_2:BUART:rx_address_detected\);

    \UART_2:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_7) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_status_3\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_state_0\,
            main_1 => \UART_2:BUART:rx_bitclk_enable\,
            main_2 => \UART_2:BUART:rx_state_3\,
            main_3 => \UART_2:BUART:rx_state_2\,
            main_4 => \UART_2:BUART:pollcount_1\,
            main_5 => Net_357,
            main_6 => \UART_2:BUART:pollcount_0\,
            main_7 => \UART_2:BUART:rx_address_detected\);

    \UART_2:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_status_4\,
            main_0 => \UART_2:BUART:rx_load_fifo\,
            main_1 => \UART_2:BUART:rx_fifofull\);

    \UART_2:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_status_5\,
            main_0 => \UART_2:BUART:rx_fifonotempty\,
            main_1 => \UART_2:BUART:rx_state_stop1_reg\);

    \UART_2:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_2:Net_9\,
            reset => open,
            load => \UART_2:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_2:BUART:rx_count_6\,
            count_5 => \UART_2:BUART:rx_count_5\,
            count_4 => \UART_2:BUART:rx_count_4\,
            count_3 => \UART_2:BUART:rx_count_3\,
            count_2 => \UART_2:BUART:rx_count_2\,
            count_1 => \UART_2:BUART:rx_count_1\,
            count_0 => \UART_2:BUART:rx_count_0\,
            tc => \UART_2:BUART:rx_count7_tc\);

    \UART_2:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            cs_addr_2 => \UART_2:BUART:rx_address_detected\,
            cs_addr_1 => \UART_2:BUART:rx_state_0\,
            cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\,
            route_si => \UART_2:BUART:rx_postpoll\,
            f0_load => \UART_2:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_2:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            status_6 => open,
            status_5 => \UART_2:BUART:rx_status_5\,
            status_4 => \UART_2:BUART:rx_status_4\,
            status_3 => \UART_2:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_359);

    \UART_2:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            cs_addr_2 => \UART_2:BUART:tx_state_1\,
            cs_addr_1 => \UART_2:BUART:tx_state_0\,
            cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_2:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_2:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_2:BUART:tx_fifo_notfull\,
            status_2 => \UART_2:BUART:tx_status_2\,
            status_1 => \UART_2:BUART:tx_fifo_empty\,
            status_0 => \UART_2:BUART:tx_status_0\);

    \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            cs_addr_0 => \UART_2:BUART:counter_load_not\,
            ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_2:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_2:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_bitclk\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_state_2\);

    \UART_2:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_state_0\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_fifo_empty\,
            main_4 => \UART_2:BUART:tx_state_2\,
            main_5 => \UART_2:BUART:tx_bitclk\);

    \UART_2:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_state_1\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_state_2\,
            main_4 => \UART_2:BUART:tx_counter_dp\,
            main_5 => \UART_2:BUART:tx_bitclk\);

    \UART_2:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_state_2\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_state_2\,
            main_4 => \UART_2:BUART:tx_counter_dp\,
            main_5 => \UART_2:BUART:tx_bitclk\);

    \UART_2:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_status_0\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_fifo_empty\,
            main_4 => \UART_2:BUART:tx_state_2\);

    \UART_2:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_status_2\,
            main_0 => \UART_2:BUART:tx_fifo_notfull\);

    \UART_2:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:txn\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:txn\,
            main_1 => \UART_2:BUART:tx_state_1\,
            main_2 => \UART_2:BUART:tx_state_0\,
            main_3 => \UART_2:BUART:tx_shift_out\,
            main_4 => \UART_2:BUART:tx_state_2\,
            main_5 => \UART_2:BUART:tx_counter_dp\,
            main_6 => \UART_2:BUART:tx_bitclk\);

    \VDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \VDAC8_2:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \VDAC8_3:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \VDAC8_4:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    cts:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    cts(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cts",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cts(0)__PA,
            oe => open,
            fb => Net_389,
            pad_in => cts(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    isr_1:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_249,
            clock => ClockBlock_BUS_CLK);

    isr_2:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_359,
            clock => ClockBlock_BUS_CLK);

    rts:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "818a4485-3e66-4e1b-975a-5fdee25515bc",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    rts(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "rts",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => rts(0)__PA,
            oe => open,
            pin_input => Net_243,
            pad_out => rts(0)_PAD,
            pad_in => rts(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    sto:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ba20fdd1-ae65-43c9-abe9-d037e25723f4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    sto(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "sto",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => sto(0)__PA,
            oe => open,
            pad_in => sto(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    timer1:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_382_local,
            clock => ClockBlock_BUS_CLK);

END __DEFAULT__;
