<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Mylatch.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CSR_LATCH.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="CSR_LATCH.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CSR_LATCH_CSR_LATCH_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CSR_LATCH_CSR_LATCH_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="D_FLIPFLOP.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_FLIPFLOP_D_FLIPFLOP_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_FLIPFLOP_D_FLIPFLOP_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="D_LATCH.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_LATCH_D_LATCH_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_LATCH_D_LATCH_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MS_FLIPFLOP.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MS_FLIPFLOP_MS_FLIPFLOP_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MS_FLIPFLOP_MS_FLIPFLOP_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MS_FLIPFLOP_MS_FLIPFLOP_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MS_FLIPFLOP_MS_FLIPFLOP_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SE_LATCH.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SE_LATCH_SE_LATCH_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SE_LATCH_SE_LATCH_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SR_LATCH.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SR_LATCH.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="SR_LATCH.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SR_LATCH.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SR_LATCH.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SR_LATCH.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SR_LATCH.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SR_LATCH.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SR_LATCH.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SR_LATCH.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SR_LATCH.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SR_LATCH.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SR_LATCH_SR_LATCH_sch_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SR_LATCH_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SR_LATCH_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SR_LATCH_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SR_LATCH_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SR_LATCH_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SR_LATCH_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1607329809" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1607329809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669027471" xil_pn:in_ck="-2236674245302954710" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1669027470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CSR_TEST.v"/>
      <outfile xil_pn:name="C_TEST.v"/>
      <outfile xil_pn:name="D_TEST.v"/>
      <outfile xil_pn:name="MS_TEST.v"/>
      <outfile xil_pn:name="SR_LATCH_sim.v"/>
      <outfile xil_pn:name="mysim.v"/>
    </transform>
    <transform xil_pn:end_ts="1669022620" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2421736588235463735" xil_pn:start_ts="1669022620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669022623" xil_pn:in_ck="-2893148259134174377" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1504262655211817877" xil_pn:start_ts="1669022620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CSR_LATCH.vf"/>
      <outfile xil_pn:name="D_FLIPFLOP.vf"/>
      <outfile xil_pn:name="D_LATCH.vf"/>
      <outfile xil_pn:name="MS_FLIPFLOP.vf"/>
      <outfile xil_pn:name="SE_LATCH.vf"/>
      <outfile xil_pn:name="SR_LATCH.vf"/>
    </transform>
    <transform xil_pn:end_ts="1607329810" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-157543697689709466" xil_pn:start_ts="1607329810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669027471" xil_pn:in_ck="-2348303269707444171" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1669027471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CSR_LATCH.vf"/>
      <outfile xil_pn:name="CSR_TEST.v"/>
      <outfile xil_pn:name="C_TEST.v"/>
      <outfile xil_pn:name="D_FLIPFLOP.vf"/>
      <outfile xil_pn:name="D_LATCH.vf"/>
      <outfile xil_pn:name="D_TEST.v"/>
      <outfile xil_pn:name="MS_FLIPFLOP.vf"/>
      <outfile xil_pn:name="MS_TEST.v"/>
      <outfile xil_pn:name="SE_LATCH.vf"/>
      <outfile xil_pn:name="SR_LATCH.vf"/>
      <outfile xil_pn:name="SR_LATCH_sim.v"/>
      <outfile xil_pn:name="mysim.v"/>
    </transform>
    <transform xil_pn:end_ts="1669027474" xil_pn:in_ck="-2348303269707444171" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8792524454078158575" xil_pn:start_ts="1669027471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MS_FLIPFLOP_MS_FLIPFLOP_sch_tb_beh.prj"/>
      <outfile xil_pn:name="MS_FLIPFLOP_MS_FLIPFLOP_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1669027474" xil_pn:in_ck="-3783552918671641090" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7114085936063184882" xil_pn:start_ts="1669027474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MS_FLIPFLOP_MS_FLIPFLOP_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1669022786" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1669022786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669022789" xil_pn:in_ck="-740809655751839832" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4829115940599070228" xil_pn:start_ts="1669022786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="SR_LATCH.vf"/>
    </transform>
    <transform xil_pn:end_ts="1669022789" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-157543697689709466" xil_pn:start_ts="1669022789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669022789" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1669022789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669022789" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4265979689454704608" xil_pn:start_ts="1669022789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669022789" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1669022789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1669022789" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8845217614262704176" xil_pn:start_ts="1669022789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1669022808" xil_pn:in_ck="131063732633197818" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1157424077186605305" xil_pn:start_ts="1669022789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SR_LATCH.jhd"/>
      <outfile xil_pn:name="SR_LATCH.lso"/>
      <outfile xil_pn:name="SR_LATCH.ngc"/>
      <outfile xil_pn:name="SR_LATCH.ngr"/>
      <outfile xil_pn:name="SR_LATCH.prj"/>
      <outfile xil_pn:name="SR_LATCH.stx"/>
      <outfile xil_pn:name="SR_LATCH.syr"/>
      <outfile xil_pn:name="SR_LATCH.xst"/>
      <outfile xil_pn:name="SR_LATCH_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1669022808" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892787811860786" xil_pn:start_ts="1669022808">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1669022820" xil_pn:in_ck="4325103176895519414" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2335084559901375874" xil_pn:start_ts="1669022808">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SR_LATCH.bld"/>
      <outfile xil_pn:name="SR_LATCH.ngd"/>
      <outfile xil_pn:name="SR_LATCH_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1669022851" xil_pn:in_ck="4325103176895519415" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="1307078288329540827" xil_pn:start_ts="1669022820">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SR_LATCH_map.map"/>
      <outfile xil_pn:name="SR_LATCH_map.mrp"/>
      <outfile xil_pn:name="SR_LATCH_map.ngm"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
