|de10boy
Clk => Clk.IN2
KEY[0] => reset.IN2
KEY[1] => ~NO_FANOUT~
VGA_HS <= vga_controller:vga.hs
VGA_VS <= vga_controller:vga.vs
VGA_R[0] <= vga_controller:vga.blank
VGA_R[1] <= vga_controller:vga.blank
VGA_R[2] <= vga_controller:vga.blank
VGA_R[3] <= vga_controller:vga.blank
VGA_G[0] <= vga_controller:vga.blank
VGA_G[1] <= <GND>
VGA_G[2] <= vga_controller:vga.blank
VGA_G[3] <= <GND>
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>


|de10boy|clock_pll:clock_generator
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|de10boy|clock_pll:clock_generator|altpll:altpll_component
inclk[0] => clock_pll_altpll:auto_generated.inclk[0]
inclk[1] => clock_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => clock_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|de10boy|clock_pll:clock_generator|altpll:altpll_component|clock_pll_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|de10boy|cpu:cpu
clock => clock.IN14
reset => reset.IN13
data_in[0] => OR_new.DATAB
data_in[0] => OP16_new.DATAB
data_in[0] => OP16_new.DATAB
data_in[0] => Selector74.IN13
data_in[0] => Selector82.IN6
data_in[0] => Selector90.IN119
data_in[0] => Selector114.IN13
data_in[0] => Selector138.IN13
data_in[0] => Selector146.IN13
data_in[0] => Selector154.IN13
data_in[0] => Selector162.IN13
data_in[0] => F_new.DATAB
data_in[0] => Ram0.RADDR
data_in[0] => Ram1.RADDR
data_in[1] => OR_new.DATAB
data_in[1] => OP16_new.DATAB
data_in[1] => OP16_new.DATAB
data_in[1] => Selector73.IN13
data_in[1] => Selector81.IN6
data_in[1] => Selector89.IN118
data_in[1] => Selector113.IN13
data_in[1] => Selector137.IN13
data_in[1] => Selector145.IN13
data_in[1] => Selector153.IN13
data_in[1] => Selector161.IN13
data_in[1] => F_new.DATAB
data_in[1] => Ram0.RADDR1
data_in[1] => Ram1.RADDR1
data_in[2] => OR_new.DATAB
data_in[2] => OP16_new.DATAB
data_in[2] => OP16_new.DATAB
data_in[2] => Selector72.IN13
data_in[2] => Selector80.IN6
data_in[2] => Selector88.IN118
data_in[2] => Selector112.IN13
data_in[2] => Selector136.IN13
data_in[2] => Selector144.IN13
data_in[2] => Selector152.IN13
data_in[2] => Selector160.IN13
data_in[2] => F_new.DATAB
data_in[2] => Ram0.RADDR2
data_in[2] => Ram1.RADDR2
data_in[3] => OR_new.DATAB
data_in[3] => OP16_new.DATAB
data_in[3] => OP16_new.DATAB
data_in[3] => Selector71.IN13
data_in[3] => Selector79.IN6
data_in[3] => Selector87.IN118
data_in[3] => Selector111.IN13
data_in[3] => Selector135.IN13
data_in[3] => Selector143.IN13
data_in[3] => Selector151.IN13
data_in[3] => Selector159.IN13
data_in[3] => F_new.DATAB
data_in[3] => Ram0.RADDR3
data_in[3] => Ram1.RADDR3
data_in[4] => OR_new.DATAB
data_in[4] => OP16_new.DATAB
data_in[4] => OP16_new.DATAB
data_in[4] => Selector70.IN13
data_in[4] => Selector78.IN6
data_in[4] => Selector86.IN118
data_in[4] => Selector110.IN13
data_in[4] => Selector134.IN13
data_in[4] => Selector142.IN13
data_in[4] => Selector150.IN13
data_in[4] => Selector158.IN13
data_in[4] => F_new.DATAB
data_in[4] => Ram0.RADDR4
data_in[4] => Ram1.RADDR4
data_in[5] => OR_new.DATAB
data_in[5] => OP16_new.DATAB
data_in[5] => OP16_new.DATAB
data_in[5] => Selector69.IN13
data_in[5] => Selector77.IN6
data_in[5] => Selector85.IN118
data_in[5] => Selector109.IN13
data_in[5] => Selector133.IN13
data_in[5] => Selector141.IN13
data_in[5] => Selector149.IN13
data_in[5] => Selector157.IN13
data_in[5] => F_new.DATAB
data_in[5] => Ram0.RADDR5
data_in[5] => Ram1.RADDR5
data_in[6] => OR_new.DATAB
data_in[6] => OP16_new.DATAB
data_in[6] => OP16_new.DATAB
data_in[6] => Selector68.IN13
data_in[6] => Selector76.IN6
data_in[6] => Selector84.IN118
data_in[6] => Selector108.IN13
data_in[6] => Selector132.IN13
data_in[6] => Selector140.IN13
data_in[6] => Selector148.IN13
data_in[6] => Selector156.IN13
data_in[6] => F_new.DATAB
data_in[6] => Ram0.RADDR6
data_in[6] => Ram1.RADDR6
data_in[7] => OR_new.DATAB
data_in[7] => OP16_new.DATAB
data_in[7] => OP16_new.DATAB
data_in[7] => Selector67.IN13
data_in[7] => Selector75.IN6
data_in[7] => Selector83.IN119
data_in[7] => Selector107.IN13
data_in[7] => Selector131.IN13
data_in[7] => Selector139.IN13
data_in[7] => Selector147.IN13
data_in[7] => Selector155.IN13
data_in[7] => F_new.DATAB
data_in[7] => Ram0.RADDR7
data_in[7] => Ram1.RADDR7
data_out[0] <= Selector66.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Selector65.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Selector64.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Selector63.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Selector62.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Selector61.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Selector60.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Selector59.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
mem_wren <= WideOr102.DB_MAX_OUTPUT_PORT_TYPE


|de10boy|cpu:cpu|register:OR_reg
in[0] => data.DATAB
in[1] => data.DATAB
in[2] => data.DATAB
in[3] => data.DATAB
in[4] => data.DATAB
in[5] => data.DATAB
in[6] => data.DATAB
in[7] => data.DATAB
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|de10boy|cpu:cpu|register:OP8_reg
in[0] => data.DATAB
in[1] => data.DATAB
in[2] => data.DATAB
in[3] => data.DATAB
in[4] => data.DATAB
in[5] => data.DATAB
in[6] => data.DATAB
in[7] => data.DATAB
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|de10boy|cpu:cpu|register:OP16_reg
in[0] => data.DATAB
in[1] => data.DATAB
in[2] => data.DATAB
in[3] => data.DATAB
in[4] => data.DATAB
in[5] => data.DATAB
in[6] => data.DATAB
in[7] => data.DATAB
in[8] => data.DATAB
in[9] => data.DATAB
in[10] => data.DATAB
in[11] => data.DATAB
in[12] => data.DATAB
in[13] => data.DATAB
in[14] => data.DATAB
in[15] => data.DATAB
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|de10boy|cpu:cpu|register:PC_reg
in[0] => data.DATAB
in[1] => data.DATAB
in[2] => data.DATAB
in[3] => data.DATAB
in[4] => data.DATAB
in[5] => data.DATAB
in[6] => data.DATAB
in[7] => data.DATAB
in[8] => data.DATAB
in[9] => data.DATAB
in[10] => data.DATAB
in[11] => data.DATAB
in[12] => data.DATAB
in[13] => data.DATAB
in[14] => data.DATAB
in[15] => data.DATAB
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|de10boy|cpu:cpu|register:SP_reg
in[0] => data.DATAB
in[1] => data.DATAB
in[2] => data.DATAB
in[3] => data.DATAB
in[4] => data.DATAB
in[5] => data.DATAB
in[6] => data.DATAB
in[7] => data.DATAB
in[8] => data.DATAB
in[9] => data.DATAB
in[10] => data.DATAB
in[11] => data.DATAB
in[12] => data.DATAB
in[13] => data.DATAB
in[14] => data.DATAB
in[15] => data.DATAB
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|de10boy|cpu:cpu|register:A_reg
in[0] => data.DATAB
in[1] => data.DATAB
in[2] => data.DATAB
in[3] => data.DATAB
in[4] => data.DATAB
in[5] => data.DATAB
in[6] => data.DATAB
in[7] => data.DATAB
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|de10boy|cpu:cpu|register:F_reg
in[0] => data.DATAB
in[1] => data.DATAB
in[2] => data.DATAB
in[3] => data.DATAB
in[4] => data.DATAB
in[5] => data.DATAB
in[6] => data.DATAB
in[7] => data.DATAB
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|de10boy|cpu:cpu|register:B_reg
in[0] => data.DATAB
in[1] => data.DATAB
in[2] => data.DATAB
in[3] => data.DATAB
in[4] => data.DATAB
in[5] => data.DATAB
in[6] => data.DATAB
in[7] => data.DATAB
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|de10boy|cpu:cpu|register:C_reg
in[0] => data.DATAB
in[1] => data.DATAB
in[2] => data.DATAB
in[3] => data.DATAB
in[4] => data.DATAB
in[5] => data.DATAB
in[6] => data.DATAB
in[7] => data.DATAB
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|de10boy|cpu:cpu|register:D_reg
in[0] => data.DATAB
in[1] => data.DATAB
in[2] => data.DATAB
in[3] => data.DATAB
in[4] => data.DATAB
in[5] => data.DATAB
in[6] => data.DATAB
in[7] => data.DATAB
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|de10boy|cpu:cpu|register:E_reg
in[0] => data.DATAB
in[1] => data.DATAB
in[2] => data.DATAB
in[3] => data.DATAB
in[4] => data.DATAB
in[5] => data.DATAB
in[6] => data.DATAB
in[7] => data.DATAB
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|de10boy|cpu:cpu|register:H_reg
in[0] => data.DATAB
in[1] => data.DATAB
in[2] => data.DATAB
in[3] => data.DATAB
in[4] => data.DATAB
in[5] => data.DATAB
in[6] => data.DATAB
in[7] => data.DATAB
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|de10boy|cpu:cpu|register:L_reg
in[0] => data.DATAB
in[1] => data.DATAB
in[2] => data.DATAB
in[3] => data.DATAB
in[4] => data.DATAB
in[5] => data.DATAB
in[6] => data.DATAB
in[7] => data.DATAB
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|de10boy|cpu:cpu|register:is_prefixed_op_flag
in[0] => data.DATAB
clock => data[0].CLK
reset => data.OUTPUTSELECT
load => data.OUTPUTSELECT
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|de10boy|cpu:cpu|opcode_string:opcode_to_string
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
is_prefixed_op => opcode_str.OUTPUTSELECT
current_op[0] => Ram0.RADDR
current_op[0] => Ram1.RADDR
current_op[1] => Ram0.RADDR1
current_op[1] => Ram1.RADDR1
current_op[2] => Ram0.RADDR2
current_op[2] => Ram1.RADDR2
current_op[3] => Ram0.RADDR3
current_op[3] => Ram1.RADDR3
current_op[4] => Ram0.RADDR4
current_op[4] => Ram1.RADDR4
current_op[5] => Ram0.RADDR5
current_op[5] => Ram1.RADDR5
current_op[6] => Ram0.RADDR6
current_op[6] => Ram1.RADDR6
current_op[7] => Ram0.RADDR7
current_op[7] => Ram1.RADDR7
opcode_str[0] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[1] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[2] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[3] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[4] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[5] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[6] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[7] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[8] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[9] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[10] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[11] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[12] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[13] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[14] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[15] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[16] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[17] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[18] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[19] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[20] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[21] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[22] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[23] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[24] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[25] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[26] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[27] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[28] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[29] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[30] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[31] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[32] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[33] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[34] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[35] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[36] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[37] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[38] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[39] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[40] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[41] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[42] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[43] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[44] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[45] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[46] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[47] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[48] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[49] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[50] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[51] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[52] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[53] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[54] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[55] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[56] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[57] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[58] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[59] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[60] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[61] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[62] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[63] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[64] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[65] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[66] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[67] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[68] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[69] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[70] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[71] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[72] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[73] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[74] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[75] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[76] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[77] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[78] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[79] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[80] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[81] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[82] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[83] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[84] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[85] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[86] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[87] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[88] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[89] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[90] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[91] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[92] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[93] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[94] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[95] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[96] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[97] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[98] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[99] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[100] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[101] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[102] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[103] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[104] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[105] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[106] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[107] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[108] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[109] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[110] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[111] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[112] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[113] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[114] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[115] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[116] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[117] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[118] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[119] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[120] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[121] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[122] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[123] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[124] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[125] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[126] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[127] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[128] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[129] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[130] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[131] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[132] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[133] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[134] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[135] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[136] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[137] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[138] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[139] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[140] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[141] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[142] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[143] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[144] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[145] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[146] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[147] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[148] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[149] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[150] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[151] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[152] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[153] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[154] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[155] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[156] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[157] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[158] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[159] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[160] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[161] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[162] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[163] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[164] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[165] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[166] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[167] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[168] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[169] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[170] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[171] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[172] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[173] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[174] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[175] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[176] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[177] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[178] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[179] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[180] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[181] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[182] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[183] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[184] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[185] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[186] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[187] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[188] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[189] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[190] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE
opcode_str[191] <= opcode_str.DB_MAX_OUTPUT_PORT_TYPE


|de10boy|memory:memory_map
cpu_addr[0] => cpu_addr[0].IN5
cpu_addr[1] => cpu_addr[1].IN5
cpu_addr[2] => cpu_addr[2].IN5
cpu_addr[3] => cpu_addr[3].IN5
cpu_addr[4] => cpu_addr[4].IN5
cpu_addr[5] => cpu_addr[5].IN5
cpu_addr[6] => cpu_addr[6].IN5
cpu_addr[7] => cpu_addr[7].IN5
cpu_addr[8] => cpu_addr[8].IN3
cpu_addr[9] => cpu_addr[9].IN3
cpu_addr[10] => cpu_addr[10].IN3
cpu_addr[11] => cpu_addr[11].IN3
cpu_addr[12] => cpu_addr[12].IN3
cpu_addr[13] => cpu_addr[13].IN1
cpu_addr[14] => cpu_addr[14].IN1
cpu_addr[15] => LessThan0.IN17
cpu_addr[15] => LessThan1.IN17
cpu_addr[15] => LessThan2.IN17
cpu_addr[15] => LessThan3.IN17
cpu_addr[15] => LessThan4.IN17
cpu_addr[15] => LessThan5.IN17
cpu_addr[15] => LessThan6.IN17
cpu_addr[15] => LessThan7.IN17
cpu_addr[15] => LessThan8.IN17
cpu_addr[15] => LessThan9.IN17
cpu_addr[15] => LessThan10.IN17
cpu_addr[15] => LessThan11.IN17
cpu_addr[15] => LessThan12.IN17
cpu_addr[15] => LessThan13.IN17
cpu_addr[15] => LessThan14.IN17
cpu_addr[15] => LessThan15.IN17
cpu_addr[15] => LessThan16.IN17
cpu_addr[15] => Equal0.IN0
ppu_addr[0] => video_ram_addr.DATAB
ppu_addr[0] => video_ram_addr.DATAA
ppu_addr[0] => oam_addr.DATAB
ppu_addr[0] => oam_addr.DATAA
ppu_addr[1] => video_ram_addr.DATAB
ppu_addr[1] => video_ram_addr.DATAA
ppu_addr[1] => oam_addr.DATAB
ppu_addr[1] => oam_addr.DATAA
ppu_addr[2] => video_ram_addr.DATAB
ppu_addr[2] => video_ram_addr.DATAA
ppu_addr[2] => oam_addr.DATAB
ppu_addr[2] => oam_addr.DATAA
ppu_addr[3] => video_ram_addr.DATAB
ppu_addr[3] => video_ram_addr.DATAA
ppu_addr[3] => oam_addr.DATAB
ppu_addr[3] => oam_addr.DATAA
ppu_addr[4] => video_ram_addr.DATAB
ppu_addr[4] => video_ram_addr.DATAA
ppu_addr[4] => oam_addr.DATAB
ppu_addr[4] => oam_addr.DATAA
ppu_addr[5] => video_ram_addr.DATAB
ppu_addr[5] => video_ram_addr.DATAA
ppu_addr[5] => oam_addr.DATAB
ppu_addr[5] => oam_addr.DATAA
ppu_addr[6] => video_ram_addr.DATAB
ppu_addr[6] => video_ram_addr.DATAA
ppu_addr[6] => oam_addr.DATAB
ppu_addr[6] => oam_addr.DATAA
ppu_addr[7] => video_ram_addr.DATAB
ppu_addr[7] => video_ram_addr.DATAA
ppu_addr[7] => oam_addr.DATAB
ppu_addr[7] => oam_addr.DATAA
ppu_addr[8] => video_ram_addr.DATAB
ppu_addr[8] => video_ram_addr.DATAA
ppu_addr[9] => video_ram_addr.DATAB
ppu_addr[9] => video_ram_addr.DATAA
ppu_addr[10] => video_ram_addr.DATAB
ppu_addr[10] => video_ram_addr.DATAA
ppu_addr[11] => video_ram_addr.DATAB
ppu_addr[11] => video_ram_addr.DATAA
ppu_addr[12] => video_ram_addr.DATAB
ppu_addr[12] => video_ram_addr.DATAA
clock => clock.IN7
boot_rom_en => always0.IN1
cpu_wren => video_ram_wren.DATAA
cpu_wren => external_ram_wren.DATAB
cpu_wren => work_ram_wren.DATAB
cpu_wren => work_ram_wren.DATAB
cpu_wren => oam_wren.DATAA
cpu_wren => high_ram_wren.DATAB
ppu_vram_read_en => always0.IN0
ppu_vram_read_en => cpu_data_out.OUTPUTSELECT
ppu_vram_read_en => cpu_data_out.OUTPUTSELECT
ppu_vram_read_en => cpu_data_out.OUTPUTSELECT
ppu_vram_read_en => cpu_data_out.OUTPUTSELECT
ppu_vram_read_en => cpu_data_out.OUTPUTSELECT
ppu_vram_read_en => cpu_data_out.OUTPUTSELECT
ppu_vram_read_en => cpu_data_out.OUTPUTSELECT
ppu_vram_read_en => cpu_data_out.OUTPUTSELECT
ppu_vram_read_en => video_ram_in.OUTPUTSELECT
ppu_vram_read_en => video_ram_in.OUTPUTSELECT
ppu_vram_read_en => video_ram_in.OUTPUTSELECT
ppu_vram_read_en => video_ram_in.OUTPUTSELECT
ppu_vram_read_en => video_ram_in.OUTPUTSELECT
ppu_vram_read_en => video_ram_in.OUTPUTSELECT
ppu_vram_read_en => video_ram_in.OUTPUTSELECT
ppu_vram_read_en => video_ram_in.OUTPUTSELECT
ppu_vram_read_en => video_ram_addr.OUTPUTSELECT
ppu_vram_read_en => video_ram_addr.OUTPUTSELECT
ppu_vram_read_en => video_ram_addr.OUTPUTSELECT
ppu_vram_read_en => video_ram_addr.OUTPUTSELECT
ppu_vram_read_en => video_ram_addr.OUTPUTSELECT
ppu_vram_read_en => video_ram_addr.OUTPUTSELECT
ppu_vram_read_en => video_ram_addr.OUTPUTSELECT
ppu_vram_read_en => video_ram_addr.OUTPUTSELECT
ppu_vram_read_en => video_ram_addr.OUTPUTSELECT
ppu_vram_read_en => video_ram_addr.OUTPUTSELECT
ppu_vram_read_en => video_ram_addr.OUTPUTSELECT
ppu_vram_read_en => video_ram_addr.OUTPUTSELECT
ppu_vram_read_en => video_ram_addr.OUTPUTSELECT
ppu_vram_read_en => video_ram_wren.OUTPUTSELECT
ppu_vram_read_en => always0.IN0
ppu_oam_read_en => always0.IN1
ppu_oam_read_en => cpu_data_out.OUTPUTSELECT
ppu_oam_read_en => cpu_data_out.OUTPUTSELECT
ppu_oam_read_en => cpu_data_out.OUTPUTSELECT
ppu_oam_read_en => cpu_data_out.OUTPUTSELECT
ppu_oam_read_en => cpu_data_out.OUTPUTSELECT
ppu_oam_read_en => cpu_data_out.OUTPUTSELECT
ppu_oam_read_en => cpu_data_out.OUTPUTSELECT
ppu_oam_read_en => cpu_data_out.OUTPUTSELECT
ppu_oam_read_en => oam_in.OUTPUTSELECT
ppu_oam_read_en => oam_in.OUTPUTSELECT
ppu_oam_read_en => oam_in.OUTPUTSELECT
ppu_oam_read_en => oam_in.OUTPUTSELECT
ppu_oam_read_en => oam_in.OUTPUTSELECT
ppu_oam_read_en => oam_in.OUTPUTSELECT
ppu_oam_read_en => oam_in.OUTPUTSELECT
ppu_oam_read_en => oam_in.OUTPUTSELECT
ppu_oam_read_en => oam_addr.OUTPUTSELECT
ppu_oam_read_en => oam_addr.OUTPUTSELECT
ppu_oam_read_en => oam_addr.OUTPUTSELECT
ppu_oam_read_en => oam_addr.OUTPUTSELECT
ppu_oam_read_en => oam_addr.OUTPUTSELECT
ppu_oam_read_en => oam_addr.OUTPUTSELECT
ppu_oam_read_en => oam_addr.OUTPUTSELECT
ppu_oam_read_en => oam_addr.OUTPUTSELECT
ppu_oam_read_en => oam_wren.OUTPUTSELECT
ppu_oam_read_en => always0.IN1
cpu_data_in[0] => high_ram_in[0].IN3
cpu_data_in[1] => high_ram_in[1].IN3
cpu_data_in[2] => high_ram_in[2].IN3
cpu_data_in[3] => high_ram_in[3].IN3
cpu_data_in[4] => high_ram_in[4].IN3
cpu_data_in[5] => high_ram_in[5].IN3
cpu_data_in[6] => high_ram_in[6].IN3
cpu_data_in[7] => high_ram_in[7].IN3
ppu_data_in[0] => video_ram_in.DATAB
ppu_data_in[0] => video_ram_in.DATAA
ppu_data_in[0] => oam_in.DATAB
ppu_data_in[0] => oam_in.DATAA
ppu_data_in[1] => video_ram_in.DATAB
ppu_data_in[1] => video_ram_in.DATAA
ppu_data_in[1] => oam_in.DATAB
ppu_data_in[1] => oam_in.DATAA
ppu_data_in[2] => video_ram_in.DATAB
ppu_data_in[2] => video_ram_in.DATAA
ppu_data_in[2] => oam_in.DATAB
ppu_data_in[2] => oam_in.DATAA
ppu_data_in[3] => video_ram_in.DATAB
ppu_data_in[3] => video_ram_in.DATAA
ppu_data_in[3] => oam_in.DATAB
ppu_data_in[3] => oam_in.DATAA
ppu_data_in[4] => video_ram_in.DATAB
ppu_data_in[4] => video_ram_in.DATAA
ppu_data_in[4] => oam_in.DATAB
ppu_data_in[4] => oam_in.DATAA
ppu_data_in[5] => video_ram_in.DATAB
ppu_data_in[5] => video_ram_in.DATAA
ppu_data_in[5] => oam_in.DATAB
ppu_data_in[5] => oam_in.DATAA
ppu_data_in[6] => video_ram_in.DATAB
ppu_data_in[6] => video_ram_in.DATAA
ppu_data_in[6] => oam_in.DATAB
ppu_data_in[6] => oam_in.DATAA
ppu_data_in[7] => video_ram_in.DATAB
ppu_data_in[7] => video_ram_in.DATAA
ppu_data_in[7] => oam_in.DATAB
ppu_data_in[7] => oam_in.DATAA
cpu_data_out[0] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[1] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[2] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[3] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[4] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[5] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[6] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[7] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
ppu_data_out[0] <= ppu_data_out.DB_MAX_OUTPUT_PORT_TYPE
ppu_data_out[1] <= ppu_data_out.DB_MAX_OUTPUT_PORT_TYPE
ppu_data_out[2] <= ppu_data_out.DB_MAX_OUTPUT_PORT_TYPE
ppu_data_out[3] <= ppu_data_out.DB_MAX_OUTPUT_PORT_TYPE
ppu_data_out[4] <= ppu_data_out.DB_MAX_OUTPUT_PORT_TYPE
ppu_data_out[5] <= ppu_data_out.DB_MAX_OUTPUT_PORT_TYPE
ppu_data_out[6] <= ppu_data_out.DB_MAX_OUTPUT_PORT_TYPE
ppu_data_out[7] <= ppu_data_out.DB_MAX_OUTPUT_PORT_TYPE


|de10boy|memory:memory_map|boot_rom:boot_rom_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|de10boy|memory:memory_map|boot_rom:boot_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qbb1:auto_generated.address_a[0]
address_a[1] => altsyncram_qbb1:auto_generated.address_a[1]
address_a[2] => altsyncram_qbb1:auto_generated.address_a[2]
address_a[3] => altsyncram_qbb1:auto_generated.address_a[3]
address_a[4] => altsyncram_qbb1:auto_generated.address_a[4]
address_a[5] => altsyncram_qbb1:auto_generated.address_a[5]
address_a[6] => altsyncram_qbb1:auto_generated.address_a[6]
address_a[7] => altsyncram_qbb1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qbb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qbb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qbb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qbb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qbb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qbb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qbb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_qbb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_qbb1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de10boy|memory:memory_map|boot_rom:boot_rom_inst|altsyncram:altsyncram_component|altsyncram_qbb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|de10boy|memory:memory_map|cart_rom:cart_rom_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pgb1:auto_generated.address_a[0]
address_a[1] => altsyncram_pgb1:auto_generated.address_a[1]
address_a[2] => altsyncram_pgb1:auto_generated.address_a[2]
address_a[3] => altsyncram_pgb1:auto_generated.address_a[3]
address_a[4] => altsyncram_pgb1:auto_generated.address_a[4]
address_a[5] => altsyncram_pgb1:auto_generated.address_a[5]
address_a[6] => altsyncram_pgb1:auto_generated.address_a[6]
address_a[7] => altsyncram_pgb1:auto_generated.address_a[7]
address_a[8] => altsyncram_pgb1:auto_generated.address_a[8]
address_a[9] => altsyncram_pgb1:auto_generated.address_a[9]
address_a[10] => altsyncram_pgb1:auto_generated.address_a[10]
address_a[11] => altsyncram_pgb1:auto_generated.address_a[11]
address_a[12] => altsyncram_pgb1:auto_generated.address_a[12]
address_a[13] => altsyncram_pgb1:auto_generated.address_a[13]
address_a[14] => altsyncram_pgb1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pgb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pgb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pgb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pgb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pgb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pgb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pgb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_pgb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_pgb1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_5j9:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_5j9:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_s1b:mux2.result[0]
q_a[1] <= mux_s1b:mux2.result[1]
q_a[2] <= mux_s1b:mux2.result[2]
q_a[3] <= mux_s1b:mux2.result[3]
q_a[4] <= mux_s1b:mux2.result[4]
q_a[5] <= mux_s1b:mux2.result[5]
q_a[6] <= mux_s1b:mux2.result[6]
q_a[7] <= mux_s1b:mux2.result[7]


|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|decode_5j9:rden_decode
data[0] => w_anode142w[1].IN0
data[0] => w_anode156w[1].IN1
data[0] => w_anode165w[1].IN0
data[0] => w_anode174w[1].IN1
data[1] => w_anode142w[2].IN0
data[1] => w_anode156w[2].IN0
data[1] => w_anode165w[2].IN1
data[1] => w_anode174w[2].IN1
eq[0] <= w_anode142w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode156w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode165w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode174w[2].DB_MAX_OUTPUT_PORT_TYPE


|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|mux_s1b:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|de10boy|memory:memory_map|ram_8k:video_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|de10boy|memory:memory_map|ram_8k:video_ram|altsyncram:altsyncram_component
wren_a => altsyncram_teh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_teh1:auto_generated.data_a[0]
data_a[1] => altsyncram_teh1:auto_generated.data_a[1]
data_a[2] => altsyncram_teh1:auto_generated.data_a[2]
data_a[3] => altsyncram_teh1:auto_generated.data_a[3]
data_a[4] => altsyncram_teh1:auto_generated.data_a[4]
data_a[5] => altsyncram_teh1:auto_generated.data_a[5]
data_a[6] => altsyncram_teh1:auto_generated.data_a[6]
data_a[7] => altsyncram_teh1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_teh1:auto_generated.address_a[0]
address_a[1] => altsyncram_teh1:auto_generated.address_a[1]
address_a[2] => altsyncram_teh1:auto_generated.address_a[2]
address_a[3] => altsyncram_teh1:auto_generated.address_a[3]
address_a[4] => altsyncram_teh1:auto_generated.address_a[4]
address_a[5] => altsyncram_teh1:auto_generated.address_a[5]
address_a[6] => altsyncram_teh1:auto_generated.address_a[6]
address_a[7] => altsyncram_teh1:auto_generated.address_a[7]
address_a[8] => altsyncram_teh1:auto_generated.address_a[8]
address_a[9] => altsyncram_teh1:auto_generated.address_a[9]
address_a[10] => altsyncram_teh1:auto_generated.address_a[10]
address_a[11] => altsyncram_teh1:auto_generated.address_a[11]
address_a[12] => altsyncram_teh1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_teh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_teh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_teh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_teh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_teh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_teh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_teh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_teh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_teh1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de10boy|memory:memory_map|ram_8k:video_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|de10boy|memory:memory_map|ram_8k:external_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|de10boy|memory:memory_map|ram_8k:external_ram|altsyncram:altsyncram_component
wren_a => altsyncram_teh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_teh1:auto_generated.data_a[0]
data_a[1] => altsyncram_teh1:auto_generated.data_a[1]
data_a[2] => altsyncram_teh1:auto_generated.data_a[2]
data_a[3] => altsyncram_teh1:auto_generated.data_a[3]
data_a[4] => altsyncram_teh1:auto_generated.data_a[4]
data_a[5] => altsyncram_teh1:auto_generated.data_a[5]
data_a[6] => altsyncram_teh1:auto_generated.data_a[6]
data_a[7] => altsyncram_teh1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_teh1:auto_generated.address_a[0]
address_a[1] => altsyncram_teh1:auto_generated.address_a[1]
address_a[2] => altsyncram_teh1:auto_generated.address_a[2]
address_a[3] => altsyncram_teh1:auto_generated.address_a[3]
address_a[4] => altsyncram_teh1:auto_generated.address_a[4]
address_a[5] => altsyncram_teh1:auto_generated.address_a[5]
address_a[6] => altsyncram_teh1:auto_generated.address_a[6]
address_a[7] => altsyncram_teh1:auto_generated.address_a[7]
address_a[8] => altsyncram_teh1:auto_generated.address_a[8]
address_a[9] => altsyncram_teh1:auto_generated.address_a[9]
address_a[10] => altsyncram_teh1:auto_generated.address_a[10]
address_a[11] => altsyncram_teh1:auto_generated.address_a[11]
address_a[12] => altsyncram_teh1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_teh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_teh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_teh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_teh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_teh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_teh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_teh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_teh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_teh1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de10boy|memory:memory_map|ram_8k:external_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|de10boy|memory:memory_map|ram_8k:work_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|de10boy|memory:memory_map|ram_8k:work_ram|altsyncram:altsyncram_component
wren_a => altsyncram_teh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_teh1:auto_generated.data_a[0]
data_a[1] => altsyncram_teh1:auto_generated.data_a[1]
data_a[2] => altsyncram_teh1:auto_generated.data_a[2]
data_a[3] => altsyncram_teh1:auto_generated.data_a[3]
data_a[4] => altsyncram_teh1:auto_generated.data_a[4]
data_a[5] => altsyncram_teh1:auto_generated.data_a[5]
data_a[6] => altsyncram_teh1:auto_generated.data_a[6]
data_a[7] => altsyncram_teh1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_teh1:auto_generated.address_a[0]
address_a[1] => altsyncram_teh1:auto_generated.address_a[1]
address_a[2] => altsyncram_teh1:auto_generated.address_a[2]
address_a[3] => altsyncram_teh1:auto_generated.address_a[3]
address_a[4] => altsyncram_teh1:auto_generated.address_a[4]
address_a[5] => altsyncram_teh1:auto_generated.address_a[5]
address_a[6] => altsyncram_teh1:auto_generated.address_a[6]
address_a[7] => altsyncram_teh1:auto_generated.address_a[7]
address_a[8] => altsyncram_teh1:auto_generated.address_a[8]
address_a[9] => altsyncram_teh1:auto_generated.address_a[9]
address_a[10] => altsyncram_teh1:auto_generated.address_a[10]
address_a[11] => altsyncram_teh1:auto_generated.address_a[11]
address_a[12] => altsyncram_teh1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_teh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_teh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_teh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_teh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_teh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_teh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_teh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_teh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_teh1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de10boy|memory:memory_map|ram_8k:work_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|de10boy|memory:memory_map|ram_256:oam
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|de10boy|memory:memory_map|ram_256:oam|altsyncram:altsyncram_component
wren_a => altsyncram_qbh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qbh1:auto_generated.data_a[0]
data_a[1] => altsyncram_qbh1:auto_generated.data_a[1]
data_a[2] => altsyncram_qbh1:auto_generated.data_a[2]
data_a[3] => altsyncram_qbh1:auto_generated.data_a[3]
data_a[4] => altsyncram_qbh1:auto_generated.data_a[4]
data_a[5] => altsyncram_qbh1:auto_generated.data_a[5]
data_a[6] => altsyncram_qbh1:auto_generated.data_a[6]
data_a[7] => altsyncram_qbh1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qbh1:auto_generated.address_a[0]
address_a[1] => altsyncram_qbh1:auto_generated.address_a[1]
address_a[2] => altsyncram_qbh1:auto_generated.address_a[2]
address_a[3] => altsyncram_qbh1:auto_generated.address_a[3]
address_a[4] => altsyncram_qbh1:auto_generated.address_a[4]
address_a[5] => altsyncram_qbh1:auto_generated.address_a[5]
address_a[6] => altsyncram_qbh1:auto_generated.address_a[6]
address_a[7] => altsyncram_qbh1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qbh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qbh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qbh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qbh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qbh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qbh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qbh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_qbh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_qbh1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de10boy|memory:memory_map|ram_256:oam|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|de10boy|memory:memory_map|ram_256:high_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|de10boy|memory:memory_map|ram_256:high_ram|altsyncram:altsyncram_component
wren_a => altsyncram_qbh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qbh1:auto_generated.data_a[0]
data_a[1] => altsyncram_qbh1:auto_generated.data_a[1]
data_a[2] => altsyncram_qbh1:auto_generated.data_a[2]
data_a[3] => altsyncram_qbh1:auto_generated.data_a[3]
data_a[4] => altsyncram_qbh1:auto_generated.data_a[4]
data_a[5] => altsyncram_qbh1:auto_generated.data_a[5]
data_a[6] => altsyncram_qbh1:auto_generated.data_a[6]
data_a[7] => altsyncram_qbh1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qbh1:auto_generated.address_a[0]
address_a[1] => altsyncram_qbh1:auto_generated.address_a[1]
address_a[2] => altsyncram_qbh1:auto_generated.address_a[2]
address_a[3] => altsyncram_qbh1:auto_generated.address_a[3]
address_a[4] => altsyncram_qbh1:auto_generated.address_a[4]
address_a[5] => altsyncram_qbh1:auto_generated.address_a[5]
address_a[6] => altsyncram_qbh1:auto_generated.address_a[6]
address_a[7] => altsyncram_qbh1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qbh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qbh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qbh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qbh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qbh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qbh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qbh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_qbh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_qbh1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de10boy|memory:memory_map|ram_256:high_ram|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|de10boy|vga_controller:vga
Clk => clkdiv.CLK
Reset => vs~reg0.ACLR
Reset => hs~reg0.ACLR
Reset => vc[0].ACLR
Reset => vc[1].ACLR
Reset => vc[2].ACLR
Reset => vc[3].ACLR
Reset => vc[4].ACLR
Reset => vc[5].ACLR
Reset => vc[6].ACLR
Reset => vc[7].ACLR
Reset => vc[8].ACLR
Reset => vc[9].ACLR
Reset => hc[0].ACLR
Reset => hc[1].ACLR
Reset => hc[2].ACLR
Reset => hc[3].ACLR
Reset => hc[4].ACLR
Reset => hc[5].ACLR
Reset => hc[6].ACLR
Reset => hc[7].ACLR
Reset => hc[8].ACLR
Reset => hc[9].ACLR
Reset => clkdiv.ACLR
hs <= hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs <= vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_clk <= clkdiv.DB_MAX_OUTPUT_PORT_TYPE
blank <= always4.DB_MAX_OUTPUT_PORT_TYPE
sync <= <GND>
DrawX[0] <= hc[0].DB_MAX_OUTPUT_PORT_TYPE
DrawX[1] <= hc[1].DB_MAX_OUTPUT_PORT_TYPE
DrawX[2] <= hc[2].DB_MAX_OUTPUT_PORT_TYPE
DrawX[3] <= hc[3].DB_MAX_OUTPUT_PORT_TYPE
DrawX[4] <= hc[4].DB_MAX_OUTPUT_PORT_TYPE
DrawX[5] <= hc[5].DB_MAX_OUTPUT_PORT_TYPE
DrawX[6] <= hc[6].DB_MAX_OUTPUT_PORT_TYPE
DrawX[7] <= hc[7].DB_MAX_OUTPUT_PORT_TYPE
DrawX[8] <= hc[8].DB_MAX_OUTPUT_PORT_TYPE
DrawX[9] <= hc[9].DB_MAX_OUTPUT_PORT_TYPE
DrawY[0] <= vc[0].DB_MAX_OUTPUT_PORT_TYPE
DrawY[1] <= vc[1].DB_MAX_OUTPUT_PORT_TYPE
DrawY[2] <= vc[2].DB_MAX_OUTPUT_PORT_TYPE
DrawY[3] <= vc[3].DB_MAX_OUTPUT_PORT_TYPE
DrawY[4] <= vc[4].DB_MAX_OUTPUT_PORT_TYPE
DrawY[5] <= vc[5].DB_MAX_OUTPUT_PORT_TYPE
DrawY[6] <= vc[6].DB_MAX_OUTPUT_PORT_TYPE
DrawY[7] <= vc[7].DB_MAX_OUTPUT_PORT_TYPE
DrawY[8] <= vc[8].DB_MAX_OUTPUT_PORT_TYPE
DrawY[9] <= vc[9].DB_MAX_OUTPUT_PORT_TYPE


