INFO: [VRFC 10-2263] Analyzing Verilog file "H:/magic_code/lab7_step4/lab7_step4.srcs/sources_1/new/lab7_step4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttt
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/magic_code/lab7_step4/lab7_step4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
