// Seed: 2101173655
module module_0;
  logic [7:0] id_1;
  wire id_2;
  integer id_3;
  ;
  assign id_1[1] = -1'b0;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd28
) (
    output wire id_0,
    input wor id_1,
    input tri id_2,
    output supply0 id_3,
    input tri0 _id_4,
    output supply1 id_5,
    output tri id_6,
    input wor id_7
);
  wire id_9;
  ;
  wire [-1 'b0 : id_4  **  id_4] id_10;
  assign id_6 = -1;
  module_0 modCall_1 ();
endmodule
