

================================================================
== Vitis HLS Report for 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1'
================================================================
* Date:           Tue Jun 24 23:16:46 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol
* Solution:       opt_1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.935 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_1  |       20|       20|         4|          1|          1|    18|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    318|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     129|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|     129|    399|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      530|  400|  157200|  78600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                 Memory                 |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cordic_apfixed_circ_table_arctan_128_U  |generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb  |        4|  0|   0|    0|   128|  126|     1|        16128|
    +----------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                   |                                                                                  |        4|  0|   0|    0|   128|  126|     1|        16128|
    +----------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_205_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln104_fu_217_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln108_fu_229_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln87_fu_134_p2   |         +|   0|  0|  13|           5|           1|
    |sub_ln103_fu_211_p2  |         -|   0|  0|  25|          18|          18|
    |sub_ln107_fu_223_p2  |         -|   0|  0|  25|          18|          18|
    |sub_ln109_fu_235_p2  |         -|   0|  0|  25|          18|          18|
    |x_s_fu_190_p2        |      ashr|   0|  0|  43|          18|          18|
    |y_s_fu_196_p2        |      ashr|   0|  0|  43|          18|          18|
    |icmp_ln87_fu_128_p2  |      icmp|   0|  0|  13|           5|           5|
    |tx_fu_241_p3         |    select|   0|  0|  18|           1|          18|
    |ty_fu_249_p3         |    select|   0|  0|  18|           1|          18|
    |tz_fu_257_p3         |    select|   0|  0|  18|           1|          18|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 318|         158|         206|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3     |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_1        |   9|          2|    5|         10|
    |ap_sig_allocacmp_tx_1_load  |   9|          2|   18|         36|
    |ap_sig_allocacmp_ty_1_load  |   9|          2|   18|         36|
    |n_fu_64                     |   9|          2|    5|         10|
    |tx_1_fu_56                  |   9|          2|   18|         36|
    |ty_1_fu_60                  |   9|          2|   18|         36|
    |tz_1_fu_52                  |   9|          2|   18|         36|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  81|         18|  102|        204|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln87_reg_311                 |   1|   0|    1|          0|
    |icmp_ln87_reg_311_pp0_iter1_reg   |   1|   0|    1|          0|
    |n_1_reg_306                       |   5|   0|    5|          0|
    |n_1_reg_306_pp0_iter1_reg         |   5|   0|    5|          0|
    |n_fu_64                           |   5|   0|    5|          0|
    |tmp_3_reg_320                     |  15|   0|   15|          0|
    |tx_1_fu_56                        |  18|   0|   18|          0|
    |tx_reg_325                        |  18|   0|   18|          0|
    |ty_1_fu_60                        |  18|   0|   18|          0|
    |ty_reg_330                        |  18|   0|   18|          0|
    |tz_1_fu_52                        |  18|   0|   18|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 129|   0|  129|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1|  return value|
|z              |   in|   17|     ap_none|                                               z|        scalar|
|p_out          |  out|   17|      ap_vld|                                           p_out|       pointer|
|p_out_ap_vld   |  out|    1|      ap_vld|                                           p_out|       pointer|
|p_out1         |  out|   17|      ap_vld|                                          p_out1|       pointer|
|p_out1_ap_vld  |  out|    1|      ap_vld|                                          p_out1|       pointer|
+---------------+-----+-----+------------+------------------------------------------------+--------------+

