
;; Function __qfcvt (__qfcvt, funcdef_no=48, decl_uid=5488, cgraph_uid=48, symbol_order=55)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 53.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v:XF 92 [ value ])
        (mem/c:XF (reg/f:DI 81 virtual-incoming-args) [2 value+0 S16 A128])) efgcvt.c:69 -1
     (expr_list:REG_EQUIV (mem/c:XF (reg/f:DI 81 virtual-incoming-args) [2 value+0 S16 A128])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 93 [ ndigit ])
        (reg:SI 5 di [ ndigit ])) efgcvt.c:69 -1
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 94 [ decpt ])
        (reg:DI 4 si [ decpt ])) efgcvt.c:69 -1
     (nil))
(insn 5 4 6 2 (set (reg/v/f:DI 95 [ sign ])
        (reg:DI 1 dx [ sign ])) efgcvt.c:69 -1
     (nil))
(note 6 5 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 6 12 2 (set (reg/f:DI 88 [ D.9491 ])
        (mem/f/c:DI (symbol_ref:DI ("qfcvt_bufptr") [flags 0x2]  <var_decl 0x2af24e235e10 qfcvt_bufptr>) [1 qfcvt_bufptr+0 S8 A64])) efgcvt.c:70 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 88 [ D.9491 ])
            (const_int 0 [0]))) efgcvt.c:70 -1
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) efgcvt.c:70 -1
     (int_list:REG_BR_PROB 8500 (nil))
 -> 39)
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 4 (set (mem:XF (pre_dec:DI (reg/f:DI 7 sp)) [2  S16 A128])
        (reg/v:XF 92 [ value ])) efgcvt.c:72 -1
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 16 15 17 4 (set (reg:DI 37 r8)
        (const_int 33 [0x21])) efgcvt.c:72 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (symbol_ref:DI ("qfcvt_buffer") [flags 0x2]  <var_decl 0x2af24e235cf0 qfcvt_buffer>)) efgcvt.c:72 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg/v/f:DI 95 [ sign ])) efgcvt.c:72 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg/v/f:DI 94 [ decpt ])) efgcvt.c:72 -1
     (nil))
(insn 20 19 21 4 (set (reg:SI 5 di)
        (reg/v:SI 93 [ ndigit ])) efgcvt.c:72 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__qfcvt_r") [flags 0x41]  <function_decl 0x2af24e021000 __qfcvt_r>) [0 __qfcvt_r S1 A8])
            (const_int 16 [0x10]))) efgcvt.c:72 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__qfcvt_r") [flags 0x41]  <function_decl 0x2af24e021000 __qfcvt_r>)
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 22 21 23 4 (set (reg:SI 89 [ D.9492 ])
        (reg:SI 0 ax)) efgcvt.c:72 -1
     (nil))
(insn 23 22 24 4 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) efgcvt.c:72 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 24 23 25 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 89 [ D.9492 ])
            (const_int -1 [0xffffffffffffffff]))) efgcvt.c:72 -1
     (nil))
(jump_insn 25 24 36 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) efgcvt.c:72 -1
     (int_list:REG_BR_PROB 1990 (nil))
 -> 29)
(code_label 36 25 26 5 5 "" [1 uses])
(note 26 36 8 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 8 26 27 5 (set (reg/f:DI 87 [ D.9491 ])
        (symbol_ref:DI ("qfcvt_buffer") [flags 0x2]  <var_decl 0x2af24e235cf0 qfcvt_buffer>)) efgcvt.c:74 -1
     (nil))
(jump_insn 27 8 28 5 (set (pc)
        (label_ref 50)) -1
     (nil)
 -> 50)
(barrier 28 27 29)
(code_label 29 28 30 6 3 "" [1 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:DI 5 di)
        (const_int 4965 [0x1365])) efgcvt.c:76 -1
     (nil))
(call_insn 32 31 33 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2af24dc9d360 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) efgcvt.c:76 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2af24dc9d360 malloc>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 33 32 34 6 (set (reg/f:DI 96)
        (reg:DI 0 ax)) efgcvt.c:76 -1
     (expr_list:REG_NOALIAS (reg/f:DI 96)
        (nil)))
(insn 34 33 35 6 (set (reg/f:DI 90 [ D.9493 ])
        (reg/f:DI 96)) efgcvt.c:76 -1
     (nil))
(insn 35 34 37 6 (set (mem/f/c:DI (symbol_ref:DI ("qfcvt_bufptr") [flags 0x2]  <var_decl 0x2af24e235e10 qfcvt_bufptr>) [1 qfcvt_bufptr+0 S8 A64])
        (reg/f:DI 90 [ D.9493 ])) efgcvt.c:76 -1
     (nil))
(insn 37 35 38 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 90 [ D.9493 ])
            (const_int 0 [0]))) efgcvt.c:77 -1
     (nil))
(jump_insn 38 37 59 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) efgcvt.c:77 -1
     (int_list:REG_BR_PROB 1014 (nil))
 -> 36)
(note 59 38 7 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 7 59 39 7 (set (reg/f:DI 88 [ D.9491 ])
        (reg/f:DI 90 [ D.9493 ])) -1
     (nil))
(code_label 39 7 40 8 2 "" [1 uses])
(note 40 39 41 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 42 8 (set (mem:XF (pre_dec:DI (reg/f:DI 7 sp)) [2  S16 A128])
        (reg/v:XF 92 [ value ])) efgcvt.c:81 -1
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 42 41 43 8 (set (reg:DI 37 r8)
        (const_int 4965 [0x1365])) efgcvt.c:81 -1
     (nil))
(insn 43 42 44 8 (set (reg:DI 2 cx)
        (reg/f:DI 88 [ D.9491 ])) efgcvt.c:81 -1
     (nil))
(insn 44 43 45 8 (set (reg:DI 1 dx)
        (reg/v/f:DI 95 [ sign ])) efgcvt.c:81 -1
     (nil))
(insn 45 44 46 8 (set (reg:DI 4 si)
        (reg/v/f:DI 94 [ decpt ])) efgcvt.c:81 -1
     (nil))
(insn 46 45 47 8 (set (reg:SI 5 di)
        (reg/v:SI 93 [ ndigit ])) efgcvt.c:81 -1
     (nil))
(call_insn 47 46 48 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__qfcvt_r") [flags 0x41]  <function_decl 0x2af24e021000 __qfcvt_r>) [0 __qfcvt_r S1 A8])
            (const_int 16 [0x10]))) efgcvt.c:81 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__qfcvt_r") [flags 0x41]  <function_decl 0x2af24e021000 __qfcvt_r>)
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 48 47 49 8 (set (reg/f:DI 87 [ D.9491 ])
        (mem/f/c:DI (symbol_ref:DI ("qfcvt_bufptr") [flags 0x2]  <var_decl 0x2af24e235e10 qfcvt_bufptr>) [1 qfcvt_bufptr+0 S8 A64])) efgcvt.c:84 -1
     (nil))
(insn 49 48 50 8 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) efgcvt.c:84 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(code_label 50 49 51 9 4 "" [1 uses])
(note 51 50 52 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 56 9 (set (reg:DI 91 [ <retval> ])
        (reg/f:DI 87 [ D.9491 ])) -1
     (nil))
(insn 56 52 57 9 (set (reg/i:DI 0 ax)
        (reg:DI 91 [ <retval> ])) efgcvt.c:85 -1
     (nil))
(insn 57 56 0 9 (use (reg/i:DI 0 ax)) efgcvt.c:85 -1
     (nil))

;; Function __qecvt (__qecvt, funcdef_no=49, decl_uid=5483, cgraph_uid=49, symbol_order=56)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 18.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v:XF 88 [ value ])
        (mem/c:XF (reg/f:DI 81 virtual-incoming-args) [2 value+0 S16 A128])) efgcvt.c:91 -1
     (expr_list:REG_EQUIV (mem/c:XF (reg/f:DI 81 virtual-incoming-args) [2 value+0 S16 A128])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 89 [ ndigit ])
        (reg:SI 5 di [ ndigit ])) efgcvt.c:91 -1
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 90 [ decpt ])
        (reg:DI 4 si [ decpt ])) efgcvt.c:91 -1
     (nil))
(insn 5 4 6 2 (set (reg/v/f:DI 91 [ sign ])
        (reg:DI 1 dx [ sign ])) efgcvt.c:91 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem:XF (pre_dec:DI (reg/f:DI 7 sp)) [2  S16 A128])
        (reg/v:XF 88 [ value ])) efgcvt.c:92 -1
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 10 9 11 2 (set (reg:DI 37 r8)
        (const_int 33 [0x21])) efgcvt.c:92 -1
     (nil))
(insn 11 10 12 2 (set (reg:DI 2 cx)
        (symbol_ref:DI ("qecvt_buffer") [flags 0x2]  <var_decl 0x2af24e235d80 qecvt_buffer>)) efgcvt.c:92 -1
     (nil))
(insn 12 11 13 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 91 [ sign ])) efgcvt.c:92 -1
     (nil))
(insn 13 12 14 2 (set (reg:DI 4 si)
        (reg/v/f:DI 90 [ decpt ])) efgcvt.c:92 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 5 di)
        (reg/v:SI 89 [ ndigit ])) efgcvt.c:92 -1
     (nil))
(call_insn 15 14 16 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__qecvt_r") [flags 0x41]  <function_decl 0x2af24e01cbd0 __qecvt_r>) [0 __qecvt_r S1 A8])
            (const_int 16 [0x10]))) efgcvt.c:92 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__qecvt_r") [flags 0x41]  <function_decl 0x2af24e01cbd0 __qecvt_r>)
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 16 15 17 2 (set (reg:DI 87 [ <retval> ])
        (symbol_ref:DI ("qecvt_buffer") [flags 0x2]  <var_decl 0x2af24e235d80 qecvt_buffer>)) efgcvt.c:95 -1
     (nil))
(insn 17 16 21 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) efgcvt.c:95 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 21 17 22 2 (set (reg/i:DI 0 ax)
        (reg:DI 87 [ <retval> ])) efgcvt.c:96 -1
     (nil))
(insn 22 21 0 2 (use (reg/i:DI 0 ax)) efgcvt.c:96 -1
     (nil))

;; Function __qgcvt (__qgcvt, funcdef_no=50, decl_uid=5492, cgraph_uid=50, symbol_order=57)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 19.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v:XF 89 [ value ])
        (mem/c:XF (reg/f:DI 81 virtual-incoming-args) [2 value+0 S16 A128])) efgcvt.c:100 -1
     (expr_list:REG_EQUIV (mem/c:XF (reg/f:DI 81 virtual-incoming-args) [2 value+0 S16 A128])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 90 [ ndigit ])
        (reg:SI 5 di [ ndigit ])) efgcvt.c:100 -1
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 91 [ buf ])
        (reg:DI 4 si [ buf ])) efgcvt.c:100 -1
     (nil))
(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 5 8 2 (set (reg:SI 93)
        (const_int 21 [0x15])) efgcvt.c:101 -1
     (nil))
(insn 8 9 10 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 90 [ ndigit ])
            (const_int 21 [0x15]))) efgcvt.c:101 -1
     (nil))
(insn 10 8 11 2 (set (reg:SI 92 [ D.9498 ])
        (if_then_else:SI (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (reg/v:SI 90 [ ndigit ])
            (reg:SI 93))) efgcvt.c:101 -1
     (nil))
(insn 11 10 12 2 (set (mem:XF (pre_dec:DI (reg/f:DI 7 sp)) [2  S16 A128])
        (reg/v:XF 89 [ value ])) efgcvt.c:101 -1
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 1 dx)
        (reg:SI 92 [ D.9498 ])) efgcvt.c:101 -1
     (nil))
(insn 13 12 14 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2af24e2a3900 *.LC2>)) efgcvt.c:101 -1
     (nil))
(insn 14 13 15 2 (set (reg:DI 5 di)
        (reg/v/f:DI 91 [ buf ])) efgcvt.c:101 -1
     (nil))
(insn 15 14 16 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) efgcvt.c:101 -1
     (nil))
(call_insn 16 15 17 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__GI_sprintf") [flags 0x43]  <function_decl 0x2af24dc80af8 sprintf>) [0 __builtin_sprintf S1 A8])
            (const_int 16 [0x10]))) efgcvt.c:101 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("*__GI_sprintf") [flags 0x43]  <function_decl 0x2af24dc80af8 sprintf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(insn 17 16 18 2 (set (reg:DI 88 [ <retval> ])
        (reg/v/f:DI 91 [ buf ])) efgcvt.c:102 -1
     (nil))
(insn 18 17 22 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) efgcvt.c:102 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 22 18 23 2 (set (reg/i:DI 0 ax)
        (reg:DI 88 [ <retval> ])) efgcvt.c:103 -1
     (nil))
(insn 23 22 0 2 (use (reg/i:DI 0 ax)) efgcvt.c:103 -1
     (nil))
