xrun(64): 21.09-v003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	21.09-v003: Started on Jan 19, 2023 at 08:10:25 PST
xrun
	req_ack.sv
Recompiling... reason: file './req_ack.sv' is newer than expected.
	expected: Thu Jan 19 08:09:57 2023
	actual:   Thu Jan 19 08:10:23 2023
file: req_ack.sv
	module worklib.tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.tb:sv <0x7093d67f>
			streams:  24, words: 29336
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		          Instances  Unique
		Modules:          1       1
		Registers:       19      19
		Named events:     5       5
		Always blocks:   14      14
		Initial blocks:   5       5
		Assertions:       4       4
	Writing initial simulation snapshot: worklib.tb:sv
Loading snapshot worklib.tb:sv .................... Done
xmsim: *N,XLGENENV: Running with these controlling environment variables. XCELIGEN_* have priority.
	XCELIGEN_IGNORE_WORKLIB_NAME=1
	XCELIGEN_PROCESS_ALTERNATE_RNG=1
	XCELIGEN_SEED_ONLY_RAND=1
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /org/seg/tools/eda/cadence/xcelium/21.09.v003/tools/xcelium/files/xmsimrc
xcelium> run
clk=0 req=0 ack=0
clk=1 req=0 ack=0
clk=0 req=0 ack=0
clk=1 req=0 ack=0
clk=0 req=0 ack=0
clk=1 req=0 ack=0
clk=0 req=0 ack=0
clk=1 req=1 ack=0
clk=0 req=1 ack=0
clk=1 req=1 ack=0
clk=0 req=1 ack=0
clk=1 req=1 ack=0
clk=0 req=1 ack=0
clk=1 req=1 ack=0
clk=0 req=1 ack=0
clk=1 req=1 ack=0
clk=0 req=1 ack=0
clk=1 req=0 ack=0
clk=0 req=0 ack=0
xmsim: *E,ASRTST (./req_ack.sv,12): (time 95 NS) Assertion tb.__assert_1 has failed
    req must hold until ack then drop for at least 1 cycle
clk=1 req=0 ack=0
clk=0 req=0 ack=0
clk=1 req=1 ack=0
clk=0 req=1 ack=0
clk=1 req=1 ack=1
clk=0 req=1 ack=1
clk=1 req=0 ack=0
clk=0 req=0 ack=0
    Great! req held until ack then dropped!
clk=1 req=0 ack=0
clk=0 req=0 ack=0
Simulation complete via $finish(1) at time 145 NS + 0
./req_ack.sv:43     $finish;
xcelium> exit
TOOL:	xrun(64)	21.09-v003: Exiting on Jan 19, 2023 at 08:10:28 PST  (total: 00:00:03)
