U_0_000.CD_in_reg	U_0_000.RegOut	1.0
xoff_cpu	CD_out	1.0
U_0_022.CA_reg	U_0_022.RegOut	1.0
U_0_026.CCSB	U_0_026.RegOut	1.0
U_0_003.CWR_pulse	U_0_003.RegOut	1.0
U_0_014.Reset	U_0_014.RegOut	2.0
U_0_023.CWR_pulse	U_0_023.RegOut	1.0
U_0_016.CA_reg	U_0_016.RegOut	1.0
U_0_025.CA_reg_set	U_0_025.RegOut	1.0
U_0_033.Reset	U_0_033.RegOut	2.0
U_0_019.CD_in_reg	U_0_019.RegOut	1.0
U_0_029.RegInit	U_0_029.RegOut	1.0
U_0_019.Reset	U_0_019.RegOut	2.0
U_0_002.CD_in_reg	U_0_002.RegOut	1.0
RX_APPEND_CRC	CD_out	1.0
U_0_026.RegOut	RX_MAX_LENGTH	1.0
U_0_024.CWR_pulse	U_0_024.RegOut	1.0
U_0_014.RegInit	U_0_014.RegOut	1.0
U_0_008.CWR_pulse	U_0_008.RegOut	1.0
U_0_011.Reset	U_0_011.RegOut	2.0
MAC_tx_add_en	CD_out	1.0
U_0_007.CA_reg	U_0_007.RegOut	1.0
U_0_024.CD_in_reg	U_0_024.RegOut	1.0
U_0_003.CD_in_reg	U_0_003.RegOut	1.0
U_0_003.CA_reg	U_0_003.RegOut	1.0
CD_in	U_0_000.CD_in_reg	1.0
CD_in	U_0_021.CD_in_reg	1.0
CD_in	U_0_016.CD_in_reg	1.0
CD_in	U_0_018.CD_in_reg	1.0
CD_in	U_0_026.CD_in_reg	1.0
CD_in	U_0_027.CD_in_reg	1.0
CD_in	U_0_019.CD_in_reg	1.0
CD_in	U_0_002.CD_in_reg	1.0
CD_in	U_0_014.CD_in_reg	1.0
CD_in	U_0_009.CD_in_reg	1.0
CD_in	U_0_033.CD_in_reg	1.0
CD_in	U_0_024.CD_in_reg	1.0
CD_in	U_0_004.CD_in_reg	1.0
CD_in	U_0_028.CD_in_reg	1.0
CD_in	U_0_005.CD_in_reg	1.0
CD_in	U_0_029.CD_in_reg	1.0
CD_in	U_0_010.CD_in_reg	1.0
CD_in	U_0_006.CD_in_reg	1.0
CD_in	U_0_017.CD_in_reg	1.0
CD_in	U_0_001.CD_in_reg	1.0
CD_in	U_0_022.CD_in_reg	1.0
CD_in	U_0_034.CD_in_reg	1.0
CD_in	U_0_015.CD_in_reg	1.0
CD_in	U_0_025.CD_in_reg	1.0
CD_in	U_0_003.CD_in_reg	1.0
CD_in	U_0_020.CD_in_reg	1.0
CD_in	U_0_013.CD_in_reg	1.0
CD_in	U_0_012.CD_in_reg	1.0
CD_in	U_0_023.CD_in_reg	1.0
CD_in	U_0_007.CD_in_reg	1.0
CD_in	U_0_008.CD_in_reg	1.0
CD_in	U_0_011.CD_in_reg	1.0
U_0_034.Reset	U_0_034.RegOut	2.0
U_0_016.CCSB	U_0_016.RegOut	1.0
U_0_029.CA_reg_set	U_0_029.RegOut	1.0
U_0_004.CA_reg_set	U_0_004.RegOut	1.0
U_0_023.CA_reg_set	U_0_023.RegOut	1.0
U_0_013.Reset	U_0_013.RegOut	2.0
tx_pause_en	CD_out	1.0
U_0_034.CA_reg	U_0_034.RegOut	1.0
U_0_015.CWR_pulse	U_0_015.RegOut	1.0
U_0_007.RegInit	U_0_007.RegOut	1.0
CRC_chk_en	CD_out	1.0
U_0_033.RegInit	U_0_033.RegOut	1.0
broadcast_bucket_interval	CD_out	1.0
U_0_014.CA_reg_set	U_0_014.RegOut	1.0
U_0_011.RegInit	U_0_011.RegOut	1.0
U_0_005.CCSB	U_0_005.RegOut	1.0
U_0_029.RegOut	CPU_rd_apply	1.0
WRB	U_0_016.CWR_pulse	1.0
WRB	U_0_029.CWR_pulse	1.0
WRB	U_0_023.CWR_pulse	1.0
WRB	U_0_005.CWR_pulse	1.0
WRB	CD_out	36.0
WRB	U_0_014.CWR_pulse	1.0
WRB	U_0_034.CWR_pulse	1.0
WRB	U_0_024.CWR_pulse	1.0
WRB	U_0_018.CWR_pulse	1.0
WRB	U_0_008.CWR_pulse	1.0
WRB	U_0_009.CWR_pulse	1.0
WRB	U_0_033.CWR_pulse	1.0
WRB	U_0_004.CWR_pulse	1.0
WRB	U_0_010.CWR_pulse	1.0
WRB	U_0_017.CWR_pulse	1.0
WRB	U_0_028.CWR_pulse	1.0
WRB	U_0_019.CWR_pulse	1.0
WRB	U_0_011.CWR_pulse	1.0
WRB	U_0_015.CWR_pulse	1.0
WRB	U_0_001.CWR_pulse	1.0
WRB	U_0_025.CWR_pulse	1.0
WRB	U_0_022.CWR_pulse	1.0
WRB	U_0_012.CWR_pulse	1.0
WRB	U_0_003.CWR_pulse	1.0
WRB	U_0_027.CWR_pulse	1.0
WRB	U_0_020.CWR_pulse	1.0
WRB	U_0_021.CWR_pulse	1.0
WRB	U_0_013.CWR_pulse	1.0
WRB	U_0_007.CWR_pulse	1.0
WRB	U_0_000.CWR_pulse	1.0
WRB	U_0_026.CWR_pulse	1.0
WRB	U_0_006.CWR_pulse	1.0
WRB	U_0_002.CWR_pulse	1.0
U_0_000.RegOut	Tx_Hwmark	1.0
MAC_rx_add_prom_data	CD_out	1.0
U_0_013.RegOut	xon_cpu	1.0
U_0_025.Reset	U_0_025.RegOut	2.0
U_0_026.CD_in_reg	U_0_026.RegOut	1.0
U_0_000.RegInit	U_0_000.RegOut	1.0
U_0_007.Reset	U_0_007.RegOut	2.0
U_0_034.CD_in_reg	U_0_034.RegOut	1.0
U_0_012.CA_reg_set	U_0_012.RegOut	1.0
U_0_012.CD_in_reg	U_0_012.RegOut	1.0
U_0_021.CA_reg_set	U_0_021.RegOut	1.0
U_0_024.Reset	U_0_024.RegOut	2.0
U_0_007.CA_reg_set	U_0_007.RegOut	1.0
U_0_027.CWR_pulse	U_0_027.RegOut	1.0
Tx_Lwmark	CD_out	1.0
U_0_006.CD_in_reg	U_0_006.RegOut	1.0
U_0_001.Reset	U_0_001.RegOut	2.0
U_0_021.RegInit	U_0_021.RegOut	1.0
CPU_rd_addr	CD_out	1.0
U_0_010.CA_reg	U_0_010.RegOut	1.0
U_0_027.CD_in_reg	U_0_027.RegOut	1.0
CPU_rd_dout	CD_out	2.0
U_0_028.CA_reg	U_0_028.RegOut	1.0
U_0_033.CA_reg	U_0_033.RegOut	1.0
RX_MIN_LENGTH	CD_out	1.0
U_0_006.CWR_pulse	U_0_006.RegOut	1.0
U_0_021.CCSB	U_0_021.RegOut	1.0
U_0_028.CWR_pulse	U_0_028.RegOut	1.0
U_0_002.Reset	U_0_002.RegOut	2.0
U_0_002.CA_reg	U_0_002.RegOut	1.0
U_0_025.RegInit	U_0_025.RegOut	1.0
U_0_002.CCSB	U_0_002.RegOut	1.0
U_0_012.CCSB	U_0_012.RegOut	1.0
U_0_019.RegOut	broadcast_bucket_depth	1.0
RX_IFG_SET	CD_out	1.0
U_0_017.RegOut	MAC_rx_add_prom_wr	1.0
U_0_018.CD_in_reg	U_0_018.RegOut	1.0
U_0_013.CA_reg	U_0_013.RegOut	1.0
U_0_008.CA_reg_set	U_0_008.RegOut	1.0
U_0_017.RegInit	U_0_017.RegOut	1.0
U_0_009.RegOut	MAC_tx_add_prom_add	1.0
U_0_013.CA_reg_set	U_0_013.RegOut	1.0
U_0_005.RegInit	U_0_005.RegOut	1.0
U_0_014.CWR_pulse	U_0_014.RegOut	1.0
U_0_013.RegInit	U_0_013.RegOut	1.0
U_0_034.CWR_pulse	U_0_034.RegOut	1.0
U_0_011.RegOut	tx_pause_en	1.0
Tx_Hwmark	CD_out	1.0
U_0_020.CA_reg_set	U_0_020.RegOut	1.0
U_0_004.CWR_pulse	U_0_004.RegOut	1.0
U_0_015.CA_reg_set	U_0_015.RegOut	1.0
U_0_018.CWR_pulse	U_0_018.RegOut	1.0
U_0_004.CD_in_reg	U_0_004.RegOut	1.0
broadcast_bucket_depth	CD_out	1.0
U_0_025.CCSB	U_0_025.RegOut	1.0
U_0_015.CCSB	U_0_015.RegOut	1.0
U_0_009.CA_reg_set	U_0_009.RegOut	1.0
U_0_012.RegOut	xoff_cpu	1.0
U_0_024.CA_reg	U_0_024.RegOut	1.0
U_0_009.CD_in_reg	U_0_009.RegOut	1.0
U_0_005.CWR_pulse	U_0_005.RegOut	1.0
U_0_012.Reset	U_0_012.RegOut	2.0
Line_loop_en	CD_out	1.0
U_0_033.CWR_pulse	U_0_033.RegOut	1.0
U_0_019.CCSB	U_0_019.RegOut	1.0
Reset	U_0_014.Reset	1.0
Reset	U_0_010.Reset	1.0
Reset	U_0_033.Reset	1.0
Reset	CD_out	37.0
Reset	U_0_018.Reset	1.0
Reset	U_0_017.Reset	1.0
Reset	U_0_011.Reset	1.0
Reset	U_0_016.Reset	1.0
Reset	U_0_008.Reset	1.0
Reset	U_0_021.Reset	1.0
Reset	U_0_019.Reset	1.0
Reset	U_0_034.Reset	1.0
Reset	U_0_013.Reset	1.0
Reset	U_0_012.Reset	1.0
Reset	U_0_023.Reset	1.0
Reset	U_0_015.Reset	1.0
Reset	U_0_009.Reset	1.0
Reset	U_0_025.Reset	1.0
Reset	U_0_003.Reset	1.0
Reset	U_0_007.Reset	1.0
Reset	U_0_020.Reset	1.0
Reset	U_0_022.Reset	1.0
Reset	U_0_024.Reset	1.0
Reset	U_0_000.Reset	1.0
Reset	U_0_006.Reset	1.0
Reset	U_0_001.Reset	1.0
Reset	U_0_026.Reset	1.0
Reset	U_0_028.Reset	1.0
Reset	U_0_027.Reset	1.0
Reset	U_0_004.Reset	1.0
Reset	U_0_005.Reset	1.0
Reset	U_0_002.Reset	1.0
Reset	U_0_029.Reset	1.0
U_0_011.CD_in_reg	U_0_011.RegOut	1.0
U_0_005.CA_reg	U_0_005.RegOut	1.0
U_0_025.CWR_pulse	U_0_025.RegOut	1.0
U_0_024.CCSB	U_0_024.RegOut	1.0
U_0_034.CCSB	U_0_034.RegOut	1.0
U_0_022.CD_in_reg	U_0_022.RegOut	1.0
U_0_010.RegOut	MAC_tx_add_prom_wr	1.0
U_0_001.CA_reg	U_0_001.RegOut	1.0
U_0_012.CWR_pulse	U_0_012.RegOut	1.0
CPU_rd_apply	CD_out	1.0
U_0_022.Reset	U_0_022.RegOut	2.0
U_0_013.CCSB	U_0_013.RegOut	1.0
U_0_010.CWR_pulse	U_0_010.RegOut	1.0
U_0_002.RegInit	U_0_002.RegOut	1.0
CSB	U_0_017.CCSB	1.0
CSB	U_0_027.CCSB	1.0
CSB	U_0_014.CCSB	1.0
CSB	CD_out	36.0
CSB	U_0_004.CCSB	1.0
CSB	U_0_018.CCSB	1.0
CSB	U_0_010.CCSB	1.0
CSB	U_0_025.CCSB	1.0
CSB	U_0_015.CCSB	1.0
CSB	U_0_016.CCSB	1.0
CSB	U_0_033.CCSB	1.0
CSB	U_0_023.CCSB	1.0
CSB	U_0_019.CCSB	1.0
CSB	U_0_008.CCSB	1.0
CSB	U_0_011.CCSB	1.0
CSB	U_0_005.CCSB	1.0
CSB	U_0_000.CCSB	1.0
CSB	U_0_024.CCSB	1.0
CSB	U_0_034.CCSB	1.0
CSB	U_0_022.CCSB	1.0
CSB	U_0_003.CCSB	1.0
CSB	U_0_013.CCSB	1.0
CSB	U_0_029.CCSB	1.0
CSB	U_0_007.CCSB	1.0
CSB	U_0_009.CCSB	1.0
CSB	U_0_002.CCSB	1.0
CSB	U_0_001.CCSB	1.0
CSB	U_0_020.CCSB	1.0
CSB	U_0_021.CCSB	1.0
CSB	U_0_028.CCSB	1.0
CSB	U_0_026.CCSB	1.0
CSB	U_0_006.CCSB	1.0
CSB	U_0_012.CCSB	1.0
U_0_025.CA_reg	U_0_025.RegOut	1.0
U_0_033.CA_reg_set	U_0_033.RegOut	1.0
U_0_018.CA_reg_set	U_0_018.RegOut	1.0
U_0_017.CA_reg_set	U_0_017.RegOut	1.0
FullDuplex	CD_out	1.0
U_0_000.CWR_pulse	U_0_000.RegOut	1.0
U_0_026.CWR_pulse	U_0_026.RegOut	1.0
U_0_028.Reset	U_0_028.RegOut	2.0
U_0_001.CCSB	U_0_001.RegOut	1.0
U_0_007.CD_in_reg	U_0_007.RegOut	1.0
U_0_018.CCSB	U_0_018.RegOut	1.0
U_0_015.RegInit	U_0_015.RegOut	1.0
U_0_027.CA_reg	U_0_027.RegOut	1.0
U_0_008.CCSB	U_0_008.RegOut	1.0
U_0_002.CWR_pulse	U_0_002.RegOut	1.0
U_0_022.RegInit	U_0_022.RegOut	1.0
U_0_020.RegInit	U_0_020.RegOut	1.0
U_0_003.CA_reg_set	U_0_003.RegOut	1.0
U_0_022.RegOut	Rx_Hwmark	1.0
U_0_006.CCSB	U_0_006.RegOut	1.0
RX_MAX_LENGTH	CD_out	1.0
U_0_029.CD_in_reg	U_0_029.RegOut	1.0
U_0_001.RegOut	Tx_Lwmark	1.0
U_0_027.RegInit	U_0_027.RegOut	1.0
U_0_021.RegOut	RX_APPEND_CRC	1.0
U_0_000.CA_reg	U_0_000.RegOut	1.0
U_0_018.RegInit	U_0_018.RegOut	1.0
MAC_rx_add_chk_en	CD_out	1.0
U_0_005.CA_reg_set	U_0_005.RegOut	1.0
xon_cpu	CD_out	1.0
U_0_008.CA_reg	U_0_008.RegOut	1.0
U_0_029.CA_reg	U_0_029.RegOut	1.0
pause_frame_send_en	CD_out	1.0
U_0_021.CWR_pulse	U_0_021.RegOut	1.0
U_0_010.CD_in_reg	U_0_010.RegOut	1.0
U_0_009.CWR_pulse	U_0_009.RegOut	1.0
U_0_023.RegOut	Rx_Lwmark	1.0
U_0_016.CWR_pulse	U_0_016.RegOut	1.0
U_0_004.RegOut	IFGset	1.0
U_0_003.RegInit	U_0_003.RegOut	1.0
U_0_021.Reset	U_0_021.RegOut	2.0
Rx_Lwmark	CD_out	1.0
U_0_027.CA_reg_set	U_0_027.RegOut	1.0
U_0_029.CWR_pulse	U_0_029.RegOut	1.0
U_0_005.RegOut	FullDuplex	1.0
U_0_021.CA_reg	U_0_021.RegOut	1.0
U_0_003.RegOut	pause_quanta_set	1.0
pause_quanta_set	CD_out	1.0
U_0_033.CCSB	U_0_033.RegOut	1.0
U_0_023.CCSB	U_0_023.RegOut	1.0
MAC_rx_add_prom_add	CD_out	1.0
U_0_025.RegOut	RX_IFG_SET	1.0
U_0_011.CA_reg	U_0_011.RegOut	1.0
U_0_022.CA_reg_set	U_0_022.RegOut	1.0
broadcast_filter_en	CD_out	1.0
U_0_019.CA_reg	U_0_019.RegOut	1.0
U_0_017.CD_in_reg	U_0_017.RegOut	1.0
U_0_026.RegInit	U_0_026.RegOut	1.0
U_0_008.RegInit	U_0_008.RegOut	1.0
U_0_001.CD_in_reg	U_0_001.RegOut	1.0
U_0_024.RegInit	U_0_024.RegOut	1.0
U_0_002.CA_reg_set	U_0_002.RegOut	1.0
U_0_004.CA_reg	U_0_004.RegOut	1.0
U_0_007.RegOut	MAC_tx_add_en	1.0
CA	U_0_022.CA_reg	1.0
CA	U_0_013.CA_reg	1.0
CA	U_0_016.CA_reg	1.0
CA	CD_out	36.0
CA	U_0_008.CA_reg	1.0
CA	U_0_029.CA_reg	1.0
CA	U_0_025.CA_reg	1.0
CA	U_0_026.CA_reg	1.0
CA	U_0_007.CA_reg	1.0
CA	U_0_003.CA_reg	1.0
CA	U_0_000.CA_reg	1.0
CA	U_0_024.CA_reg	1.0
CA	U_0_034.CA_reg	1.0
CA	U_0_011.CA_reg	1.0
CA	U_0_015.CA_reg	1.0
CA	U_0_005.CA_reg	1.0
CA	U_0_019.CA_reg	1.0
CA	U_0_023.CA_reg	1.0
CA	U_0_004.CA_reg	1.0
CA	U_0_001.CA_reg	1.0
CA	U_0_020.CA_reg	1.0
CA	U_0_009.CA_reg	1.0
CA	U_0_021.CA_reg	1.0
CA	U_0_010.CA_reg	1.0
CA	U_0_014.CA_reg	1.0
CA	U_0_018.CA_reg	1.0
CA	U_0_028.CA_reg	1.0
CA	U_0_017.CA_reg	1.0
CA	U_0_033.CA_reg	1.0
CA	U_0_027.CA_reg	1.0
CA	U_0_006.CA_reg	1.0
CA	U_0_002.CA_reg	1.0
CA	U_0_012.CA_reg	1.0
U_0_028.CA_reg_set	U_0_028.RegOut	1.0
U_0_022.CWR_pulse	U_0_022.RegOut	1.0
U_0_003.CCSB	U_0_003.RegOut	1.0
U_0_023.Reset	U_0_023.RegOut	2.0
U_0_015.CD_in_reg	U_0_015.RegOut	1.0
U_0_011.CWR_pulse	U_0_011.RegOut	1.0
MAC_tx_add_prom_data	CD_out	1.0
Rx_Hwmark	CD_out	1.0
U_0_006.RegOut	MaxRetry	1.0
U_0_029.CCSB	U_0_029.RegOut	1.0
U_0_020.CD_in_reg	U_0_020.RegOut	1.0
U_0_026.CA_reg	U_0_026.RegOut	1.0
U_0_007.CCSB	U_0_007.RegOut	1.0
U_0_010.Reset	U_0_010.RegOut	2.0
U_0_009.CCSB	U_0_009.RegOut	1.0
U_0_014.CA_reg	U_0_014.RegOut	1.0
U_0_026.Reset	U_0_026.RegOut	2.0
U_0_018.CA_reg	U_0_018.RegOut	1.0
U_0_034.CA_reg_set	U_0_034.RegOut	1.0
U_0_017.CA_reg	U_0_017.RegOut	1.0
U_0_008.RegOut	MAC_tx_add_prom_data	1.0
U_0_002.RegOut	pause_frame_send_en	1.0
U_0_014.RegOut	MAC_rx_add_chk_en	1.0
U_0_005.Reset	U_0_005.RegOut	2.0
U_0_011.CA_reg_set	U_0_011.RegOut	1.0
U_0_011.CCSB	U_0_011.RegOut	1.0
U_0_019.RegInit	U_0_019.RegOut	1.0
U_0_010.RegInit	U_0_010.RegOut	1.0
U_0_027.Reset	U_0_027.RegOut	2.0
U_0_017.CCSB	U_0_017.RegOut	1.0
U_0_000.CCSB	U_0_000.RegOut	1.0
U_0_028.RegInit	U_0_028.RegOut	1.0
U_0_021.CD_in_reg	U_0_021.RegOut	1.0
U_0_016.CD_in_reg	U_0_016.RegOut	1.0
U_0_020.RegOut	broadcast_bucket_interval	1.0
U_0_010.CCSB	U_0_010.RegOut	1.0
U_0_009.CA_reg	U_0_009.RegOut	1.0
CPU_rd_grant	CD_out	1.0
U_0_004.RegInit	U_0_004.RegOut	1.0
U_0_010.CA_reg_set	U_0_010.RegOut	1.0
U_0_019.CWR_pulse	U_0_019.RegOut	1.0
U_0_004.CCSB	U_0_004.RegOut	1.0
U_0_006.RegInit	U_0_006.RegOut	1.0
U_0_016.CA_reg_set	U_0_016.RegOut	1.0
U_0_018.Reset	U_0_018.RegOut	2.0
U_0_012.RegInit	U_0_012.RegOut	1.0
U_0_017.Reset	U_0_017.RegOut	2.0
U_0_016.Reset	U_0_016.RegOut	2.0
U_0_001.CWR_pulse	U_0_001.RegOut	1.0
U_0_000.CA_reg_set	U_0_000.RegOut	1.0
U_0_014.CD_in_reg	U_0_014.RegOut	1.0
U_0_009.Reset	U_0_009.RegOut	2.0
U_0_028.CD_in_reg	U_0_028.RegOut	1.0
U_0_005.CD_in_reg	U_0_005.RegOut	1.0
U_0_027.RegOut	RX_MIN_LENGTH	1.0
IFGset	CD_out	1.0
Clk_reg	U_0_023.Clk	1.0
Clk_reg	U_0_016.Clk	1.0
Clk_reg	U_0_025.Clk	1.0
Clk_reg	U_0_010.Clk	1.0
Clk_reg	U_0_014.Clk	1.0
Clk_reg	U_0_013.Clk	1.0
Clk_reg	U_0_000.Clk	1.0
Clk_reg	U_0_005.Clk	1.0
Clk_reg	U_0_033.Clk	1.0
Clk_reg	U_0_011.Clk	1.0
Clk_reg	U_0_008.Clk	1.0
Clk_reg	U_0_002.Clk	1.0
Clk_reg	U_0_019.Clk	1.0
Clk_reg	U_0_022.Clk	1.0
Clk_reg	U_0_027.Clk	1.0
Clk_reg	U_0_028.Clk	1.0
Clk_reg	U_0_024.Clk	1.0
Clk_reg	U_0_001.Clk	1.0
Clk_reg	U_0_021.Clk	1.0
Clk_reg	U_0_007.Clk	1.0
Clk_reg	U_0_003.Clk	1.0
Clk_reg	U_0_004.Clk	1.0
Clk_reg	U_0_017.Clk	1.0
Clk_reg	U_0_012.Clk	1.0
Clk_reg	U_0_020.Clk	1.0
Clk_reg	U_0_006.Clk	1.0
Clk_reg	U_0_029.Clk	1.0
Clk_reg	U_0_015.Clk	1.0
Clk_reg	U_0_009.Clk	1.0
Clk_reg	U_0_026.Clk	1.0
Clk_reg	U_0_034.Clk	1.0
Clk_reg	U_0_018.Clk	1.0
U_0_001.RegInit	U_0_001.RegOut	1.0
U_0_015.RegOut	MAC_rx_add_prom_data	1.0
MaxRetry	CD_out	1.0
U_0_027.CCSB	U_0_027.RegOut	1.0
U_0_033.CD_in_reg	U_0_033.RegOut	1.0
U_0_024.RegOut	CRC_chk_en	1.0
U_0_014.CCSB	U_0_014.RegOut	1.0
U_0_015.Reset	U_0_015.RegOut	2.0
U_0_015.CA_reg	U_0_015.RegOut	1.0
U_0_028.RegOut	CPU_rd_addr	1.0
U_0_034.RegInit	U_0_034.RegOut	1.0
MAC_rx_add_prom_wr	CD_out	1.0
U_0_023.CA_reg	U_0_023.RegOut	1.0
U_0_022.CCSB	U_0_022.RegOut	1.0
U_0_024.CA_reg_set	U_0_024.RegOut	1.0
U_0_003.Reset	U_0_003.RegOut	2.0
U_0_033.RegOut	Line_loop_en	1.0
MAC_tx_add_prom_wr	CD_out	1.0
U_0_020.Reset	U_0_020.RegOut	2.0
U_0_020.CA_reg	U_0_020.RegOut	1.0
U_0_008.Reset	U_0_008.RegOut	2.0
U_0_000.Reset	U_0_000.RegOut	2.0
U_0_025.CD_in_reg	U_0_025.RegOut	1.0
U_0_019.CA_reg_set	U_0_019.RegOut	1.0
U_0_006.Reset	U_0_006.RegOut	2.0
U_0_020.CWR_pulse	U_0_020.RegOut	1.0
U_0_013.CWR_pulse	U_0_013.RegOut	1.0
U_0_001.CA_reg_set	U_0_001.RegOut	1.0
U_0_007.CWR_pulse	U_0_007.RegOut	1.0
U_0_013.CD_in_reg	U_0_013.RegOut	1.0
U_0_009.RegInit	U_0_009.RegOut	1.0
U_0_029.Reset	U_0_029.RegOut	2.0
U_0_034.RegOut	Speed	1.0
U_0_016.RegOut	MAC_rx_add_prom_add	1.0
U_0_016.RegInit	U_0_016.RegOut	1.0
MAC_tx_add_prom_add	CD_out	1.0
U_0_004.Reset	U_0_004.RegOut	2.0
U_0_020.CCSB	U_0_020.RegOut	1.0
U_0_006.CA_reg_set	U_0_006.RegOut	1.0
U_0_023.RegInit	U_0_023.RegOut	1.0
U_0_006.CA_reg	U_0_006.RegOut	1.0
U_0_017.CWR_pulse	U_0_017.RegOut	1.0
U_0_008.CD_in_reg	U_0_008.RegOut	1.0
U_0_018.RegOut	broadcast_filter_en	1.0
U_0_028.CCSB	U_0_028.RegOut	1.0
U_0_012.CA_reg	U_0_012.RegOut	1.0
Speed	CD_out	1.0
U_0_026.CA_reg_set	U_0_026.RegOut	1.0
U_0_023.CD_in_reg	U_0_023.RegOut	1.0