# 2:1 Multiplexer â€“ Verilog

## Description
This project implements a 2:1 multiplexer using Verilog.

## Inputs
- d0
- d1
- sel

## Output
- y

## Simulation (EDA Playground)
PASTE_YOUR_EDA_PLAYGROUND_URL_HERE

## Truth Table
| sel | d0 | d1 | y |
|-----|----|----|---|
|  0  |  x |  x | d0|
|  1  |  x |  x | d1|
