Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 12:32:16 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.173        0.000                      0                 1545        0.024        0.000                      0                 1545       54.305        0.000                       0                   573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.173        0.000                      0                 1541        0.024        0.000                      0                 1541       54.305        0.000                       0                   573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  107.193        0.000                      0                    4        1.084        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.793ns  (logic 60.566ns (58.352%)  route 43.228ns (41.648%))
  Logic Levels:           321  (CARRY4=287 LUT2=3 LUT3=22 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 116.019 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          2.376     7.939    sm/M_display_reading
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.299     8.238 f  sm/D_registers_q[7][31]_i_60/O
                         net (fo=1, routed)           0.689     8.927    sm/D_registers_q[7][31]_i_60_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.051 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.605     9.656    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.150     9.806 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.016    10.822    L_reg/M_sm_ra1[1]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.328    11.150 r  L_reg/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.011    12.161    L_reg/D_registers_q[7][31]_i_130_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.116    12.277 r  L_reg/D_registers_q[7][31]_i_95/O
                         net (fo=5, routed)           0.681    12.957    sm/M_alum_a[31]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.285 r  sm/D_registers_q[7][29]_i_123/O
                         net (fo=1, routed)           0.000    13.285    alum/S[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.817 r  alum/D_registers_q_reg[7][29]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.817    alum/D_registers_q_reg[7][29]_i_104_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.931    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.045    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.159    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.273    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.009    14.396    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.510    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.624    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.895 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.921    15.816    alum/data2[31]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.189 r  alum/D_registers_q[7][29]_i_118/O
                         net (fo=1, routed)           0.000    16.189    alum/D_registers_q[7][29]_i_118_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.722 r  alum/D_registers_q_reg[7][29]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.722    alum/D_registers_q_reg[7][29]_i_99_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.839    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  alum/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.956    alum/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.073    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    17.199    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.316 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.433 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.433    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.550 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          0.858    18.565    alum/data2[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.897 r  alum/D_registers_q[7][29]_i_115/O
                         net (fo=1, routed)           0.000    18.897    alum/D_registers_q[7][29]_i_115_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.447 r  alum/D_registers_q_reg[7][29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.447    alum/D_registers_q_reg[7][29]_i_98_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.561 r  alum/D_registers_q_reg[7][29]_i_83/CO[3]
                         net (fo=1, routed)           0.009    19.570    alum/D_registers_q_reg[7][29]_i_83_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.684 r  alum/D_registers_q_reg[7][29]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.684    alum/D_registers_q_reg[7][29]_i_68_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.798 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.798    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.912 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.411 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          1.030    21.441    alum/data2[29]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.770 r  alum/D_registers_q[7][28]_i_131/O
                         net (fo=1, routed)           0.000    21.770    alum/D_registers_q[7][28]_i_131_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.303 r  alum/D_registers_q_reg[7][28]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.303    alum/D_registers_q_reg[7][28]_i_117_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  alum/D_registers_q_reg[7][28]_i_102/CO[3]
                         net (fo=1, routed)           0.009    22.429    alum/D_registers_q_reg[7][28]_i_102_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.546 r  alum/D_registers_q_reg[7][28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    22.546    alum/D_registers_q_reg[7][28]_i_90_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.663 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.663    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.780 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.897 r  alum/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.014 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.014    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.131 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.131    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.288 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          1.171    24.459    alum/data2[28]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    24.791 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.791    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.341 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.009    25.350    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.464 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.578 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.692 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.692    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.806 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.806    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.920 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.920    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.034 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.034    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.148 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.148    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.305 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          0.822    27.127    alum/data2[27]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    27.456 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    27.456    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.989 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.989    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.106 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.223 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.340 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.340    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.457 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.457    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.574 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.691 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.691    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.808 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.965 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.042    30.007    alum/data2[26]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.332    30.339 r  alum/D_registers_q[7][25]_i_84/O
                         net (fo=1, routed)           0.000    30.339    alum/D_registers_q[7][25]_i_84_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  alum/D_registers_q_reg[7][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_75_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  alum/D_registers_q_reg[7][25]_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.003    alum/D_registers_q_reg[7][25]_i_65_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    31.117    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.231    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.345    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.459    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.573    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.687    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.844 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          0.975    32.819    alum/data2[25]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.329    33.148 r  alum/D_registers_q[7][24]_i_135/O
                         net (fo=1, routed)           0.000    33.148    alum/D_registers_q[7][24]_i_135_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.698 r  alum/D_registers_q_reg[7][24]_i_121/CO[3]
                         net (fo=1, routed)           0.000    33.698    alum/D_registers_q_reg[7][24]_i_121_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  alum/D_registers_q_reg[7][24]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.812    alum/D_registers_q_reg[7][24]_i_106_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.926 r  alum/D_registers_q_reg[7][24]_i_94/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_94_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_82_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_67/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_67_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.653 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.966    35.618    alum/data2[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    35.947 r  alum/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    35.947    alum/D_registers_q[7][23]_i_47_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.831 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.831    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.948 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.948    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.065 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.065    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.182 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.182    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.299 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.299    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.456 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.009    38.465    alum/data2[23]
    SLICE_X41Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    39.253 r  alum/D_registers_q_reg[7][22]_i_75/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_75_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.709 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.709    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.823 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.823    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.937 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.937    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.051 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.051    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.208 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.100    41.308    alum/data2[22]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.093 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.009    42.216    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.330 r  alum/D_registers_q_reg[7][21]_i_60/CO[3]
                         net (fo=1, routed)           0.000    42.330    alum/D_registers_q_reg[7][21]_i_60_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.444 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.444    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.558 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.672 r  alum/D_registers_q_reg[7][21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.672    alum/D_registers_q_reg[7][21]_i_27_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.786    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.900    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.057 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.062    44.119    alum/data2[21]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.448 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    44.448    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.998 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.998    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.112 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    45.112    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.226 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    45.226    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.340 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.340    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.454 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.009    45.463    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.577    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.691    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.805    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.962 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.236    47.198    alum/data2[20]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    47.527 r  alum/D_registers_q[7][19]_i_136/O
                         net (fo=1, routed)           0.000    47.527    alum/D_registers_q[7][19]_i_136_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.077 r  alum/D_registers_q_reg[7][19]_i_119/CO[3]
                         net (fo=1, routed)           0.000    48.077    alum/D_registers_q_reg[7][19]_i_119_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.191 r  alum/D_registers_q_reg[7][19]_i_107/CO[3]
                         net (fo=1, routed)           0.000    48.191    alum/D_registers_q_reg[7][19]_i_107_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.305 r  alum/D_registers_q_reg[7][19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.305    alum/D_registers_q_reg[7][19]_i_95_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.419 r  alum/D_registers_q_reg[7][19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.533 r  alum/D_registers_q_reg[7][19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    48.533    alum/D_registers_q_reg[7][19]_i_68_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.647 r  alum/D_registers_q_reg[7][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.647    alum/D_registers_q_reg[7][19]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.761 r  alum/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.761    alum/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.875 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.875    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.032 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.758    49.790    alum/data2[19]
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.329    50.119 r  alum/D_registers_q[7][18]_i_43/O
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q[7][18]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.669 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.011    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.125 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.125    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.239 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.239    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.353 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.353    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.510 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.939    52.449    alum/data2[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.778 r  alum/D_registers_q[7][17]_i_87/O
                         net (fo=1, routed)           0.000    52.778    alum/D_registers_q[7][17]_i_87_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.328 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.009    53.337    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.451 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.451    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.565 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.565    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.679 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.679    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.793 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.907    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.135    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.292 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.912    55.204    alum/data2[17]
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.329    55.533 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.533    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.083 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.083    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.197 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.311 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    56.311    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.425 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.425    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.539 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.539    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.653 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.653    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.767 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.767    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.881 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.038 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.200    58.238    alum/data2[16]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.567 r  alum/D_registers_q[7][15]_i_98/O
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q[7][15]_i_98_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.117 r  alum/D_registers_q_reg[7][15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    59.117    alum/D_registers_q_reg[7][15]_i_86_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.231 r  alum/D_registers_q_reg[7][15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_76_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.345 r  alum/D_registers_q_reg[7][15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    59.345    alum/D_registers_q_reg[7][15]_i_69_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.459 r  alum/D_registers_q_reg[7][15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    59.459    alum/D_registers_q_reg[7][15]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.573 r  alum/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.573    alum/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.687 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.687    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.801 r  alum/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.801    alum/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.915 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.915    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.072 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.172    61.244    alum/data2[15]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.029 r  alum/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.143 r  alum/D_registers_q_reg[7][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_89_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.257 r  alum/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.984 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.970    63.954    alum/data2[14]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.739 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.739    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.694 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.793    66.487    alum/data2[13]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.816 r  alum/D_registers_q[7][12]_i_84/O
                         net (fo=1, routed)           0.000    66.816    alum/D_registers_q[7][12]_i_84_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.366 r  alum/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.366    alum/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.480 r  alum/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    67.480    alum/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.594 r  alum/D_registers_q_reg[7][12]_i_60/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.708 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.708    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.822 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_26/CO[3]
                         net (fo=1, routed)           0.009    67.945    alum/D_registers_q_reg[7][12]_i_26_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.059    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.173    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.853    69.183    alum/data2[12]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    69.512 r  alum/D_registers_q[7][11]_i_78/O
                         net (fo=1, routed)           0.000    69.512    alum/D_registers_q[7][11]_i_78_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.062 r  alum/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    70.062    alum/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.176 r  alum/D_registers_q_reg[7][11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.176    alum/D_registers_q_reg[7][11]_i_65_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.290 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.290    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.404    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.518    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.009    70.641    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.755 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.755    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.869    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.026 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          0.943    71.969    alum/data2[11]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.754 r  alum/D_registers_q_reg[7][10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    72.754    alum/D_registers_q_reg[7][10]_i_69_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.868 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    72.868    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.982 r  alum/D_registers_q_reg[7][10]_i_59/CO[3]
                         net (fo=1, routed)           0.009    72.991    alum/D_registers_q_reg[7][10]_i_59_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  alum/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    73.105    alum/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.219    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.333    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.447    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.561 r  alum/D_registers_q_reg[7][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.561    alum/D_registers_q_reg[7][10]_i_10_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.718 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.014    74.731    alum/data2[10]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.517 r  alum/D_registers_q_reg[7][9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.517    alum/D_registers_q_reg[7][9]_i_65_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.631 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    75.631    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.009    75.754    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.480 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          1.048    77.529    alum/data2[9]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    77.858 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.391 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    78.391    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.508 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    78.508    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.625 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.742 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.742    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.859 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.859    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.976 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.976    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.093 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.009    79.102    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.219 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.219    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.376 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.157    80.532    alum/data2[8]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.335 r  alum/D_registers_q_reg[7][7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][7]_i_65_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.452 r  alum/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.452    alum/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.569 r  alum/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.569    alum/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.686 r  alum/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.686    alum/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.803 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.920 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.920    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.037 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.037    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.154 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.009    82.163    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.320 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.935    83.256    alum/data2[7]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    83.588 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.588    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.138 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.138    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.252 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.252    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.366 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.366    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.480 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.480    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.594 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.594    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.708 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.708    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.822 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.822    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.936 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.936    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.093 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.082    86.174    alum/data2[6]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.959 r  alum/D_registers_q_reg[7][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    86.959    alum/D_registers_q_reg[7][5]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.073 r  alum/D_registers_q_reg[7][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.073    alum/D_registers_q_reg[7][5]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.187 r  alum/D_registers_q_reg[7][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    87.187    alum/D_registers_q_reg[7][5]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.301 r  alum/D_registers_q_reg[7][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.301    alum/D_registers_q_reg[7][5]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  alum/D_registers_q_reg[7][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.415    alum/D_registers_q_reg[7][5]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  alum/D_registers_q_reg[7][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.529    alum/D_registers_q_reg[7][5]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.643    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  alum/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.757    alum/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.914 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.852    88.766    alum/data2[5]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    89.095 r  alum/D_registers_q[7][4]_i_58/O
                         net (fo=1, routed)           0.000    89.095    alum/D_registers_q[7][4]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.628 r  alum/D_registers_q_reg[7][4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][4]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.745 r  alum/D_registers_q_reg[7][4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    89.745    alum/D_registers_q_reg[7][4]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.862 r  alum/D_registers_q_reg[7][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000    89.862    alum/D_registers_q_reg[7][4]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.979 r  alum/D_registers_q_reg[7][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.979    alum/D_registers_q_reg[7][4]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.096 r  alum/D_registers_q_reg[7][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.096    alum/D_registers_q_reg[7][4]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.213 r  alum/D_registers_q_reg[7][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    90.213    alum/D_registers_q_reg[7][4]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.330 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.330    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.447 r  alum/D_registers_q_reg[7][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][4]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.604 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          1.049    91.653    alum/data2[4]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.441 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.555 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    92.555    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.669 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.669    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.783 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.783    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.897 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.897    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.011 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.011    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.125 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.125    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.239 r  alum/D_registers_q_reg[7][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    93.239    alum/D_registers_q_reg[7][3]_i_7_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.396 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.289    94.686    alum/data2[3]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.471 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.471    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.585 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.585    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.699 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.699    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.813 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.813    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.927 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.927    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.041 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.041    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.155 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.155    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.269 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.269    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.426 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          0.960    97.386    alum/data2[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.715 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    97.715    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.248    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.482    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.716    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.833    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.950 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.950    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.067 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    99.067    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.224 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.911   100.135    alum/data2[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.467 r  alum/D_registers_q[7][0]_i_63/O
                         net (fo=1, routed)           0.000   100.467    alum/D_registers_q[7][0]_i_63_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.017 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.131 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.131    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.245 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.245    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.359 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.359    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.473 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.587 r  alum/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.587    alum/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.701 r  alum/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.701    alum/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.815 r  alum/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   101.815    alum/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.972 r  alum/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.844   102.816    sm/data2[0]
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.329   103.145 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.425   104.570    sm/M_alum_out[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124   104.694 r  sm/D_states_q[4]_i_23/O
                         net (fo=5, routed)           0.574   105.268    sm/D_states_q[4]_i_23_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.124   105.392 f  sm/D_states_q[3]_i_25/O
                         net (fo=5, routed)           0.443   105.835    sm/D_states_q[3]_i_25_n_0
    SLICE_X59Y31         LUT4 (Prop_lut4_I2_O)        0.118   105.953 f  sm/D_states_q[0]_i_25/O
                         net (fo=1, routed)           0.590   106.542    sm/D_states_q[0]_i_25_n_0
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.326   106.868 r  sm/D_states_q[0]_i_13/O
                         net (fo=1, routed)           0.498   107.367    sm/D_states_q[0]_i_13_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I3_O)        0.124   107.491 r  sm/D_states_q[0]_i_4/O
                         net (fo=3, routed)           0.754   108.244    sm/D_states_q[0]_i_4_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124   108.368 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.568   108.937    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X61Y26         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.503   116.019    sm/clk_IBUF_BUFG
    SLICE_X61Y26         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.187   116.206    
                         clock uncertainty           -0.035   116.171    
    SLICE_X61Y26         FDSE (Setup_fdse_C_D)       -0.061   116.110    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.110    
                         arrival time                        -108.937    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.737ns  (logic 60.594ns (58.411%)  route 43.143ns (41.589%))
  Logic Levels:           321  (CARRY4=287 LUT2=3 LUT3=22 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 116.019 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          2.376     7.939    sm/M_display_reading
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.299     8.238 f  sm/D_registers_q[7][31]_i_60/O
                         net (fo=1, routed)           0.689     8.927    sm/D_registers_q[7][31]_i_60_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.051 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.605     9.656    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.150     9.806 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.016    10.822    L_reg/M_sm_ra1[1]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.328    11.150 r  L_reg/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.011    12.161    L_reg/D_registers_q[7][31]_i_130_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.116    12.277 r  L_reg/D_registers_q[7][31]_i_95/O
                         net (fo=5, routed)           0.681    12.957    sm/M_alum_a[31]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.285 r  sm/D_registers_q[7][29]_i_123/O
                         net (fo=1, routed)           0.000    13.285    alum/S[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.817 r  alum/D_registers_q_reg[7][29]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.817    alum/D_registers_q_reg[7][29]_i_104_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.931    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.045    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.159    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.273    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.009    14.396    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.510    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.624    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.895 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.921    15.816    alum/data2[31]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.189 r  alum/D_registers_q[7][29]_i_118/O
                         net (fo=1, routed)           0.000    16.189    alum/D_registers_q[7][29]_i_118_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.722 r  alum/D_registers_q_reg[7][29]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.722    alum/D_registers_q_reg[7][29]_i_99_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.839    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  alum/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.956    alum/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.073    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    17.199    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.316 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.433 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.433    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.550 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          0.858    18.565    alum/data2[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.897 r  alum/D_registers_q[7][29]_i_115/O
                         net (fo=1, routed)           0.000    18.897    alum/D_registers_q[7][29]_i_115_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.447 r  alum/D_registers_q_reg[7][29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.447    alum/D_registers_q_reg[7][29]_i_98_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.561 r  alum/D_registers_q_reg[7][29]_i_83/CO[3]
                         net (fo=1, routed)           0.009    19.570    alum/D_registers_q_reg[7][29]_i_83_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.684 r  alum/D_registers_q_reg[7][29]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.684    alum/D_registers_q_reg[7][29]_i_68_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.798 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.798    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.912 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.411 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          1.030    21.441    alum/data2[29]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.770 r  alum/D_registers_q[7][28]_i_131/O
                         net (fo=1, routed)           0.000    21.770    alum/D_registers_q[7][28]_i_131_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.303 r  alum/D_registers_q_reg[7][28]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.303    alum/D_registers_q_reg[7][28]_i_117_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  alum/D_registers_q_reg[7][28]_i_102/CO[3]
                         net (fo=1, routed)           0.009    22.429    alum/D_registers_q_reg[7][28]_i_102_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.546 r  alum/D_registers_q_reg[7][28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    22.546    alum/D_registers_q_reg[7][28]_i_90_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.663 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.663    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.780 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.897 r  alum/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.014 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.014    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.131 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.131    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.288 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          1.171    24.459    alum/data2[28]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    24.791 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.791    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.341 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.009    25.350    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.464 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.578 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.692 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.692    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.806 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.806    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.920 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.920    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.034 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.034    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.148 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.148    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.305 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          0.822    27.127    alum/data2[27]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    27.456 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    27.456    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.989 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.989    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.106 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.223 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.340 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.340    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.457 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.457    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.574 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.691 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.691    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.808 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.965 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.042    30.007    alum/data2[26]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.332    30.339 r  alum/D_registers_q[7][25]_i_84/O
                         net (fo=1, routed)           0.000    30.339    alum/D_registers_q[7][25]_i_84_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  alum/D_registers_q_reg[7][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_75_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  alum/D_registers_q_reg[7][25]_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.003    alum/D_registers_q_reg[7][25]_i_65_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    31.117    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.231    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.345    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.459    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.573    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.687    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.844 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          0.975    32.819    alum/data2[25]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.329    33.148 r  alum/D_registers_q[7][24]_i_135/O
                         net (fo=1, routed)           0.000    33.148    alum/D_registers_q[7][24]_i_135_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.698 r  alum/D_registers_q_reg[7][24]_i_121/CO[3]
                         net (fo=1, routed)           0.000    33.698    alum/D_registers_q_reg[7][24]_i_121_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  alum/D_registers_q_reg[7][24]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.812    alum/D_registers_q_reg[7][24]_i_106_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.926 r  alum/D_registers_q_reg[7][24]_i_94/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_94_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_82_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_67/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_67_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.653 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.966    35.618    alum/data2[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    35.947 r  alum/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    35.947    alum/D_registers_q[7][23]_i_47_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.831 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.831    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.948 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.948    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.065 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.065    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.182 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.182    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.299 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.299    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.456 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.009    38.465    alum/data2[23]
    SLICE_X41Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    39.253 r  alum/D_registers_q_reg[7][22]_i_75/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_75_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.709 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.709    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.823 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.823    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.937 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.937    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.051 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.051    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.208 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.100    41.308    alum/data2[22]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.093 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.009    42.216    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.330 r  alum/D_registers_q_reg[7][21]_i_60/CO[3]
                         net (fo=1, routed)           0.000    42.330    alum/D_registers_q_reg[7][21]_i_60_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.444 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.444    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.558 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.672 r  alum/D_registers_q_reg[7][21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.672    alum/D_registers_q_reg[7][21]_i_27_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.786    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.900    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.057 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.062    44.119    alum/data2[21]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.448 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    44.448    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.998 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.998    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.112 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    45.112    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.226 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    45.226    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.340 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.340    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.454 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.009    45.463    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.577    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.691    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.805    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.962 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.236    47.198    alum/data2[20]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    47.527 r  alum/D_registers_q[7][19]_i_136/O
                         net (fo=1, routed)           0.000    47.527    alum/D_registers_q[7][19]_i_136_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.077 r  alum/D_registers_q_reg[7][19]_i_119/CO[3]
                         net (fo=1, routed)           0.000    48.077    alum/D_registers_q_reg[7][19]_i_119_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.191 r  alum/D_registers_q_reg[7][19]_i_107/CO[3]
                         net (fo=1, routed)           0.000    48.191    alum/D_registers_q_reg[7][19]_i_107_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.305 r  alum/D_registers_q_reg[7][19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.305    alum/D_registers_q_reg[7][19]_i_95_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.419 r  alum/D_registers_q_reg[7][19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.533 r  alum/D_registers_q_reg[7][19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    48.533    alum/D_registers_q_reg[7][19]_i_68_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.647 r  alum/D_registers_q_reg[7][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.647    alum/D_registers_q_reg[7][19]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.761 r  alum/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.761    alum/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.875 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.875    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.032 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.758    49.790    alum/data2[19]
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.329    50.119 r  alum/D_registers_q[7][18]_i_43/O
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q[7][18]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.669 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.011    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.125 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.125    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.239 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.239    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.353 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.353    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.510 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.939    52.449    alum/data2[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.778 r  alum/D_registers_q[7][17]_i_87/O
                         net (fo=1, routed)           0.000    52.778    alum/D_registers_q[7][17]_i_87_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.328 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.009    53.337    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.451 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.451    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.565 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.565    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.679 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.679    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.793 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.907    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.135    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.292 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.912    55.204    alum/data2[17]
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.329    55.533 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.533    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.083 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.083    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.197 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.311 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    56.311    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.425 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.425    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.539 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.539    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.653 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.653    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.767 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.767    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.881 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.038 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.200    58.238    alum/data2[16]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.567 r  alum/D_registers_q[7][15]_i_98/O
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q[7][15]_i_98_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.117 r  alum/D_registers_q_reg[7][15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    59.117    alum/D_registers_q_reg[7][15]_i_86_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.231 r  alum/D_registers_q_reg[7][15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_76_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.345 r  alum/D_registers_q_reg[7][15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    59.345    alum/D_registers_q_reg[7][15]_i_69_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.459 r  alum/D_registers_q_reg[7][15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    59.459    alum/D_registers_q_reg[7][15]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.573 r  alum/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.573    alum/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.687 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.687    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.801 r  alum/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.801    alum/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.915 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.915    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.072 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.172    61.244    alum/data2[15]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.029 r  alum/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.143 r  alum/D_registers_q_reg[7][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_89_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.257 r  alum/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.984 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.970    63.954    alum/data2[14]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.739 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.739    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.694 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.793    66.487    alum/data2[13]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.816 r  alum/D_registers_q[7][12]_i_84/O
                         net (fo=1, routed)           0.000    66.816    alum/D_registers_q[7][12]_i_84_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.366 r  alum/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.366    alum/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.480 r  alum/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    67.480    alum/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.594 r  alum/D_registers_q_reg[7][12]_i_60/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.708 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.708    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.822 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_26/CO[3]
                         net (fo=1, routed)           0.009    67.945    alum/D_registers_q_reg[7][12]_i_26_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.059    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.173    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.853    69.183    alum/data2[12]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    69.512 r  alum/D_registers_q[7][11]_i_78/O
                         net (fo=1, routed)           0.000    69.512    alum/D_registers_q[7][11]_i_78_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.062 r  alum/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    70.062    alum/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.176 r  alum/D_registers_q_reg[7][11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.176    alum/D_registers_q_reg[7][11]_i_65_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.290 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.290    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.404    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.518    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.009    70.641    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.755 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.755    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.869    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.026 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          0.943    71.969    alum/data2[11]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.754 r  alum/D_registers_q_reg[7][10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    72.754    alum/D_registers_q_reg[7][10]_i_69_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.868 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    72.868    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.982 r  alum/D_registers_q_reg[7][10]_i_59/CO[3]
                         net (fo=1, routed)           0.009    72.991    alum/D_registers_q_reg[7][10]_i_59_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  alum/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    73.105    alum/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.219    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.333    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.447    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.561 r  alum/D_registers_q_reg[7][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.561    alum/D_registers_q_reg[7][10]_i_10_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.718 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.014    74.731    alum/data2[10]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.517 r  alum/D_registers_q_reg[7][9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.517    alum/D_registers_q_reg[7][9]_i_65_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.631 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    75.631    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.009    75.754    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.480 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          1.048    77.529    alum/data2[9]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    77.858 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.391 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    78.391    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.508 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    78.508    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.625 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.742 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.742    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.859 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.859    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.976 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.976    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.093 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.009    79.102    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.219 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.219    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.376 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.157    80.532    alum/data2[8]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.335 r  alum/D_registers_q_reg[7][7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][7]_i_65_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.452 r  alum/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.452    alum/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.569 r  alum/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.569    alum/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.686 r  alum/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.686    alum/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.803 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.920 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.920    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.037 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.037    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.154 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.009    82.163    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.320 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.935    83.256    alum/data2[7]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    83.588 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.588    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.138 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.138    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.252 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.252    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.366 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.366    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.480 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.480    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.594 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.594    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.708 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.708    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.822 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.822    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.936 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.936    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.093 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.082    86.174    alum/data2[6]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.959 r  alum/D_registers_q_reg[7][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    86.959    alum/D_registers_q_reg[7][5]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.073 r  alum/D_registers_q_reg[7][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.073    alum/D_registers_q_reg[7][5]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.187 r  alum/D_registers_q_reg[7][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    87.187    alum/D_registers_q_reg[7][5]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.301 r  alum/D_registers_q_reg[7][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.301    alum/D_registers_q_reg[7][5]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  alum/D_registers_q_reg[7][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.415    alum/D_registers_q_reg[7][5]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  alum/D_registers_q_reg[7][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.529    alum/D_registers_q_reg[7][5]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.643    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  alum/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.757    alum/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.914 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.852    88.766    alum/data2[5]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    89.095 r  alum/D_registers_q[7][4]_i_58/O
                         net (fo=1, routed)           0.000    89.095    alum/D_registers_q[7][4]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.628 r  alum/D_registers_q_reg[7][4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][4]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.745 r  alum/D_registers_q_reg[7][4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    89.745    alum/D_registers_q_reg[7][4]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.862 r  alum/D_registers_q_reg[7][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000    89.862    alum/D_registers_q_reg[7][4]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.979 r  alum/D_registers_q_reg[7][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.979    alum/D_registers_q_reg[7][4]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.096 r  alum/D_registers_q_reg[7][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.096    alum/D_registers_q_reg[7][4]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.213 r  alum/D_registers_q_reg[7][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    90.213    alum/D_registers_q_reg[7][4]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.330 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.330    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.447 r  alum/D_registers_q_reg[7][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][4]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.604 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          1.049    91.653    alum/data2[4]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.441 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.555 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    92.555    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.669 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.669    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.783 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.783    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.897 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.897    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.011 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.011    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.125 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.125    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.239 r  alum/D_registers_q_reg[7][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    93.239    alum/D_registers_q_reg[7][3]_i_7_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.396 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.289    94.686    alum/data2[3]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.471 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.471    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.585 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.585    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.699 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.699    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.813 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.813    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.927 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.927    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.041 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.041    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.155 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.155    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.269 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.269    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.426 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          0.960    97.386    alum/data2[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.715 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    97.715    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.248    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.482    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.716    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.833    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.950 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.950    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.067 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    99.067    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.224 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.911   100.135    alum/data2[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.467 r  alum/D_registers_q[7][0]_i_63/O
                         net (fo=1, routed)           0.000   100.467    alum/D_registers_q[7][0]_i_63_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.017 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.131 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.131    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.245 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.245    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.359 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.359    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.473 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.587 r  alum/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.587    alum/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.701 r  alum/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.701    alum/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.815 r  alum/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   101.815    alum/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.972 r  alum/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.844   102.816    sm/data2[0]
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.329   103.145 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.425   104.570    sm/M_alum_out[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124   104.694 r  sm/D_states_q[4]_i_23/O
                         net (fo=5, routed)           0.574   105.268    sm/D_states_q[4]_i_23_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.124   105.392 f  sm/D_states_q[3]_i_25/O
                         net (fo=5, routed)           0.443   105.835    sm/D_states_q[3]_i_25_n_0
    SLICE_X59Y31         LUT4 (Prop_lut4_I2_O)        0.118   105.953 f  sm/D_states_q[0]_i_25/O
                         net (fo=1, routed)           0.590   106.542    sm/D_states_q[0]_i_25_n_0
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.326   106.868 r  sm/D_states_q[0]_i_13/O
                         net (fo=1, routed)           0.498   107.367    sm/D_states_q[0]_i_13_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I3_O)        0.124   107.491 r  sm/D_states_q[0]_i_4/O
                         net (fo=3, routed)           1.237   108.728    sm/D_states_q[0]_i_4_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.152   108.880 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000   108.880    sm/D_states_d__0[0]
    SLICE_X61Y26         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.503   116.019    sm/clk_IBUF_BUFG
    SLICE_X61Y26         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.187   116.206    
                         clock uncertainty           -0.035   116.171    
    SLICE_X61Y26         FDSE (Setup_fdse_C_D)        0.047   116.218    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.218    
                         arrival time                        -108.880    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.707ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.281ns  (logic 60.573ns (58.648%)  route 42.709ns (41.352%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=22 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 116.027 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          2.376     7.939    sm/M_display_reading
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.299     8.238 f  sm/D_registers_q[7][31]_i_60/O
                         net (fo=1, routed)           0.689     8.927    sm/D_registers_q[7][31]_i_60_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.051 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.605     9.656    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.150     9.806 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.016    10.822    L_reg/M_sm_ra1[1]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.328    11.150 r  L_reg/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.011    12.161    L_reg/D_registers_q[7][31]_i_130_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.116    12.277 r  L_reg/D_registers_q[7][31]_i_95/O
                         net (fo=5, routed)           0.681    12.957    sm/M_alum_a[31]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.285 r  sm/D_registers_q[7][29]_i_123/O
                         net (fo=1, routed)           0.000    13.285    alum/S[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.817 r  alum/D_registers_q_reg[7][29]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.817    alum/D_registers_q_reg[7][29]_i_104_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.931    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.045    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.159    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.273    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.009    14.396    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.510    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.624    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.895 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.921    15.816    alum/data2[31]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.189 r  alum/D_registers_q[7][29]_i_118/O
                         net (fo=1, routed)           0.000    16.189    alum/D_registers_q[7][29]_i_118_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.722 r  alum/D_registers_q_reg[7][29]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.722    alum/D_registers_q_reg[7][29]_i_99_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.839    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  alum/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.956    alum/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.073    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    17.199    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.316 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.433 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.433    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.550 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          0.858    18.565    alum/data2[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.897 r  alum/D_registers_q[7][29]_i_115/O
                         net (fo=1, routed)           0.000    18.897    alum/D_registers_q[7][29]_i_115_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.447 r  alum/D_registers_q_reg[7][29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.447    alum/D_registers_q_reg[7][29]_i_98_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.561 r  alum/D_registers_q_reg[7][29]_i_83/CO[3]
                         net (fo=1, routed)           0.009    19.570    alum/D_registers_q_reg[7][29]_i_83_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.684 r  alum/D_registers_q_reg[7][29]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.684    alum/D_registers_q_reg[7][29]_i_68_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.798 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.798    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.912 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.411 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          1.030    21.441    alum/data2[29]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.770 r  alum/D_registers_q[7][28]_i_131/O
                         net (fo=1, routed)           0.000    21.770    alum/D_registers_q[7][28]_i_131_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.303 r  alum/D_registers_q_reg[7][28]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.303    alum/D_registers_q_reg[7][28]_i_117_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  alum/D_registers_q_reg[7][28]_i_102/CO[3]
                         net (fo=1, routed)           0.009    22.429    alum/D_registers_q_reg[7][28]_i_102_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.546 r  alum/D_registers_q_reg[7][28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    22.546    alum/D_registers_q_reg[7][28]_i_90_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.663 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.663    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.780 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.897 r  alum/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.014 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.014    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.131 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.131    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.288 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          1.171    24.459    alum/data2[28]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    24.791 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.791    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.341 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.009    25.350    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.464 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.578 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.692 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.692    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.806 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.806    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.920 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.920    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.034 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.034    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.148 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.148    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.305 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          0.822    27.127    alum/data2[27]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    27.456 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    27.456    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.989 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.989    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.106 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.223 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.340 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.340    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.457 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.457    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.574 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.691 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.691    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.808 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.965 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.042    30.007    alum/data2[26]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.332    30.339 r  alum/D_registers_q[7][25]_i_84/O
                         net (fo=1, routed)           0.000    30.339    alum/D_registers_q[7][25]_i_84_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  alum/D_registers_q_reg[7][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_75_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  alum/D_registers_q_reg[7][25]_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.003    alum/D_registers_q_reg[7][25]_i_65_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    31.117    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.231    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.345    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.459    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.573    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.687    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.844 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          0.975    32.819    alum/data2[25]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.329    33.148 r  alum/D_registers_q[7][24]_i_135/O
                         net (fo=1, routed)           0.000    33.148    alum/D_registers_q[7][24]_i_135_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.698 r  alum/D_registers_q_reg[7][24]_i_121/CO[3]
                         net (fo=1, routed)           0.000    33.698    alum/D_registers_q_reg[7][24]_i_121_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  alum/D_registers_q_reg[7][24]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.812    alum/D_registers_q_reg[7][24]_i_106_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.926 r  alum/D_registers_q_reg[7][24]_i_94/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_94_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_82_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_67/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_67_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.653 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.966    35.618    alum/data2[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    35.947 r  alum/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    35.947    alum/D_registers_q[7][23]_i_47_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.831 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.831    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.948 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.948    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.065 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.065    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.182 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.182    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.299 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.299    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.456 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.009    38.465    alum/data2[23]
    SLICE_X41Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    39.253 r  alum/D_registers_q_reg[7][22]_i_75/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_75_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.709 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.709    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.823 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.823    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.937 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.937    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.051 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.051    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.208 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.100    41.308    alum/data2[22]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.093 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.009    42.216    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.330 r  alum/D_registers_q_reg[7][21]_i_60/CO[3]
                         net (fo=1, routed)           0.000    42.330    alum/D_registers_q_reg[7][21]_i_60_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.444 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.444    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.558 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.672 r  alum/D_registers_q_reg[7][21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.672    alum/D_registers_q_reg[7][21]_i_27_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.786    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.900    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.057 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.062    44.119    alum/data2[21]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.448 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    44.448    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.998 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.998    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.112 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    45.112    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.226 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    45.226    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.340 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.340    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.454 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.009    45.463    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.577    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.691    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.805    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.962 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.236    47.198    alum/data2[20]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    47.527 r  alum/D_registers_q[7][19]_i_136/O
                         net (fo=1, routed)           0.000    47.527    alum/D_registers_q[7][19]_i_136_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.077 r  alum/D_registers_q_reg[7][19]_i_119/CO[3]
                         net (fo=1, routed)           0.000    48.077    alum/D_registers_q_reg[7][19]_i_119_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.191 r  alum/D_registers_q_reg[7][19]_i_107/CO[3]
                         net (fo=1, routed)           0.000    48.191    alum/D_registers_q_reg[7][19]_i_107_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.305 r  alum/D_registers_q_reg[7][19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.305    alum/D_registers_q_reg[7][19]_i_95_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.419 r  alum/D_registers_q_reg[7][19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.533 r  alum/D_registers_q_reg[7][19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    48.533    alum/D_registers_q_reg[7][19]_i_68_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.647 r  alum/D_registers_q_reg[7][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.647    alum/D_registers_q_reg[7][19]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.761 r  alum/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.761    alum/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.875 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.875    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.032 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.758    49.790    alum/data2[19]
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.329    50.119 r  alum/D_registers_q[7][18]_i_43/O
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q[7][18]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.669 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.011    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.125 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.125    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.239 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.239    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.353 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.353    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.510 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.939    52.449    alum/data2[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.778 r  alum/D_registers_q[7][17]_i_87/O
                         net (fo=1, routed)           0.000    52.778    alum/D_registers_q[7][17]_i_87_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.328 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.009    53.337    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.451 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.451    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.565 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.565    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.679 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.679    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.793 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.907    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.135    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.292 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.912    55.204    alum/data2[17]
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.329    55.533 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.533    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.083 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.083    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.197 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.311 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    56.311    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.425 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.425    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.539 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.539    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.653 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.653    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.767 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.767    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.881 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.038 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.200    58.238    alum/data2[16]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.567 r  alum/D_registers_q[7][15]_i_98/O
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q[7][15]_i_98_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.117 r  alum/D_registers_q_reg[7][15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    59.117    alum/D_registers_q_reg[7][15]_i_86_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.231 r  alum/D_registers_q_reg[7][15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_76_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.345 r  alum/D_registers_q_reg[7][15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    59.345    alum/D_registers_q_reg[7][15]_i_69_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.459 r  alum/D_registers_q_reg[7][15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    59.459    alum/D_registers_q_reg[7][15]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.573 r  alum/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.573    alum/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.687 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.687    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.801 r  alum/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.801    alum/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.915 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.915    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.072 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.172    61.244    alum/data2[15]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.029 r  alum/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.143 r  alum/D_registers_q_reg[7][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_89_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.257 r  alum/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.984 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.970    63.954    alum/data2[14]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.739 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.739    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.694 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.793    66.487    alum/data2[13]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.816 r  alum/D_registers_q[7][12]_i_84/O
                         net (fo=1, routed)           0.000    66.816    alum/D_registers_q[7][12]_i_84_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.366 r  alum/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.366    alum/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.480 r  alum/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    67.480    alum/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.594 r  alum/D_registers_q_reg[7][12]_i_60/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.708 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.708    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.822 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_26/CO[3]
                         net (fo=1, routed)           0.009    67.945    alum/D_registers_q_reg[7][12]_i_26_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.059    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.173    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.853    69.183    alum/data2[12]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    69.512 r  alum/D_registers_q[7][11]_i_78/O
                         net (fo=1, routed)           0.000    69.512    alum/D_registers_q[7][11]_i_78_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.062 r  alum/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    70.062    alum/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.176 r  alum/D_registers_q_reg[7][11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.176    alum/D_registers_q_reg[7][11]_i_65_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.290 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.290    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.404    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.518    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.009    70.641    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.755 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.755    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.869    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.026 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          0.943    71.969    alum/data2[11]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.754 r  alum/D_registers_q_reg[7][10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    72.754    alum/D_registers_q_reg[7][10]_i_69_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.868 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    72.868    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.982 r  alum/D_registers_q_reg[7][10]_i_59/CO[3]
                         net (fo=1, routed)           0.009    72.991    alum/D_registers_q_reg[7][10]_i_59_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  alum/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    73.105    alum/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.219    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.333    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.447    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.561 r  alum/D_registers_q_reg[7][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.561    alum/D_registers_q_reg[7][10]_i_10_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.718 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.014    74.731    alum/data2[10]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.517 r  alum/D_registers_q_reg[7][9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.517    alum/D_registers_q_reg[7][9]_i_65_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.631 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    75.631    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.009    75.754    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.480 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          1.048    77.529    alum/data2[9]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    77.858 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.391 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    78.391    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.508 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    78.508    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.625 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.742 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.742    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.859 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.859    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.976 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.976    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.093 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.009    79.102    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.219 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.219    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.376 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.157    80.532    alum/data2[8]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.335 r  alum/D_registers_q_reg[7][7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][7]_i_65_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.452 r  alum/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.452    alum/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.569 r  alum/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.569    alum/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.686 r  alum/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.686    alum/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.803 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.920 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.920    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.037 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.037    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.154 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.009    82.163    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.320 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.935    83.256    alum/data2[7]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    83.588 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.588    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.138 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.138    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.252 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.252    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.366 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.366    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.480 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.480    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.594 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.594    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.708 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.708    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.822 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.822    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.936 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.936    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.093 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.082    86.174    alum/data2[6]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.959 r  alum/D_registers_q_reg[7][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    86.959    alum/D_registers_q_reg[7][5]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.073 r  alum/D_registers_q_reg[7][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.073    alum/D_registers_q_reg[7][5]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.187 r  alum/D_registers_q_reg[7][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    87.187    alum/D_registers_q_reg[7][5]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.301 r  alum/D_registers_q_reg[7][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.301    alum/D_registers_q_reg[7][5]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  alum/D_registers_q_reg[7][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.415    alum/D_registers_q_reg[7][5]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  alum/D_registers_q_reg[7][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.529    alum/D_registers_q_reg[7][5]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.643    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  alum/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.757    alum/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.914 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.852    88.766    alum/data2[5]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    89.095 r  alum/D_registers_q[7][4]_i_58/O
                         net (fo=1, routed)           0.000    89.095    alum/D_registers_q[7][4]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.628 r  alum/D_registers_q_reg[7][4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][4]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.745 r  alum/D_registers_q_reg[7][4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    89.745    alum/D_registers_q_reg[7][4]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.862 r  alum/D_registers_q_reg[7][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000    89.862    alum/D_registers_q_reg[7][4]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.979 r  alum/D_registers_q_reg[7][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.979    alum/D_registers_q_reg[7][4]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.096 r  alum/D_registers_q_reg[7][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.096    alum/D_registers_q_reg[7][4]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.213 r  alum/D_registers_q_reg[7][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    90.213    alum/D_registers_q_reg[7][4]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.330 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.330    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.447 r  alum/D_registers_q_reg[7][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][4]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.604 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          1.049    91.653    alum/data2[4]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.441 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.555 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    92.555    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.669 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.669    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.783 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.783    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.897 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.897    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.011 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.011    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.125 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.125    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.239 r  alum/D_registers_q_reg[7][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    93.239    alum/D_registers_q_reg[7][3]_i_7_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.396 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.289    94.686    alum/data2[3]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.471 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.471    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.585 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.585    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.699 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.699    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.813 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.813    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.927 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.927    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.041 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.041    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.155 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.155    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.269 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.269    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.426 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          0.960    97.386    alum/data2[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.715 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    97.715    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.248    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.482    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.716    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.833    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.950 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.950    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.067 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    99.067    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.224 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.911   100.135    alum/data2[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.467 r  alum/D_registers_q[7][0]_i_63/O
                         net (fo=1, routed)           0.000   100.467    alum/D_registers_q[7][0]_i_63_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.017 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.131 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.131    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.245 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.245    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.359 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.359    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.473 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.587 r  alum/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.587    alum/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.701 r  alum/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.701    alum/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.815 r  alum/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   101.815    alum/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.972 r  alum/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.844   102.816    sm/data2[0]
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.329   103.145 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.425   104.570    sm/M_alum_out[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.119   104.689 f  sm/D_states_q[4]_i_25/O
                         net (fo=7, routed)           0.618   105.307    sm/D_states_q[4]_i_25_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I4_O)        0.332   105.639 r  sm/D_states_q[1]_i_32/O
                         net (fo=1, routed)           0.306   105.945    sm/D_states_q[1]_i_32_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   106.069 r  sm/D_states_q[1]_i_23/O
                         net (fo=1, routed)           0.375   106.444    sm/D_states_q[1]_i_23_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124   106.568 r  sm/D_states_q[1]_i_17/O
                         net (fo=1, routed)           0.571   107.139    sm/D_states_q[1]_i_17_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124   107.263 r  sm/D_states_q[1]_i_7/O
                         net (fo=3, routed)           0.536   107.799    sm/D_states_q[1]_i_7_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I5_O)        0.124   107.923 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.502   108.425    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X63Y32         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.511   116.027    sm/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.187   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X63Y32         FDRE (Setup_fdre_C_D)       -0.047   116.132    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.132    
                         arrival time                        -108.425    
  -------------------------------------------------------------------
                         slack                                  7.707    

Slack (MET) :             7.800ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.154ns  (logic 60.573ns (58.721%)  route 42.581ns (41.279%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=22 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 116.027 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          2.376     7.939    sm/M_display_reading
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.299     8.238 f  sm/D_registers_q[7][31]_i_60/O
                         net (fo=1, routed)           0.689     8.927    sm/D_registers_q[7][31]_i_60_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.051 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.605     9.656    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.150     9.806 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.016    10.822    L_reg/M_sm_ra1[1]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.328    11.150 r  L_reg/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.011    12.161    L_reg/D_registers_q[7][31]_i_130_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.116    12.277 r  L_reg/D_registers_q[7][31]_i_95/O
                         net (fo=5, routed)           0.681    12.957    sm/M_alum_a[31]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.285 r  sm/D_registers_q[7][29]_i_123/O
                         net (fo=1, routed)           0.000    13.285    alum/S[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.817 r  alum/D_registers_q_reg[7][29]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.817    alum/D_registers_q_reg[7][29]_i_104_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.931    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.045    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.159    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.273    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.009    14.396    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.510    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.624    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.895 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.921    15.816    alum/data2[31]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.189 r  alum/D_registers_q[7][29]_i_118/O
                         net (fo=1, routed)           0.000    16.189    alum/D_registers_q[7][29]_i_118_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.722 r  alum/D_registers_q_reg[7][29]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.722    alum/D_registers_q_reg[7][29]_i_99_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.839    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  alum/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.956    alum/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.073    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    17.199    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.316 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.433 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.433    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.550 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          0.858    18.565    alum/data2[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.897 r  alum/D_registers_q[7][29]_i_115/O
                         net (fo=1, routed)           0.000    18.897    alum/D_registers_q[7][29]_i_115_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.447 r  alum/D_registers_q_reg[7][29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.447    alum/D_registers_q_reg[7][29]_i_98_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.561 r  alum/D_registers_q_reg[7][29]_i_83/CO[3]
                         net (fo=1, routed)           0.009    19.570    alum/D_registers_q_reg[7][29]_i_83_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.684 r  alum/D_registers_q_reg[7][29]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.684    alum/D_registers_q_reg[7][29]_i_68_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.798 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.798    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.912 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.411 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          1.030    21.441    alum/data2[29]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.770 r  alum/D_registers_q[7][28]_i_131/O
                         net (fo=1, routed)           0.000    21.770    alum/D_registers_q[7][28]_i_131_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.303 r  alum/D_registers_q_reg[7][28]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.303    alum/D_registers_q_reg[7][28]_i_117_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  alum/D_registers_q_reg[7][28]_i_102/CO[3]
                         net (fo=1, routed)           0.009    22.429    alum/D_registers_q_reg[7][28]_i_102_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.546 r  alum/D_registers_q_reg[7][28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    22.546    alum/D_registers_q_reg[7][28]_i_90_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.663 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.663    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.780 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.897 r  alum/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.014 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.014    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.131 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.131    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.288 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          1.171    24.459    alum/data2[28]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    24.791 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.791    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.341 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.009    25.350    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.464 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.578 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.692 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.692    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.806 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.806    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.920 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.920    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.034 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.034    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.148 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.148    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.305 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          0.822    27.127    alum/data2[27]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    27.456 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    27.456    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.989 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.989    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.106 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.223 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.340 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.340    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.457 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.457    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.574 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.691 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.691    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.808 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.965 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.042    30.007    alum/data2[26]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.332    30.339 r  alum/D_registers_q[7][25]_i_84/O
                         net (fo=1, routed)           0.000    30.339    alum/D_registers_q[7][25]_i_84_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  alum/D_registers_q_reg[7][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_75_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  alum/D_registers_q_reg[7][25]_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.003    alum/D_registers_q_reg[7][25]_i_65_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    31.117    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.231    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.345    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.459    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.573    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.687    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.844 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          0.975    32.819    alum/data2[25]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.329    33.148 r  alum/D_registers_q[7][24]_i_135/O
                         net (fo=1, routed)           0.000    33.148    alum/D_registers_q[7][24]_i_135_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.698 r  alum/D_registers_q_reg[7][24]_i_121/CO[3]
                         net (fo=1, routed)           0.000    33.698    alum/D_registers_q_reg[7][24]_i_121_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  alum/D_registers_q_reg[7][24]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.812    alum/D_registers_q_reg[7][24]_i_106_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.926 r  alum/D_registers_q_reg[7][24]_i_94/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_94_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_82_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_67/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_67_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.653 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.966    35.618    alum/data2[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    35.947 r  alum/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    35.947    alum/D_registers_q[7][23]_i_47_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.831 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.831    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.948 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.948    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.065 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.065    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.182 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.182    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.299 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.299    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.456 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.009    38.465    alum/data2[23]
    SLICE_X41Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    39.253 r  alum/D_registers_q_reg[7][22]_i_75/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_75_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.709 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.709    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.823 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.823    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.937 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.937    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.051 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.051    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.208 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.100    41.308    alum/data2[22]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.093 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.009    42.216    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.330 r  alum/D_registers_q_reg[7][21]_i_60/CO[3]
                         net (fo=1, routed)           0.000    42.330    alum/D_registers_q_reg[7][21]_i_60_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.444 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.444    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.558 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.672 r  alum/D_registers_q_reg[7][21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.672    alum/D_registers_q_reg[7][21]_i_27_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.786    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.900    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.057 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.062    44.119    alum/data2[21]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.448 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    44.448    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.998 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.998    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.112 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    45.112    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.226 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    45.226    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.340 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.340    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.454 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.009    45.463    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.577    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.691    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.805    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.962 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.236    47.198    alum/data2[20]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    47.527 r  alum/D_registers_q[7][19]_i_136/O
                         net (fo=1, routed)           0.000    47.527    alum/D_registers_q[7][19]_i_136_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.077 r  alum/D_registers_q_reg[7][19]_i_119/CO[3]
                         net (fo=1, routed)           0.000    48.077    alum/D_registers_q_reg[7][19]_i_119_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.191 r  alum/D_registers_q_reg[7][19]_i_107/CO[3]
                         net (fo=1, routed)           0.000    48.191    alum/D_registers_q_reg[7][19]_i_107_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.305 r  alum/D_registers_q_reg[7][19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.305    alum/D_registers_q_reg[7][19]_i_95_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.419 r  alum/D_registers_q_reg[7][19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.533 r  alum/D_registers_q_reg[7][19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    48.533    alum/D_registers_q_reg[7][19]_i_68_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.647 r  alum/D_registers_q_reg[7][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.647    alum/D_registers_q_reg[7][19]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.761 r  alum/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.761    alum/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.875 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.875    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.032 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.758    49.790    alum/data2[19]
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.329    50.119 r  alum/D_registers_q[7][18]_i_43/O
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q[7][18]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.669 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.011    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.125 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.125    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.239 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.239    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.353 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.353    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.510 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.939    52.449    alum/data2[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.778 r  alum/D_registers_q[7][17]_i_87/O
                         net (fo=1, routed)           0.000    52.778    alum/D_registers_q[7][17]_i_87_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.328 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.009    53.337    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.451 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.451    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.565 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.565    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.679 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.679    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.793 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.907    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.135    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.292 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.912    55.204    alum/data2[17]
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.329    55.533 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.533    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.083 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.083    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.197 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.311 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    56.311    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.425 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.425    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.539 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.539    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.653 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.653    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.767 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.767    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.881 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.038 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.200    58.238    alum/data2[16]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.567 r  alum/D_registers_q[7][15]_i_98/O
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q[7][15]_i_98_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.117 r  alum/D_registers_q_reg[7][15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    59.117    alum/D_registers_q_reg[7][15]_i_86_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.231 r  alum/D_registers_q_reg[7][15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_76_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.345 r  alum/D_registers_q_reg[7][15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    59.345    alum/D_registers_q_reg[7][15]_i_69_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.459 r  alum/D_registers_q_reg[7][15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    59.459    alum/D_registers_q_reg[7][15]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.573 r  alum/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.573    alum/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.687 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.687    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.801 r  alum/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.801    alum/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.915 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.915    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.072 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.172    61.244    alum/data2[15]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.029 r  alum/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.143 r  alum/D_registers_q_reg[7][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_89_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.257 r  alum/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.984 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.970    63.954    alum/data2[14]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.739 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.739    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.694 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.793    66.487    alum/data2[13]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.816 r  alum/D_registers_q[7][12]_i_84/O
                         net (fo=1, routed)           0.000    66.816    alum/D_registers_q[7][12]_i_84_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.366 r  alum/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.366    alum/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.480 r  alum/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    67.480    alum/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.594 r  alum/D_registers_q_reg[7][12]_i_60/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.708 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.708    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.822 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_26/CO[3]
                         net (fo=1, routed)           0.009    67.945    alum/D_registers_q_reg[7][12]_i_26_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.059    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.173    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.853    69.183    alum/data2[12]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    69.512 r  alum/D_registers_q[7][11]_i_78/O
                         net (fo=1, routed)           0.000    69.512    alum/D_registers_q[7][11]_i_78_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.062 r  alum/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    70.062    alum/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.176 r  alum/D_registers_q_reg[7][11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.176    alum/D_registers_q_reg[7][11]_i_65_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.290 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.290    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.404    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.518    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.009    70.641    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.755 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.755    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.869    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.026 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          0.943    71.969    alum/data2[11]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.754 r  alum/D_registers_q_reg[7][10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    72.754    alum/D_registers_q_reg[7][10]_i_69_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.868 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    72.868    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.982 r  alum/D_registers_q_reg[7][10]_i_59/CO[3]
                         net (fo=1, routed)           0.009    72.991    alum/D_registers_q_reg[7][10]_i_59_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  alum/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    73.105    alum/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.219    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.333    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.447    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.561 r  alum/D_registers_q_reg[7][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.561    alum/D_registers_q_reg[7][10]_i_10_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.718 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.014    74.731    alum/data2[10]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.517 r  alum/D_registers_q_reg[7][9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.517    alum/D_registers_q_reg[7][9]_i_65_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.631 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    75.631    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.009    75.754    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.480 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          1.048    77.529    alum/data2[9]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    77.858 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.391 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    78.391    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.508 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    78.508    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.625 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.742 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.742    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.859 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.859    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.976 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.976    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.093 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.009    79.102    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.219 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.219    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.376 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.157    80.532    alum/data2[8]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.335 r  alum/D_registers_q_reg[7][7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][7]_i_65_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.452 r  alum/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.452    alum/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.569 r  alum/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.569    alum/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.686 r  alum/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.686    alum/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.803 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.920 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.920    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.037 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.037    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.154 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.009    82.163    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.320 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.935    83.256    alum/data2[7]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    83.588 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.588    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.138 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.138    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.252 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.252    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.366 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.366    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.480 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.480    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.594 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.594    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.708 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.708    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.822 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.822    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.936 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.936    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.093 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.082    86.174    alum/data2[6]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.959 r  alum/D_registers_q_reg[7][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    86.959    alum/D_registers_q_reg[7][5]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.073 r  alum/D_registers_q_reg[7][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.073    alum/D_registers_q_reg[7][5]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.187 r  alum/D_registers_q_reg[7][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    87.187    alum/D_registers_q_reg[7][5]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.301 r  alum/D_registers_q_reg[7][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.301    alum/D_registers_q_reg[7][5]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  alum/D_registers_q_reg[7][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.415    alum/D_registers_q_reg[7][5]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  alum/D_registers_q_reg[7][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.529    alum/D_registers_q_reg[7][5]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.643    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  alum/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.757    alum/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.914 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.852    88.766    alum/data2[5]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    89.095 r  alum/D_registers_q[7][4]_i_58/O
                         net (fo=1, routed)           0.000    89.095    alum/D_registers_q[7][4]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.628 r  alum/D_registers_q_reg[7][4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][4]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.745 r  alum/D_registers_q_reg[7][4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    89.745    alum/D_registers_q_reg[7][4]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.862 r  alum/D_registers_q_reg[7][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000    89.862    alum/D_registers_q_reg[7][4]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.979 r  alum/D_registers_q_reg[7][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.979    alum/D_registers_q_reg[7][4]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.096 r  alum/D_registers_q_reg[7][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.096    alum/D_registers_q_reg[7][4]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.213 r  alum/D_registers_q_reg[7][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    90.213    alum/D_registers_q_reg[7][4]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.330 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.330    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.447 r  alum/D_registers_q_reg[7][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][4]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.604 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          1.049    91.653    alum/data2[4]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.441 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.555 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    92.555    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.669 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.669    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.783 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.783    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.897 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.897    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.011 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.011    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.125 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.125    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.239 r  alum/D_registers_q_reg[7][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    93.239    alum/D_registers_q_reg[7][3]_i_7_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.396 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.289    94.686    alum/data2[3]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.471 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.471    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.585 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.585    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.699 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.699    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.813 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.813    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.927 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.927    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.041 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.041    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.155 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.155    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.269 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.269    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.426 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          0.960    97.386    alum/data2[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.715 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    97.715    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.248    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.482    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.716    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.833    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.950 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.950    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.067 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    99.067    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.224 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.911   100.135    alum/data2[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.467 r  alum/D_registers_q[7][0]_i_63/O
                         net (fo=1, routed)           0.000   100.467    alum/D_registers_q[7][0]_i_63_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.017 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.131 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.131    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.245 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.245    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.359 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.359    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.473 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.587 r  alum/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.587    alum/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.701 r  alum/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.701    alum/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.815 r  alum/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   101.815    alum/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.972 r  alum/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.844   102.816    sm/data2[0]
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.329   103.145 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.425   104.570    sm/M_alum_out[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.119   104.689 f  sm/D_states_q[4]_i_25/O
                         net (fo=7, routed)           0.618   105.307    sm/D_states_q[4]_i_25_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I4_O)        0.332   105.639 r  sm/D_states_q[1]_i_32/O
                         net (fo=1, routed)           0.306   105.945    sm/D_states_q[1]_i_32_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   106.069 r  sm/D_states_q[1]_i_23/O
                         net (fo=1, routed)           0.375   106.444    sm/D_states_q[1]_i_23_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124   106.568 r  sm/D_states_q[1]_i_17/O
                         net (fo=1, routed)           0.571   107.139    sm/D_states_q[1]_i_17_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124   107.263 r  sm/D_states_q[1]_i_7/O
                         net (fo=3, routed)           0.531   107.794    sm/D_states_q[1]_i_7_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I5_O)        0.124   107.918 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   108.297    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X63Y32         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.511   116.027    sm/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.187   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X63Y32         FDRE (Setup_fdre_C_D)       -0.081   116.098    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.098    
                         arrival time                        -108.298    
  -------------------------------------------------------------------
                         slack                                  7.800    

Slack (MET) :             7.854ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.220ns  (logic 60.561ns (58.672%)  route 42.659ns (41.328%))
  Logic Levels:           321  (CARRY4=287 LUT2=3 LUT3=22 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 116.019 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          2.376     7.939    sm/M_display_reading
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.299     8.238 f  sm/D_registers_q[7][31]_i_60/O
                         net (fo=1, routed)           0.689     8.927    sm/D_registers_q[7][31]_i_60_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.051 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.605     9.656    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.150     9.806 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.016    10.822    L_reg/M_sm_ra1[1]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.328    11.150 r  L_reg/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.011    12.161    L_reg/D_registers_q[7][31]_i_130_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.116    12.277 r  L_reg/D_registers_q[7][31]_i_95/O
                         net (fo=5, routed)           0.681    12.957    sm/M_alum_a[31]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.285 r  sm/D_registers_q[7][29]_i_123/O
                         net (fo=1, routed)           0.000    13.285    alum/S[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.817 r  alum/D_registers_q_reg[7][29]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.817    alum/D_registers_q_reg[7][29]_i_104_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.931    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.045    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.159    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.273    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.009    14.396    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.510    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.624    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.895 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.921    15.816    alum/data2[31]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.189 r  alum/D_registers_q[7][29]_i_118/O
                         net (fo=1, routed)           0.000    16.189    alum/D_registers_q[7][29]_i_118_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.722 r  alum/D_registers_q_reg[7][29]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.722    alum/D_registers_q_reg[7][29]_i_99_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.839    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  alum/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.956    alum/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.073    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    17.199    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.316 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.433 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.433    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.550 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          0.858    18.565    alum/data2[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.897 r  alum/D_registers_q[7][29]_i_115/O
                         net (fo=1, routed)           0.000    18.897    alum/D_registers_q[7][29]_i_115_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.447 r  alum/D_registers_q_reg[7][29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.447    alum/D_registers_q_reg[7][29]_i_98_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.561 r  alum/D_registers_q_reg[7][29]_i_83/CO[3]
                         net (fo=1, routed)           0.009    19.570    alum/D_registers_q_reg[7][29]_i_83_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.684 r  alum/D_registers_q_reg[7][29]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.684    alum/D_registers_q_reg[7][29]_i_68_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.798 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.798    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.912 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.411 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          1.030    21.441    alum/data2[29]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.770 r  alum/D_registers_q[7][28]_i_131/O
                         net (fo=1, routed)           0.000    21.770    alum/D_registers_q[7][28]_i_131_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.303 r  alum/D_registers_q_reg[7][28]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.303    alum/D_registers_q_reg[7][28]_i_117_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  alum/D_registers_q_reg[7][28]_i_102/CO[3]
                         net (fo=1, routed)           0.009    22.429    alum/D_registers_q_reg[7][28]_i_102_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.546 r  alum/D_registers_q_reg[7][28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    22.546    alum/D_registers_q_reg[7][28]_i_90_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.663 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.663    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.780 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.897 r  alum/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.014 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.014    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.131 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.131    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.288 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          1.171    24.459    alum/data2[28]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    24.791 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.791    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.341 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.009    25.350    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.464 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.578 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.692 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.692    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.806 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.806    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.920 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.920    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.034 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.034    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.148 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.148    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.305 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          0.822    27.127    alum/data2[27]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    27.456 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    27.456    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.989 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.989    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.106 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.223 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.340 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.340    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.457 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.457    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.574 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.691 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.691    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.808 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.965 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.042    30.007    alum/data2[26]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.332    30.339 r  alum/D_registers_q[7][25]_i_84/O
                         net (fo=1, routed)           0.000    30.339    alum/D_registers_q[7][25]_i_84_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  alum/D_registers_q_reg[7][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_75_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  alum/D_registers_q_reg[7][25]_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.003    alum/D_registers_q_reg[7][25]_i_65_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    31.117    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.231    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.345    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.459    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.573    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.687    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.844 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          0.975    32.819    alum/data2[25]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.329    33.148 r  alum/D_registers_q[7][24]_i_135/O
                         net (fo=1, routed)           0.000    33.148    alum/D_registers_q[7][24]_i_135_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.698 r  alum/D_registers_q_reg[7][24]_i_121/CO[3]
                         net (fo=1, routed)           0.000    33.698    alum/D_registers_q_reg[7][24]_i_121_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  alum/D_registers_q_reg[7][24]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.812    alum/D_registers_q_reg[7][24]_i_106_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.926 r  alum/D_registers_q_reg[7][24]_i_94/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_94_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_82_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_67/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_67_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.653 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.966    35.618    alum/data2[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    35.947 r  alum/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    35.947    alum/D_registers_q[7][23]_i_47_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.831 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.831    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.948 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.948    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.065 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.065    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.182 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.182    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.299 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.299    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.456 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.009    38.465    alum/data2[23]
    SLICE_X41Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    39.253 r  alum/D_registers_q_reg[7][22]_i_75/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_75_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.709 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.709    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.823 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.823    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.937 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.937    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.051 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.051    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.208 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.100    41.308    alum/data2[22]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.093 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.009    42.216    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.330 r  alum/D_registers_q_reg[7][21]_i_60/CO[3]
                         net (fo=1, routed)           0.000    42.330    alum/D_registers_q_reg[7][21]_i_60_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.444 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.444    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.558 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.672 r  alum/D_registers_q_reg[7][21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.672    alum/D_registers_q_reg[7][21]_i_27_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.786    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.900    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.057 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.062    44.119    alum/data2[21]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.448 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    44.448    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.998 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.998    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.112 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    45.112    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.226 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    45.226    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.340 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.340    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.454 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.009    45.463    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.577    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.691    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.805    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.962 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.236    47.198    alum/data2[20]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    47.527 r  alum/D_registers_q[7][19]_i_136/O
                         net (fo=1, routed)           0.000    47.527    alum/D_registers_q[7][19]_i_136_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.077 r  alum/D_registers_q_reg[7][19]_i_119/CO[3]
                         net (fo=1, routed)           0.000    48.077    alum/D_registers_q_reg[7][19]_i_119_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.191 r  alum/D_registers_q_reg[7][19]_i_107/CO[3]
                         net (fo=1, routed)           0.000    48.191    alum/D_registers_q_reg[7][19]_i_107_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.305 r  alum/D_registers_q_reg[7][19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.305    alum/D_registers_q_reg[7][19]_i_95_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.419 r  alum/D_registers_q_reg[7][19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.533 r  alum/D_registers_q_reg[7][19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    48.533    alum/D_registers_q_reg[7][19]_i_68_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.647 r  alum/D_registers_q_reg[7][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.647    alum/D_registers_q_reg[7][19]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.761 r  alum/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.761    alum/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.875 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.875    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.032 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.758    49.790    alum/data2[19]
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.329    50.119 r  alum/D_registers_q[7][18]_i_43/O
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q[7][18]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.669 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.011    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.125 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.125    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.239 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.239    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.353 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.353    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.510 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.939    52.449    alum/data2[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.778 r  alum/D_registers_q[7][17]_i_87/O
                         net (fo=1, routed)           0.000    52.778    alum/D_registers_q[7][17]_i_87_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.328 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.009    53.337    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.451 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.451    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.565 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.565    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.679 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.679    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.793 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.907    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.135    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.292 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.912    55.204    alum/data2[17]
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.329    55.533 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.533    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.083 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.083    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.197 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.311 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    56.311    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.425 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.425    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.539 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.539    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.653 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.653    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.767 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.767    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.881 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.038 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.200    58.238    alum/data2[16]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.567 r  alum/D_registers_q[7][15]_i_98/O
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q[7][15]_i_98_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.117 r  alum/D_registers_q_reg[7][15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    59.117    alum/D_registers_q_reg[7][15]_i_86_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.231 r  alum/D_registers_q_reg[7][15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_76_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.345 r  alum/D_registers_q_reg[7][15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    59.345    alum/D_registers_q_reg[7][15]_i_69_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.459 r  alum/D_registers_q_reg[7][15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    59.459    alum/D_registers_q_reg[7][15]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.573 r  alum/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.573    alum/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.687 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.687    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.801 r  alum/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.801    alum/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.915 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.915    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.072 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.172    61.244    alum/data2[15]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.029 r  alum/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.143 r  alum/D_registers_q_reg[7][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_89_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.257 r  alum/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.984 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.970    63.954    alum/data2[14]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.739 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.739    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.694 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.793    66.487    alum/data2[13]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.816 r  alum/D_registers_q[7][12]_i_84/O
                         net (fo=1, routed)           0.000    66.816    alum/D_registers_q[7][12]_i_84_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.366 r  alum/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.366    alum/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.480 r  alum/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    67.480    alum/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.594 r  alum/D_registers_q_reg[7][12]_i_60/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.708 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.708    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.822 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_26/CO[3]
                         net (fo=1, routed)           0.009    67.945    alum/D_registers_q_reg[7][12]_i_26_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.059    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.173    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.853    69.183    alum/data2[12]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    69.512 r  alum/D_registers_q[7][11]_i_78/O
                         net (fo=1, routed)           0.000    69.512    alum/D_registers_q[7][11]_i_78_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.062 r  alum/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    70.062    alum/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.176 r  alum/D_registers_q_reg[7][11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.176    alum/D_registers_q_reg[7][11]_i_65_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.290 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.290    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.404    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.518    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.009    70.641    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.755 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.755    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.869    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.026 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          0.943    71.969    alum/data2[11]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.754 r  alum/D_registers_q_reg[7][10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    72.754    alum/D_registers_q_reg[7][10]_i_69_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.868 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    72.868    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.982 r  alum/D_registers_q_reg[7][10]_i_59/CO[3]
                         net (fo=1, routed)           0.009    72.991    alum/D_registers_q_reg[7][10]_i_59_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  alum/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    73.105    alum/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.219    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.333    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.447    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.561 r  alum/D_registers_q_reg[7][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.561    alum/D_registers_q_reg[7][10]_i_10_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.718 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.014    74.731    alum/data2[10]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.517 r  alum/D_registers_q_reg[7][9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.517    alum/D_registers_q_reg[7][9]_i_65_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.631 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    75.631    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.009    75.754    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.480 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          1.048    77.529    alum/data2[9]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    77.858 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.391 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    78.391    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.508 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    78.508    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.625 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.742 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.742    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.859 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.859    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.976 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.976    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.093 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.009    79.102    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.219 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.219    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.376 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.157    80.532    alum/data2[8]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.335 r  alum/D_registers_q_reg[7][7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][7]_i_65_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.452 r  alum/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.452    alum/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.569 r  alum/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.569    alum/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.686 r  alum/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.686    alum/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.803 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.920 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.920    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.037 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.037    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.154 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.009    82.163    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.320 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.935    83.256    alum/data2[7]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    83.588 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.588    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.138 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.138    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.252 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.252    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.366 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.366    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.480 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.480    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.594 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.594    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.708 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.708    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.822 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.822    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.936 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.936    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.093 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.082    86.174    alum/data2[6]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.959 r  alum/D_registers_q_reg[7][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    86.959    alum/D_registers_q_reg[7][5]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.073 r  alum/D_registers_q_reg[7][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.073    alum/D_registers_q_reg[7][5]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.187 r  alum/D_registers_q_reg[7][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    87.187    alum/D_registers_q_reg[7][5]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.301 r  alum/D_registers_q_reg[7][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.301    alum/D_registers_q_reg[7][5]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  alum/D_registers_q_reg[7][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.415    alum/D_registers_q_reg[7][5]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  alum/D_registers_q_reg[7][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.529    alum/D_registers_q_reg[7][5]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.643    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  alum/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.757    alum/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.914 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.852    88.766    alum/data2[5]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    89.095 r  alum/D_registers_q[7][4]_i_58/O
                         net (fo=1, routed)           0.000    89.095    alum/D_registers_q[7][4]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.628 r  alum/D_registers_q_reg[7][4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][4]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.745 r  alum/D_registers_q_reg[7][4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    89.745    alum/D_registers_q_reg[7][4]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.862 r  alum/D_registers_q_reg[7][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000    89.862    alum/D_registers_q_reg[7][4]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.979 r  alum/D_registers_q_reg[7][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.979    alum/D_registers_q_reg[7][4]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.096 r  alum/D_registers_q_reg[7][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.096    alum/D_registers_q_reg[7][4]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.213 r  alum/D_registers_q_reg[7][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    90.213    alum/D_registers_q_reg[7][4]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.330 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.330    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.447 r  alum/D_registers_q_reg[7][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][4]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.604 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          1.049    91.653    alum/data2[4]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.441 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.555 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    92.555    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.669 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.669    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.783 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.783    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.897 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.897    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.011 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.011    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.125 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.125    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.239 r  alum/D_registers_q_reg[7][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    93.239    alum/D_registers_q_reg[7][3]_i_7_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.396 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.289    94.686    alum/data2[3]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.471 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.471    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.585 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.585    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.699 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.699    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.813 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.813    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.927 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.927    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.041 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.041    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.155 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.155    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.269 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.269    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.426 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          0.960    97.386    alum/data2[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.715 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    97.715    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.248    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.482    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.716    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.833    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.950 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.950    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.067 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    99.067    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.224 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.911   100.135    alum/data2[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.467 r  alum/D_registers_q[7][0]_i_63/O
                         net (fo=1, routed)           0.000   100.467    alum/D_registers_q[7][0]_i_63_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.017 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.131 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.131    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.245 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.245    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.359 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.359    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.473 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.587 r  alum/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.587    alum/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.701 r  alum/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.701    alum/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.815 r  alum/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   101.815    alum/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.972 r  alum/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.844   102.816    sm/data2[0]
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.329   103.145 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.425   104.570    sm/M_alum_out[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124   104.694 r  sm/D_states_q[4]_i_23/O
                         net (fo=5, routed)           0.574   105.268    sm/D_states_q[4]_i_23_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.124   105.392 f  sm/D_states_q[3]_i_25/O
                         net (fo=5, routed)           0.443   105.835    sm/D_states_q[3]_i_25_n_0
    SLICE_X59Y31         LUT4 (Prop_lut4_I2_O)        0.118   105.953 f  sm/D_states_q[0]_i_25/O
                         net (fo=1, routed)           0.590   106.542    sm/D_states_q[0]_i_25_n_0
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.326   106.868 r  sm/D_states_q[0]_i_13/O
                         net (fo=1, routed)           0.498   107.367    sm/D_states_q[0]_i_13_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I3_O)        0.124   107.491 r  sm/D_states_q[0]_i_4/O
                         net (fo=3, routed)           0.754   108.244    sm/D_states_q[0]_i_4_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.119   108.363 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.000   108.363    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X61Y26         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.503   116.019    sm/clk_IBUF_BUFG
    SLICE_X61Y26         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.187   116.206    
                         clock uncertainty           -0.035   116.171    
    SLICE_X61Y26         FDSE (Setup_fdse_C_D)        0.047   116.218    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.218    
                         arrival time                        -108.364    
  -------------------------------------------------------------------
                         slack                                  7.854    

Slack (MET) :             7.911ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.040ns  (logic 60.442ns (58.659%)  route 42.598ns (41.341%))
  Logic Levels:           320  (CARRY4=287 LUT2=3 LUT3=22 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          2.376     7.939    sm/M_display_reading
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.299     8.238 f  sm/D_registers_q[7][31]_i_60/O
                         net (fo=1, routed)           0.689     8.927    sm/D_registers_q[7][31]_i_60_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.051 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.605     9.656    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.150     9.806 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.016    10.822    L_reg/M_sm_ra1[1]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.328    11.150 r  L_reg/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.011    12.161    L_reg/D_registers_q[7][31]_i_130_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.116    12.277 r  L_reg/D_registers_q[7][31]_i_95/O
                         net (fo=5, routed)           0.681    12.957    sm/M_alum_a[31]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.285 r  sm/D_registers_q[7][29]_i_123/O
                         net (fo=1, routed)           0.000    13.285    alum/S[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.817 r  alum/D_registers_q_reg[7][29]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.817    alum/D_registers_q_reg[7][29]_i_104_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.931    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.045    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.159    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.273    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.009    14.396    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.510    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.624    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.895 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.921    15.816    alum/data2[31]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.189 r  alum/D_registers_q[7][29]_i_118/O
                         net (fo=1, routed)           0.000    16.189    alum/D_registers_q[7][29]_i_118_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.722 r  alum/D_registers_q_reg[7][29]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.722    alum/D_registers_q_reg[7][29]_i_99_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.839    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  alum/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.956    alum/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.073    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    17.199    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.316 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.433 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.433    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.550 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          0.858    18.565    alum/data2[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.897 r  alum/D_registers_q[7][29]_i_115/O
                         net (fo=1, routed)           0.000    18.897    alum/D_registers_q[7][29]_i_115_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.447 r  alum/D_registers_q_reg[7][29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.447    alum/D_registers_q_reg[7][29]_i_98_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.561 r  alum/D_registers_q_reg[7][29]_i_83/CO[3]
                         net (fo=1, routed)           0.009    19.570    alum/D_registers_q_reg[7][29]_i_83_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.684 r  alum/D_registers_q_reg[7][29]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.684    alum/D_registers_q_reg[7][29]_i_68_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.798 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.798    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.912 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.411 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          1.030    21.441    alum/data2[29]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.770 r  alum/D_registers_q[7][28]_i_131/O
                         net (fo=1, routed)           0.000    21.770    alum/D_registers_q[7][28]_i_131_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.303 r  alum/D_registers_q_reg[7][28]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.303    alum/D_registers_q_reg[7][28]_i_117_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  alum/D_registers_q_reg[7][28]_i_102/CO[3]
                         net (fo=1, routed)           0.009    22.429    alum/D_registers_q_reg[7][28]_i_102_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.546 r  alum/D_registers_q_reg[7][28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    22.546    alum/D_registers_q_reg[7][28]_i_90_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.663 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.663    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.780 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.897 r  alum/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.014 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.014    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.131 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.131    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.288 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          1.171    24.459    alum/data2[28]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    24.791 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.791    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.341 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.009    25.350    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.464 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.578 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.692 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.692    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.806 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.806    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.920 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.920    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.034 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.034    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.148 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.148    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.305 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          0.822    27.127    alum/data2[27]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    27.456 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    27.456    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.989 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.989    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.106 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.223 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.340 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.340    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.457 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.457    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.574 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.691 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.691    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.808 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.965 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.042    30.007    alum/data2[26]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.332    30.339 r  alum/D_registers_q[7][25]_i_84/O
                         net (fo=1, routed)           0.000    30.339    alum/D_registers_q[7][25]_i_84_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  alum/D_registers_q_reg[7][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_75_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  alum/D_registers_q_reg[7][25]_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.003    alum/D_registers_q_reg[7][25]_i_65_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    31.117    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.231    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.345    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.459    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.573    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.687    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.844 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          0.975    32.819    alum/data2[25]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.329    33.148 r  alum/D_registers_q[7][24]_i_135/O
                         net (fo=1, routed)           0.000    33.148    alum/D_registers_q[7][24]_i_135_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.698 r  alum/D_registers_q_reg[7][24]_i_121/CO[3]
                         net (fo=1, routed)           0.000    33.698    alum/D_registers_q_reg[7][24]_i_121_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  alum/D_registers_q_reg[7][24]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.812    alum/D_registers_q_reg[7][24]_i_106_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.926 r  alum/D_registers_q_reg[7][24]_i_94/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_94_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_82_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_67/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_67_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.653 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.966    35.618    alum/data2[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    35.947 r  alum/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    35.947    alum/D_registers_q[7][23]_i_47_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.831 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.831    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.948 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.948    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.065 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.065    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.182 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.182    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.299 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.299    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.456 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.009    38.465    alum/data2[23]
    SLICE_X41Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    39.253 r  alum/D_registers_q_reg[7][22]_i_75/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_75_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.709 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.709    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.823 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.823    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.937 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.937    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.051 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.051    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.208 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.100    41.308    alum/data2[22]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.093 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.009    42.216    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.330 r  alum/D_registers_q_reg[7][21]_i_60/CO[3]
                         net (fo=1, routed)           0.000    42.330    alum/D_registers_q_reg[7][21]_i_60_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.444 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.444    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.558 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.672 r  alum/D_registers_q_reg[7][21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.672    alum/D_registers_q_reg[7][21]_i_27_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.786    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.900    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.057 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.062    44.119    alum/data2[21]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.448 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    44.448    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.998 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.998    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.112 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    45.112    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.226 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    45.226    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.340 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.340    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.454 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.009    45.463    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.577    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.691    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.805    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.962 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.236    47.198    alum/data2[20]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    47.527 r  alum/D_registers_q[7][19]_i_136/O
                         net (fo=1, routed)           0.000    47.527    alum/D_registers_q[7][19]_i_136_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.077 r  alum/D_registers_q_reg[7][19]_i_119/CO[3]
                         net (fo=1, routed)           0.000    48.077    alum/D_registers_q_reg[7][19]_i_119_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.191 r  alum/D_registers_q_reg[7][19]_i_107/CO[3]
                         net (fo=1, routed)           0.000    48.191    alum/D_registers_q_reg[7][19]_i_107_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.305 r  alum/D_registers_q_reg[7][19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.305    alum/D_registers_q_reg[7][19]_i_95_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.419 r  alum/D_registers_q_reg[7][19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.533 r  alum/D_registers_q_reg[7][19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    48.533    alum/D_registers_q_reg[7][19]_i_68_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.647 r  alum/D_registers_q_reg[7][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.647    alum/D_registers_q_reg[7][19]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.761 r  alum/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.761    alum/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.875 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.875    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.032 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.758    49.790    alum/data2[19]
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.329    50.119 r  alum/D_registers_q[7][18]_i_43/O
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q[7][18]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.669 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.011    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.125 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.125    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.239 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.239    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.353 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.353    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.510 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.939    52.449    alum/data2[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.778 r  alum/D_registers_q[7][17]_i_87/O
                         net (fo=1, routed)           0.000    52.778    alum/D_registers_q[7][17]_i_87_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.328 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.009    53.337    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.451 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.451    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.565 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.565    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.679 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.679    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.793 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.907    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.135    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.292 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.912    55.204    alum/data2[17]
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.329    55.533 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.533    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.083 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.083    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.197 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.311 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    56.311    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.425 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.425    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.539 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.539    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.653 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.653    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.767 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.767    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.881 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.038 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.200    58.238    alum/data2[16]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.567 r  alum/D_registers_q[7][15]_i_98/O
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q[7][15]_i_98_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.117 r  alum/D_registers_q_reg[7][15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    59.117    alum/D_registers_q_reg[7][15]_i_86_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.231 r  alum/D_registers_q_reg[7][15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_76_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.345 r  alum/D_registers_q_reg[7][15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    59.345    alum/D_registers_q_reg[7][15]_i_69_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.459 r  alum/D_registers_q_reg[7][15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    59.459    alum/D_registers_q_reg[7][15]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.573 r  alum/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.573    alum/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.687 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.687    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.801 r  alum/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.801    alum/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.915 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.915    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.072 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.172    61.244    alum/data2[15]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.029 r  alum/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.143 r  alum/D_registers_q_reg[7][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_89_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.257 r  alum/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.984 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.970    63.954    alum/data2[14]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.739 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.739    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.694 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.793    66.487    alum/data2[13]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.816 r  alum/D_registers_q[7][12]_i_84/O
                         net (fo=1, routed)           0.000    66.816    alum/D_registers_q[7][12]_i_84_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.366 r  alum/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.366    alum/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.480 r  alum/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    67.480    alum/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.594 r  alum/D_registers_q_reg[7][12]_i_60/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.708 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.708    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.822 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_26/CO[3]
                         net (fo=1, routed)           0.009    67.945    alum/D_registers_q_reg[7][12]_i_26_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.059    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.173    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.853    69.183    alum/data2[12]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    69.512 r  alum/D_registers_q[7][11]_i_78/O
                         net (fo=1, routed)           0.000    69.512    alum/D_registers_q[7][11]_i_78_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.062 r  alum/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    70.062    alum/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.176 r  alum/D_registers_q_reg[7][11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.176    alum/D_registers_q_reg[7][11]_i_65_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.290 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.290    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.404    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.518    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.009    70.641    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.755 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.755    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.869    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.026 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          0.943    71.969    alum/data2[11]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.754 r  alum/D_registers_q_reg[7][10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    72.754    alum/D_registers_q_reg[7][10]_i_69_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.868 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    72.868    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.982 r  alum/D_registers_q_reg[7][10]_i_59/CO[3]
                         net (fo=1, routed)           0.009    72.991    alum/D_registers_q_reg[7][10]_i_59_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  alum/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    73.105    alum/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.219    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.333    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.447    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.561 r  alum/D_registers_q_reg[7][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.561    alum/D_registers_q_reg[7][10]_i_10_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.718 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.014    74.731    alum/data2[10]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.517 r  alum/D_registers_q_reg[7][9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.517    alum/D_registers_q_reg[7][9]_i_65_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.631 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    75.631    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.009    75.754    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.480 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          1.048    77.529    alum/data2[9]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    77.858 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.391 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    78.391    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.508 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    78.508    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.625 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.742 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.742    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.859 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.859    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.976 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.976    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.093 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.009    79.102    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.219 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.219    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.376 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.157    80.532    alum/data2[8]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.335 r  alum/D_registers_q_reg[7][7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][7]_i_65_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.452 r  alum/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.452    alum/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.569 r  alum/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.569    alum/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.686 r  alum/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.686    alum/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.803 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.920 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.920    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.037 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.037    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.154 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.009    82.163    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.320 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.935    83.256    alum/data2[7]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    83.588 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.588    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.138 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.138    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.252 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.252    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.366 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.366    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.480 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.480    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.594 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.594    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.708 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.708    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.822 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.822    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.936 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.936    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.093 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.082    86.174    alum/data2[6]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.959 r  alum/D_registers_q_reg[7][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    86.959    alum/D_registers_q_reg[7][5]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.073 r  alum/D_registers_q_reg[7][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.073    alum/D_registers_q_reg[7][5]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.187 r  alum/D_registers_q_reg[7][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    87.187    alum/D_registers_q_reg[7][5]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.301 r  alum/D_registers_q_reg[7][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.301    alum/D_registers_q_reg[7][5]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  alum/D_registers_q_reg[7][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.415    alum/D_registers_q_reg[7][5]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  alum/D_registers_q_reg[7][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.529    alum/D_registers_q_reg[7][5]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.643    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  alum/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.757    alum/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.914 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.852    88.766    alum/data2[5]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    89.095 r  alum/D_registers_q[7][4]_i_58/O
                         net (fo=1, routed)           0.000    89.095    alum/D_registers_q[7][4]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.628 r  alum/D_registers_q_reg[7][4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][4]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.745 r  alum/D_registers_q_reg[7][4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    89.745    alum/D_registers_q_reg[7][4]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.862 r  alum/D_registers_q_reg[7][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000    89.862    alum/D_registers_q_reg[7][4]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.979 r  alum/D_registers_q_reg[7][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.979    alum/D_registers_q_reg[7][4]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.096 r  alum/D_registers_q_reg[7][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.096    alum/D_registers_q_reg[7][4]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.213 r  alum/D_registers_q_reg[7][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    90.213    alum/D_registers_q_reg[7][4]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.330 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.330    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.447 r  alum/D_registers_q_reg[7][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][4]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.604 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          1.049    91.653    alum/data2[4]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.441 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.555 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    92.555    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.669 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.669    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.783 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.783    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.897 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.897    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.011 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.011    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.125 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.125    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.239 r  alum/D_registers_q_reg[7][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    93.239    alum/D_registers_q_reg[7][3]_i_7_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.396 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.289    94.686    alum/data2[3]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.471 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.471    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.585 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.585    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.699 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.699    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.813 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.813    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.927 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.927    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.041 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.041    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.155 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.155    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.269 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.269    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.426 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          0.960    97.386    alum/data2[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.715 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    97.715    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.248    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.482    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.716    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.833    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.950 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.950    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.067 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    99.067    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.224 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.911   100.135    alum/data2[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.467 r  alum/D_registers_q[7][0]_i_63/O
                         net (fo=1, routed)           0.000   100.467    alum/D_registers_q[7][0]_i_63_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.017 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.131 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.131    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.245 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.245    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.359 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.359    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.473 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.587 r  alum/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.587    alum/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.701 r  alum/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.701    alum/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.815 r  alum/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   101.815    alum/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.972 f  alum/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.844   102.816    sm/data2[0]
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.329   103.145 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.425   104.570    sm/M_alum_out[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124   104.694 f  sm/D_states_q[4]_i_23/O
                         net (fo=5, routed)           0.574   105.268    sm/D_states_q[4]_i_23_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.118   105.386 f  sm/D_states_q[3]_i_28/O
                         net (fo=2, routed)           0.449   105.835    sm/D_states_q[3]_i_28_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.326   106.161 r  sm/D_states_q[3]_i_23/O
                         net (fo=1, routed)           0.433   106.594    sm/D_states_q[3]_i_23_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.124   106.718 r  sm/D_states_q[3]_i_7/O
                         net (fo=3, routed)           0.729   107.448    sm/D_states_q[3]_i_7_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124   107.572 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.611   108.183    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507   116.023    sm/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.187   116.210    
                         clock uncertainty           -0.035   116.175    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)       -0.081   116.094    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.094    
                         arrival time                        -108.183    
  -------------------------------------------------------------------
                         slack                                  7.911    

Slack (MET) :             8.011ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.960ns  (logic 60.712ns (58.967%)  route 42.248ns (41.033%))
  Logic Levels:           320  (CARRY4=287 LUT2=2 LUT3=22 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          2.376     7.939    sm/M_display_reading
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.299     8.238 f  sm/D_registers_q[7][31]_i_60/O
                         net (fo=1, routed)           0.689     8.927    sm/D_registers_q[7][31]_i_60_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.051 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.605     9.656    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.150     9.806 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.016    10.822    L_reg/M_sm_ra1[1]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.328    11.150 r  L_reg/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.011    12.161    L_reg/D_registers_q[7][31]_i_130_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.116    12.277 r  L_reg/D_registers_q[7][31]_i_95/O
                         net (fo=5, routed)           0.681    12.957    sm/M_alum_a[31]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.285 r  sm/D_registers_q[7][29]_i_123/O
                         net (fo=1, routed)           0.000    13.285    alum/S[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.817 r  alum/D_registers_q_reg[7][29]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.817    alum/D_registers_q_reg[7][29]_i_104_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.931    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.045    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.159    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.273    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.009    14.396    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.510    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.624    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.895 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.921    15.816    alum/data2[31]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.189 r  alum/D_registers_q[7][29]_i_118/O
                         net (fo=1, routed)           0.000    16.189    alum/D_registers_q[7][29]_i_118_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.722 r  alum/D_registers_q_reg[7][29]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.722    alum/D_registers_q_reg[7][29]_i_99_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.839    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  alum/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.956    alum/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.073    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    17.199    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.316 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.433 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.433    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.550 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          0.858    18.565    alum/data2[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.897 r  alum/D_registers_q[7][29]_i_115/O
                         net (fo=1, routed)           0.000    18.897    alum/D_registers_q[7][29]_i_115_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.447 r  alum/D_registers_q_reg[7][29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.447    alum/D_registers_q_reg[7][29]_i_98_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.561 r  alum/D_registers_q_reg[7][29]_i_83/CO[3]
                         net (fo=1, routed)           0.009    19.570    alum/D_registers_q_reg[7][29]_i_83_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.684 r  alum/D_registers_q_reg[7][29]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.684    alum/D_registers_q_reg[7][29]_i_68_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.798 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.798    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.912 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.411 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          1.030    21.441    alum/data2[29]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.770 r  alum/D_registers_q[7][28]_i_131/O
                         net (fo=1, routed)           0.000    21.770    alum/D_registers_q[7][28]_i_131_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.303 r  alum/D_registers_q_reg[7][28]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.303    alum/D_registers_q_reg[7][28]_i_117_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  alum/D_registers_q_reg[7][28]_i_102/CO[3]
                         net (fo=1, routed)           0.009    22.429    alum/D_registers_q_reg[7][28]_i_102_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.546 r  alum/D_registers_q_reg[7][28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    22.546    alum/D_registers_q_reg[7][28]_i_90_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.663 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.663    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.780 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.897 r  alum/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.014 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.014    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.131 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.131    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.288 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          1.171    24.459    alum/data2[28]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    24.791 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.791    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.341 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.009    25.350    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.464 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.578 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.692 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.692    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.806 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.806    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.920 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.920    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.034 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.034    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.148 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.148    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.305 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          0.822    27.127    alum/data2[27]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    27.456 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    27.456    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.989 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.989    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.106 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.223 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.340 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.340    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.457 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.457    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.574 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.691 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.691    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.808 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.965 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.042    30.007    alum/data2[26]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.332    30.339 r  alum/D_registers_q[7][25]_i_84/O
                         net (fo=1, routed)           0.000    30.339    alum/D_registers_q[7][25]_i_84_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  alum/D_registers_q_reg[7][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_75_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  alum/D_registers_q_reg[7][25]_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.003    alum/D_registers_q_reg[7][25]_i_65_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    31.117    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.231    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.345    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.459    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.573    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.687    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.844 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          0.975    32.819    alum/data2[25]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.329    33.148 r  alum/D_registers_q[7][24]_i_135/O
                         net (fo=1, routed)           0.000    33.148    alum/D_registers_q[7][24]_i_135_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.698 r  alum/D_registers_q_reg[7][24]_i_121/CO[3]
                         net (fo=1, routed)           0.000    33.698    alum/D_registers_q_reg[7][24]_i_121_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  alum/D_registers_q_reg[7][24]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.812    alum/D_registers_q_reg[7][24]_i_106_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.926 r  alum/D_registers_q_reg[7][24]_i_94/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_94_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_82_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_67/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_67_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.653 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.966    35.618    alum/data2[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    35.947 r  alum/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    35.947    alum/D_registers_q[7][23]_i_47_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.831 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.831    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.948 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.948    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.065 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.065    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.182 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.182    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.299 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.299    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.456 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.009    38.465    alum/data2[23]
    SLICE_X41Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    39.253 r  alum/D_registers_q_reg[7][22]_i_75/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_75_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.709 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.709    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.823 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.823    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.937 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.937    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.051 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.051    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.208 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.100    41.308    alum/data2[22]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.093 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.009    42.216    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.330 r  alum/D_registers_q_reg[7][21]_i_60/CO[3]
                         net (fo=1, routed)           0.000    42.330    alum/D_registers_q_reg[7][21]_i_60_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.444 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.444    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.558 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.672 r  alum/D_registers_q_reg[7][21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.672    alum/D_registers_q_reg[7][21]_i_27_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.786    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.900    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.057 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.062    44.119    alum/data2[21]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.448 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    44.448    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.998 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.998    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.112 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    45.112    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.226 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    45.226    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.340 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.340    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.454 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.009    45.463    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.577    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.691    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.805    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.962 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.236    47.198    alum/data2[20]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    47.527 r  alum/D_registers_q[7][19]_i_136/O
                         net (fo=1, routed)           0.000    47.527    alum/D_registers_q[7][19]_i_136_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.077 r  alum/D_registers_q_reg[7][19]_i_119/CO[3]
                         net (fo=1, routed)           0.000    48.077    alum/D_registers_q_reg[7][19]_i_119_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.191 r  alum/D_registers_q_reg[7][19]_i_107/CO[3]
                         net (fo=1, routed)           0.000    48.191    alum/D_registers_q_reg[7][19]_i_107_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.305 r  alum/D_registers_q_reg[7][19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.305    alum/D_registers_q_reg[7][19]_i_95_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.419 r  alum/D_registers_q_reg[7][19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.533 r  alum/D_registers_q_reg[7][19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    48.533    alum/D_registers_q_reg[7][19]_i_68_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.647 r  alum/D_registers_q_reg[7][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.647    alum/D_registers_q_reg[7][19]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.761 r  alum/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.761    alum/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.875 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.875    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.032 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.758    49.790    alum/data2[19]
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.329    50.119 r  alum/D_registers_q[7][18]_i_43/O
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q[7][18]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.669 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.011    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.125 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.125    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.239 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.239    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.353 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.353    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.510 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.939    52.449    alum/data2[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.778 r  alum/D_registers_q[7][17]_i_87/O
                         net (fo=1, routed)           0.000    52.778    alum/D_registers_q[7][17]_i_87_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.328 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.009    53.337    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.451 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.451    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.565 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.565    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.679 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.679    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.793 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.907    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.135    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.292 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.912    55.204    alum/data2[17]
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.329    55.533 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.533    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.083 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.083    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.197 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.311 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    56.311    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.425 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.425    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.539 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.539    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.653 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.653    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.767 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.767    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.881 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.038 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.200    58.238    alum/data2[16]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.567 r  alum/D_registers_q[7][15]_i_98/O
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q[7][15]_i_98_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.117 r  alum/D_registers_q_reg[7][15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    59.117    alum/D_registers_q_reg[7][15]_i_86_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.231 r  alum/D_registers_q_reg[7][15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_76_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.345 r  alum/D_registers_q_reg[7][15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    59.345    alum/D_registers_q_reg[7][15]_i_69_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.459 r  alum/D_registers_q_reg[7][15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    59.459    alum/D_registers_q_reg[7][15]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.573 r  alum/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.573    alum/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.687 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.687    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.801 r  alum/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.801    alum/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.915 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.915    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.072 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.172    61.244    alum/data2[15]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.029 r  alum/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.143 r  alum/D_registers_q_reg[7][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_89_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.257 r  alum/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.984 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.970    63.954    alum/data2[14]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.739 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.739    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.694 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.793    66.487    alum/data2[13]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.816 r  alum/D_registers_q[7][12]_i_84/O
                         net (fo=1, routed)           0.000    66.816    alum/D_registers_q[7][12]_i_84_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.366 r  alum/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.366    alum/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.480 r  alum/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    67.480    alum/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.594 r  alum/D_registers_q_reg[7][12]_i_60/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.708 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.708    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.822 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_26/CO[3]
                         net (fo=1, routed)           0.009    67.945    alum/D_registers_q_reg[7][12]_i_26_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.059    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.173    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.853    69.183    alum/data2[12]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    69.512 r  alum/D_registers_q[7][11]_i_78/O
                         net (fo=1, routed)           0.000    69.512    alum/D_registers_q[7][11]_i_78_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.062 r  alum/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    70.062    alum/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.176 r  alum/D_registers_q_reg[7][11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.176    alum/D_registers_q_reg[7][11]_i_65_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.290 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.290    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.404    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.518    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.009    70.641    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.755 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.755    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.869    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.026 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          0.943    71.969    alum/data2[11]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.754 r  alum/D_registers_q_reg[7][10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    72.754    alum/D_registers_q_reg[7][10]_i_69_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.868 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    72.868    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.982 r  alum/D_registers_q_reg[7][10]_i_59/CO[3]
                         net (fo=1, routed)           0.009    72.991    alum/D_registers_q_reg[7][10]_i_59_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  alum/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    73.105    alum/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.219    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.333    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.447    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.561 r  alum/D_registers_q_reg[7][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.561    alum/D_registers_q_reg[7][10]_i_10_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.718 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.014    74.731    alum/data2[10]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.517 r  alum/D_registers_q_reg[7][9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.517    alum/D_registers_q_reg[7][9]_i_65_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.631 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    75.631    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.009    75.754    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.480 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          1.048    77.529    alum/data2[9]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    77.858 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.391 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    78.391    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.508 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    78.508    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.625 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.742 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.742    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.859 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.859    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.976 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.976    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.093 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.009    79.102    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.219 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.219    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.376 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.157    80.532    alum/data2[8]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.335 r  alum/D_registers_q_reg[7][7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][7]_i_65_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.452 r  alum/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.452    alum/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.569 r  alum/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.569    alum/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.686 r  alum/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.686    alum/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.803 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.920 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.920    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.037 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.037    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.154 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.009    82.163    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.320 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.935    83.256    alum/data2[7]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    83.588 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.588    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.138 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.138    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.252 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.252    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.366 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.366    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.480 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.480    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.594 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.594    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.708 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.708    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.822 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.822    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.936 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.936    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.093 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.082    86.174    alum/data2[6]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.959 r  alum/D_registers_q_reg[7][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    86.959    alum/D_registers_q_reg[7][5]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.073 r  alum/D_registers_q_reg[7][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.073    alum/D_registers_q_reg[7][5]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.187 r  alum/D_registers_q_reg[7][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    87.187    alum/D_registers_q_reg[7][5]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.301 r  alum/D_registers_q_reg[7][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.301    alum/D_registers_q_reg[7][5]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  alum/D_registers_q_reg[7][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.415    alum/D_registers_q_reg[7][5]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  alum/D_registers_q_reg[7][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.529    alum/D_registers_q_reg[7][5]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.643    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  alum/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.757    alum/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.914 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.852    88.766    alum/data2[5]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    89.095 r  alum/D_registers_q[7][4]_i_58/O
                         net (fo=1, routed)           0.000    89.095    alum/D_registers_q[7][4]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.628 r  alum/D_registers_q_reg[7][4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][4]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.745 r  alum/D_registers_q_reg[7][4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    89.745    alum/D_registers_q_reg[7][4]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.862 r  alum/D_registers_q_reg[7][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000    89.862    alum/D_registers_q_reg[7][4]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.979 r  alum/D_registers_q_reg[7][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.979    alum/D_registers_q_reg[7][4]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.096 r  alum/D_registers_q_reg[7][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.096    alum/D_registers_q_reg[7][4]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.213 r  alum/D_registers_q_reg[7][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    90.213    alum/D_registers_q_reg[7][4]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.330 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.330    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.447 r  alum/D_registers_q_reg[7][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][4]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.604 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          1.049    91.653    alum/data2[4]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.441 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.555 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    92.555    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.669 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.669    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.783 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.783    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.897 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.897    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.011 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.011    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.125 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.125    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.239 r  alum/D_registers_q_reg[7][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    93.239    alum/D_registers_q_reg[7][3]_i_7_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.396 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.289    94.686    alum/data2[3]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.471 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.471    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.585 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.585    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.699 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.699    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.813 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.813    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.927 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.927    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.041 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.041    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.155 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.155    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.269 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.269    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.426 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          0.960    97.386    alum/data2[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.715 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    97.715    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.248    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.482    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.716    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.833    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.950 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.950    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.067 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    99.067    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.224 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.911   100.135    alum/data2[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.467 r  alum/D_registers_q[7][0]_i_63/O
                         net (fo=1, routed)           0.000   100.467    alum/D_registers_q[7][0]_i_63_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.017 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.131 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.131    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.245 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.245    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.359 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.359    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.473 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.587 r  alum/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.587    alum/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.701 r  alum/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.701    alum/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.815 r  alum/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   101.815    alum/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.972 r  alum/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.844   102.816    sm/data2[0]
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.329   103.145 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.425   104.570    sm/M_alum_out[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.119   104.689 f  sm/D_states_q[4]_i_25/O
                         net (fo=7, routed)           0.502   105.191    sm/D_states_q[4]_i_25_n_0
    SLICE_X60Y32         LUT6 (Prop_lut6_I1_O)        0.332   105.523 r  sm/D_states_q[4]_i_17/O
                         net (fo=1, routed)           0.414   105.936    sm/D_states_q[4]_i_17_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   106.060 f  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.000   106.060    sm/D_states_q[4]_i_7_n_0
    SLICE_X63Y33         MUXF7 (Prop_muxf7_I0_O)      0.212   106.272 f  sm/D_states_q_reg[4]_i_3/O
                         net (fo=3, routed)           0.941   107.214    sm/D_states_q_reg[4]_i_3_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I3_O)        0.299   107.513 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.591   108.103    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507   116.023    sm/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.187   116.210    
                         clock uncertainty           -0.035   116.175    
    SLICE_X63Y28         FDRE (Setup_fdre_C_D)       -0.061   116.114    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.114    
                         arrival time                        -108.103    
  -------------------------------------------------------------------
                         slack                                  8.011    

Slack (MET) :             8.138ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.848ns  (logic 60.370ns (58.698%)  route 42.478ns (41.302%))
  Logic Levels:           321  (CARRY4=287 LUT2=3 LUT3=22 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 116.025 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          2.376     7.939    sm/M_display_reading
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.299     8.238 f  sm/D_registers_q[7][31]_i_60/O
                         net (fo=1, routed)           0.689     8.927    sm/D_registers_q[7][31]_i_60_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.051 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.605     9.656    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.150     9.806 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.016    10.822    L_reg/M_sm_ra1[1]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.328    11.150 r  L_reg/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.011    12.161    L_reg/D_registers_q[7][31]_i_130_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.116    12.277 r  L_reg/D_registers_q[7][31]_i_95/O
                         net (fo=5, routed)           0.681    12.957    sm/M_alum_a[31]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.285 r  sm/D_registers_q[7][29]_i_123/O
                         net (fo=1, routed)           0.000    13.285    alum/S[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.817 r  alum/D_registers_q_reg[7][29]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.817    alum/D_registers_q_reg[7][29]_i_104_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.931    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.045    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.159    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.273    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.009    14.396    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.510    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.624    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.895 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.921    15.816    alum/data2[31]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.189 r  alum/D_registers_q[7][29]_i_118/O
                         net (fo=1, routed)           0.000    16.189    alum/D_registers_q[7][29]_i_118_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.722 r  alum/D_registers_q_reg[7][29]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.722    alum/D_registers_q_reg[7][29]_i_99_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.839    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  alum/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.956    alum/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.073    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    17.199    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.316 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.433 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.433    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.550 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          0.858    18.565    alum/data2[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.897 r  alum/D_registers_q[7][29]_i_115/O
                         net (fo=1, routed)           0.000    18.897    alum/D_registers_q[7][29]_i_115_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.447 r  alum/D_registers_q_reg[7][29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.447    alum/D_registers_q_reg[7][29]_i_98_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.561 r  alum/D_registers_q_reg[7][29]_i_83/CO[3]
                         net (fo=1, routed)           0.009    19.570    alum/D_registers_q_reg[7][29]_i_83_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.684 r  alum/D_registers_q_reg[7][29]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.684    alum/D_registers_q_reg[7][29]_i_68_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.798 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.798    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.912 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.411 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          1.030    21.441    alum/data2[29]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.770 r  alum/D_registers_q[7][28]_i_131/O
                         net (fo=1, routed)           0.000    21.770    alum/D_registers_q[7][28]_i_131_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.303 r  alum/D_registers_q_reg[7][28]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.303    alum/D_registers_q_reg[7][28]_i_117_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  alum/D_registers_q_reg[7][28]_i_102/CO[3]
                         net (fo=1, routed)           0.009    22.429    alum/D_registers_q_reg[7][28]_i_102_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.546 r  alum/D_registers_q_reg[7][28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    22.546    alum/D_registers_q_reg[7][28]_i_90_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.663 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.663    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.780 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.897 r  alum/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.014 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.014    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.131 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.131    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.288 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          1.171    24.459    alum/data2[28]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    24.791 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.791    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.341 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.009    25.350    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.464 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.578 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.692 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.692    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.806 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.806    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.920 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.920    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.034 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.034    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.148 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.148    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.305 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          0.822    27.127    alum/data2[27]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    27.456 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    27.456    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.989 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.989    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.106 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.223 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.340 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.340    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.457 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.457    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.574 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.691 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.691    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.808 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.965 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.042    30.007    alum/data2[26]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.332    30.339 r  alum/D_registers_q[7][25]_i_84/O
                         net (fo=1, routed)           0.000    30.339    alum/D_registers_q[7][25]_i_84_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  alum/D_registers_q_reg[7][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_75_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  alum/D_registers_q_reg[7][25]_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.003    alum/D_registers_q_reg[7][25]_i_65_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    31.117    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.231    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.345    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.459    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.573    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.687    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.844 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          0.975    32.819    alum/data2[25]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.329    33.148 r  alum/D_registers_q[7][24]_i_135/O
                         net (fo=1, routed)           0.000    33.148    alum/D_registers_q[7][24]_i_135_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.698 r  alum/D_registers_q_reg[7][24]_i_121/CO[3]
                         net (fo=1, routed)           0.000    33.698    alum/D_registers_q_reg[7][24]_i_121_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  alum/D_registers_q_reg[7][24]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.812    alum/D_registers_q_reg[7][24]_i_106_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.926 r  alum/D_registers_q_reg[7][24]_i_94/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_94_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_82_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_67/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_67_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.653 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.966    35.618    alum/data2[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    35.947 r  alum/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    35.947    alum/D_registers_q[7][23]_i_47_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.831 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.831    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.948 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.948    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.065 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.065    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.182 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.182    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.299 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.299    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.456 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.009    38.465    alum/data2[23]
    SLICE_X41Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    39.253 r  alum/D_registers_q_reg[7][22]_i_75/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_75_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.709 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.709    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.823 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.823    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.937 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.937    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.051 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.051    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.208 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.100    41.308    alum/data2[22]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.093 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.009    42.216    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.330 r  alum/D_registers_q_reg[7][21]_i_60/CO[3]
                         net (fo=1, routed)           0.000    42.330    alum/D_registers_q_reg[7][21]_i_60_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.444 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.444    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.558 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.672 r  alum/D_registers_q_reg[7][21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.672    alum/D_registers_q_reg[7][21]_i_27_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.786    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.900    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.057 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.062    44.119    alum/data2[21]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.448 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    44.448    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.998 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.998    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.112 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    45.112    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.226 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    45.226    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.340 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.340    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.454 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.009    45.463    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.577    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.691    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.805    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.962 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.236    47.198    alum/data2[20]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    47.527 r  alum/D_registers_q[7][19]_i_136/O
                         net (fo=1, routed)           0.000    47.527    alum/D_registers_q[7][19]_i_136_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.077 r  alum/D_registers_q_reg[7][19]_i_119/CO[3]
                         net (fo=1, routed)           0.000    48.077    alum/D_registers_q_reg[7][19]_i_119_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.191 r  alum/D_registers_q_reg[7][19]_i_107/CO[3]
                         net (fo=1, routed)           0.000    48.191    alum/D_registers_q_reg[7][19]_i_107_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.305 r  alum/D_registers_q_reg[7][19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.305    alum/D_registers_q_reg[7][19]_i_95_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.419 r  alum/D_registers_q_reg[7][19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.533 r  alum/D_registers_q_reg[7][19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    48.533    alum/D_registers_q_reg[7][19]_i_68_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.647 r  alum/D_registers_q_reg[7][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.647    alum/D_registers_q_reg[7][19]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.761 r  alum/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.761    alum/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.875 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.875    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.032 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.758    49.790    alum/data2[19]
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.329    50.119 r  alum/D_registers_q[7][18]_i_43/O
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q[7][18]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.669 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.011    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.125 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.125    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.239 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.239    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.353 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.353    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.510 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.939    52.449    alum/data2[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.778 r  alum/D_registers_q[7][17]_i_87/O
                         net (fo=1, routed)           0.000    52.778    alum/D_registers_q[7][17]_i_87_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.328 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.009    53.337    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.451 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.451    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.565 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.565    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.679 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.679    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.793 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.907    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.135    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.292 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.912    55.204    alum/data2[17]
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.329    55.533 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.533    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.083 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.083    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.197 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.311 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    56.311    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.425 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.425    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.539 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.539    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.653 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.653    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.767 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.767    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.881 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.038 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.200    58.238    alum/data2[16]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.567 r  alum/D_registers_q[7][15]_i_98/O
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q[7][15]_i_98_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.117 r  alum/D_registers_q_reg[7][15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    59.117    alum/D_registers_q_reg[7][15]_i_86_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.231 r  alum/D_registers_q_reg[7][15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_76_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.345 r  alum/D_registers_q_reg[7][15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    59.345    alum/D_registers_q_reg[7][15]_i_69_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.459 r  alum/D_registers_q_reg[7][15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    59.459    alum/D_registers_q_reg[7][15]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.573 r  alum/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.573    alum/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.687 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.687    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.801 r  alum/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.801    alum/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.915 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.915    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.072 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.172    61.244    alum/data2[15]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.029 r  alum/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.143 r  alum/D_registers_q_reg[7][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_89_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.257 r  alum/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.984 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.970    63.954    alum/data2[14]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.739 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.739    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.694 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.793    66.487    alum/data2[13]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.816 r  alum/D_registers_q[7][12]_i_84/O
                         net (fo=1, routed)           0.000    66.816    alum/D_registers_q[7][12]_i_84_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.366 r  alum/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.366    alum/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.480 r  alum/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    67.480    alum/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.594 r  alum/D_registers_q_reg[7][12]_i_60/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.708 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.708    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.822 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_26/CO[3]
                         net (fo=1, routed)           0.009    67.945    alum/D_registers_q_reg[7][12]_i_26_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.059    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.173    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.853    69.183    alum/data2[12]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    69.512 r  alum/D_registers_q[7][11]_i_78/O
                         net (fo=1, routed)           0.000    69.512    alum/D_registers_q[7][11]_i_78_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.062 r  alum/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    70.062    alum/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.176 r  alum/D_registers_q_reg[7][11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.176    alum/D_registers_q_reg[7][11]_i_65_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.290 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.290    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.404    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.518    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.009    70.641    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.755 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.755    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.869    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.026 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          0.943    71.969    alum/data2[11]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.754 r  alum/D_registers_q_reg[7][10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    72.754    alum/D_registers_q_reg[7][10]_i_69_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.868 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    72.868    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.982 r  alum/D_registers_q_reg[7][10]_i_59/CO[3]
                         net (fo=1, routed)           0.009    72.991    alum/D_registers_q_reg[7][10]_i_59_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  alum/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    73.105    alum/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.219    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.333    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.447    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.561 r  alum/D_registers_q_reg[7][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.561    alum/D_registers_q_reg[7][10]_i_10_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.718 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.014    74.731    alum/data2[10]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.517 r  alum/D_registers_q_reg[7][9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.517    alum/D_registers_q_reg[7][9]_i_65_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.631 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    75.631    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.009    75.754    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.480 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          1.048    77.529    alum/data2[9]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    77.858 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.391 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    78.391    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.508 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    78.508    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.625 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.742 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.742    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.859 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.859    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.976 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.976    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.093 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.009    79.102    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.219 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.219    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.376 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.157    80.532    alum/data2[8]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.335 r  alum/D_registers_q_reg[7][7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][7]_i_65_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.452 r  alum/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.452    alum/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.569 r  alum/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.569    alum/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.686 r  alum/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.686    alum/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.803 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.920 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.920    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.037 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.037    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.154 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.009    82.163    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.320 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.935    83.256    alum/data2[7]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    83.588 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.588    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.138 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.138    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.252 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.252    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.366 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.366    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.480 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.480    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.594 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.594    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.708 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.708    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.822 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.822    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.936 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.936    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.093 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.082    86.174    alum/data2[6]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.959 r  alum/D_registers_q_reg[7][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    86.959    alum/D_registers_q_reg[7][5]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.073 r  alum/D_registers_q_reg[7][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.073    alum/D_registers_q_reg[7][5]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.187 r  alum/D_registers_q_reg[7][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    87.187    alum/D_registers_q_reg[7][5]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.301 r  alum/D_registers_q_reg[7][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.301    alum/D_registers_q_reg[7][5]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  alum/D_registers_q_reg[7][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.415    alum/D_registers_q_reg[7][5]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  alum/D_registers_q_reg[7][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.529    alum/D_registers_q_reg[7][5]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.643    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  alum/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.757    alum/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.914 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.852    88.766    alum/data2[5]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    89.095 r  alum/D_registers_q[7][4]_i_58/O
                         net (fo=1, routed)           0.000    89.095    alum/D_registers_q[7][4]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.628 r  alum/D_registers_q_reg[7][4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][4]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.745 r  alum/D_registers_q_reg[7][4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    89.745    alum/D_registers_q_reg[7][4]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.862 r  alum/D_registers_q_reg[7][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000    89.862    alum/D_registers_q_reg[7][4]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.979 r  alum/D_registers_q_reg[7][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.979    alum/D_registers_q_reg[7][4]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.096 r  alum/D_registers_q_reg[7][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.096    alum/D_registers_q_reg[7][4]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.213 r  alum/D_registers_q_reg[7][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    90.213    alum/D_registers_q_reg[7][4]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.330 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.330    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.447 r  alum/D_registers_q_reg[7][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][4]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.604 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          1.049    91.653    alum/data2[4]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.441 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.555 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    92.555    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.669 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.669    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.783 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.783    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.897 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.897    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.011 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.011    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.125 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.125    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.239 r  alum/D_registers_q_reg[7][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    93.239    alum/D_registers_q_reg[7][3]_i_7_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.396 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.289    94.686    alum/data2[3]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.471 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.471    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.585 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.585    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.699 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.699    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.813 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.813    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.927 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.927    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.041 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.041    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.155 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.155    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.269 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.269    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.426 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          0.960    97.386    alum/data2[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.715 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    97.715    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.248    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.482    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.716    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.833    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.950 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.950    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.067 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    99.067    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.224 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.911   100.135    alum/data2[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.467 r  alum/D_registers_q[7][0]_i_63/O
                         net (fo=1, routed)           0.000   100.467    alum/D_registers_q[7][0]_i_63_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.017 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.131 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.131    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.245 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.245    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.359 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.359    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.473 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.587 r  alum/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.587    alum/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.701 r  alum/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.701    alum/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.815 r  alum/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   101.815    alum/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.972 r  alum/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.844   102.816    sm/data2[0]
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.329   103.145 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.425   104.570    sm/M_alum_out[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124   104.694 r  sm/D_states_q[4]_i_23/O
                         net (fo=5, routed)           0.574   105.268    sm/D_states_q[4]_i_23_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.124   105.392 f  sm/D_states_q[3]_i_25/O
                         net (fo=5, routed)           0.590   105.982    sm/D_states_q[3]_i_25_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.124   106.106 r  sm/D_states_q[2]_i_20/O
                         net (fo=1, routed)           0.403   106.509    sm/D_states_q[2]_i_20_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I2_O)        0.124   106.633 r  sm/D_states_q[2]_i_8/O
                         net (fo=1, routed)           0.289   106.923    sm/D_states_q[2]_i_8_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.124   107.047 f  sm/D_states_q[2]_i_2/O
                         net (fo=3, routed)           0.319   107.366    sm/D_states_q[2]_i_2_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I0_O)        0.124   107.490 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.502   107.991    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X63Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.509   116.025    sm/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.187   116.212    
                         clock uncertainty           -0.035   116.177    
    SLICE_X63Y31         FDRE (Setup_fdre_C_D)       -0.047   116.130    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.130    
                         arrival time                        -107.992    
  -------------------------------------------------------------------
                         slack                                  8.138    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.762ns  (logic 60.442ns (58.818%)  route 42.320ns (41.182%))
  Logic Levels:           320  (CARRY4=287 LUT2=3 LUT3=22 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          2.376     7.939    sm/M_display_reading
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.299     8.238 f  sm/D_registers_q[7][31]_i_60/O
                         net (fo=1, routed)           0.689     8.927    sm/D_registers_q[7][31]_i_60_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.051 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.605     9.656    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.150     9.806 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.016    10.822    L_reg/M_sm_ra1[1]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.328    11.150 r  L_reg/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.011    12.161    L_reg/D_registers_q[7][31]_i_130_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.116    12.277 r  L_reg/D_registers_q[7][31]_i_95/O
                         net (fo=5, routed)           0.681    12.957    sm/M_alum_a[31]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.285 r  sm/D_registers_q[7][29]_i_123/O
                         net (fo=1, routed)           0.000    13.285    alum/S[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.817 r  alum/D_registers_q_reg[7][29]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.817    alum/D_registers_q_reg[7][29]_i_104_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.931    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.045    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.159    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.273    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.009    14.396    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.510    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.624    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.895 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.921    15.816    alum/data2[31]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.189 r  alum/D_registers_q[7][29]_i_118/O
                         net (fo=1, routed)           0.000    16.189    alum/D_registers_q[7][29]_i_118_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.722 r  alum/D_registers_q_reg[7][29]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.722    alum/D_registers_q_reg[7][29]_i_99_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.839    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  alum/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.956    alum/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.073    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    17.199    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.316 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.433 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.433    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.550 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          0.858    18.565    alum/data2[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.897 r  alum/D_registers_q[7][29]_i_115/O
                         net (fo=1, routed)           0.000    18.897    alum/D_registers_q[7][29]_i_115_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.447 r  alum/D_registers_q_reg[7][29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.447    alum/D_registers_q_reg[7][29]_i_98_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.561 r  alum/D_registers_q_reg[7][29]_i_83/CO[3]
                         net (fo=1, routed)           0.009    19.570    alum/D_registers_q_reg[7][29]_i_83_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.684 r  alum/D_registers_q_reg[7][29]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.684    alum/D_registers_q_reg[7][29]_i_68_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.798 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.798    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.912 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.411 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          1.030    21.441    alum/data2[29]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.770 r  alum/D_registers_q[7][28]_i_131/O
                         net (fo=1, routed)           0.000    21.770    alum/D_registers_q[7][28]_i_131_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.303 r  alum/D_registers_q_reg[7][28]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.303    alum/D_registers_q_reg[7][28]_i_117_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  alum/D_registers_q_reg[7][28]_i_102/CO[3]
                         net (fo=1, routed)           0.009    22.429    alum/D_registers_q_reg[7][28]_i_102_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.546 r  alum/D_registers_q_reg[7][28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    22.546    alum/D_registers_q_reg[7][28]_i_90_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.663 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.663    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.780 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.897 r  alum/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.014 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.014    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.131 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.131    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.288 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          1.171    24.459    alum/data2[28]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    24.791 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.791    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.341 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.009    25.350    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.464 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.578 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.692 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.692    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.806 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.806    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.920 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.920    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.034 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.034    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.148 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.148    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.305 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          0.822    27.127    alum/data2[27]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    27.456 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    27.456    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.989 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.989    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.106 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.223 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.340 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.340    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.457 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.457    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.574 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.691 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.691    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.808 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.965 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.042    30.007    alum/data2[26]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.332    30.339 r  alum/D_registers_q[7][25]_i_84/O
                         net (fo=1, routed)           0.000    30.339    alum/D_registers_q[7][25]_i_84_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  alum/D_registers_q_reg[7][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_75_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  alum/D_registers_q_reg[7][25]_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.003    alum/D_registers_q_reg[7][25]_i_65_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    31.117    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.231    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.345    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.459    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.573    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.687    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.844 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          0.975    32.819    alum/data2[25]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.329    33.148 r  alum/D_registers_q[7][24]_i_135/O
                         net (fo=1, routed)           0.000    33.148    alum/D_registers_q[7][24]_i_135_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.698 r  alum/D_registers_q_reg[7][24]_i_121/CO[3]
                         net (fo=1, routed)           0.000    33.698    alum/D_registers_q_reg[7][24]_i_121_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  alum/D_registers_q_reg[7][24]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.812    alum/D_registers_q_reg[7][24]_i_106_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.926 r  alum/D_registers_q_reg[7][24]_i_94/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_94_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_82_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_67/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_67_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.653 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.966    35.618    alum/data2[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    35.947 r  alum/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    35.947    alum/D_registers_q[7][23]_i_47_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.831 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.831    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.948 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.948    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.065 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.065    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.182 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.182    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.299 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.299    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.456 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.009    38.465    alum/data2[23]
    SLICE_X41Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    39.253 r  alum/D_registers_q_reg[7][22]_i_75/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_75_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.709 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.709    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.823 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.823    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.937 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.937    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.051 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.051    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.208 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.100    41.308    alum/data2[22]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.093 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.009    42.216    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.330 r  alum/D_registers_q_reg[7][21]_i_60/CO[3]
                         net (fo=1, routed)           0.000    42.330    alum/D_registers_q_reg[7][21]_i_60_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.444 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.444    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.558 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.672 r  alum/D_registers_q_reg[7][21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.672    alum/D_registers_q_reg[7][21]_i_27_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.786    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.900    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.057 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.062    44.119    alum/data2[21]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.448 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    44.448    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.998 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.998    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.112 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    45.112    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.226 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    45.226    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.340 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.340    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.454 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.009    45.463    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.577    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.691    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.805    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.962 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.236    47.198    alum/data2[20]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    47.527 r  alum/D_registers_q[7][19]_i_136/O
                         net (fo=1, routed)           0.000    47.527    alum/D_registers_q[7][19]_i_136_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.077 r  alum/D_registers_q_reg[7][19]_i_119/CO[3]
                         net (fo=1, routed)           0.000    48.077    alum/D_registers_q_reg[7][19]_i_119_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.191 r  alum/D_registers_q_reg[7][19]_i_107/CO[3]
                         net (fo=1, routed)           0.000    48.191    alum/D_registers_q_reg[7][19]_i_107_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.305 r  alum/D_registers_q_reg[7][19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.305    alum/D_registers_q_reg[7][19]_i_95_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.419 r  alum/D_registers_q_reg[7][19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.533 r  alum/D_registers_q_reg[7][19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    48.533    alum/D_registers_q_reg[7][19]_i_68_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.647 r  alum/D_registers_q_reg[7][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.647    alum/D_registers_q_reg[7][19]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.761 r  alum/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.761    alum/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.875 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.875    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.032 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.758    49.790    alum/data2[19]
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.329    50.119 r  alum/D_registers_q[7][18]_i_43/O
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q[7][18]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.669 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.011    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.125 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.125    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.239 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.239    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.353 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.353    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.510 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.939    52.449    alum/data2[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.778 r  alum/D_registers_q[7][17]_i_87/O
                         net (fo=1, routed)           0.000    52.778    alum/D_registers_q[7][17]_i_87_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.328 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.009    53.337    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.451 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.451    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.565 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.565    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.679 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.679    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.793 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.907    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.135    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.292 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.912    55.204    alum/data2[17]
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.329    55.533 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.533    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.083 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.083    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.197 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.311 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    56.311    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.425 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.425    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.539 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.539    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.653 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.653    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.767 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.767    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.881 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.038 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.200    58.238    alum/data2[16]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.567 r  alum/D_registers_q[7][15]_i_98/O
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q[7][15]_i_98_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.117 r  alum/D_registers_q_reg[7][15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    59.117    alum/D_registers_q_reg[7][15]_i_86_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.231 r  alum/D_registers_q_reg[7][15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_76_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.345 r  alum/D_registers_q_reg[7][15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    59.345    alum/D_registers_q_reg[7][15]_i_69_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.459 r  alum/D_registers_q_reg[7][15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    59.459    alum/D_registers_q_reg[7][15]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.573 r  alum/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.573    alum/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.687 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.687    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.801 r  alum/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.801    alum/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.915 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.915    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.072 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.172    61.244    alum/data2[15]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.029 r  alum/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.143 r  alum/D_registers_q_reg[7][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_89_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.257 r  alum/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.984 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.970    63.954    alum/data2[14]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.739 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.739    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.694 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.793    66.487    alum/data2[13]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.816 r  alum/D_registers_q[7][12]_i_84/O
                         net (fo=1, routed)           0.000    66.816    alum/D_registers_q[7][12]_i_84_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.366 r  alum/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.366    alum/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.480 r  alum/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    67.480    alum/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.594 r  alum/D_registers_q_reg[7][12]_i_60/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.708 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.708    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.822 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_26/CO[3]
                         net (fo=1, routed)           0.009    67.945    alum/D_registers_q_reg[7][12]_i_26_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.059    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.173    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.853    69.183    alum/data2[12]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    69.512 r  alum/D_registers_q[7][11]_i_78/O
                         net (fo=1, routed)           0.000    69.512    alum/D_registers_q[7][11]_i_78_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.062 r  alum/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    70.062    alum/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.176 r  alum/D_registers_q_reg[7][11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.176    alum/D_registers_q_reg[7][11]_i_65_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.290 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.290    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.404    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.518    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.009    70.641    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.755 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.755    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.869    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.026 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          0.943    71.969    alum/data2[11]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.754 r  alum/D_registers_q_reg[7][10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    72.754    alum/D_registers_q_reg[7][10]_i_69_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.868 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    72.868    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.982 r  alum/D_registers_q_reg[7][10]_i_59/CO[3]
                         net (fo=1, routed)           0.009    72.991    alum/D_registers_q_reg[7][10]_i_59_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  alum/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    73.105    alum/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.219    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.333    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.447    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.561 r  alum/D_registers_q_reg[7][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.561    alum/D_registers_q_reg[7][10]_i_10_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.718 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.014    74.731    alum/data2[10]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.517 r  alum/D_registers_q_reg[7][9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.517    alum/D_registers_q_reg[7][9]_i_65_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.631 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    75.631    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.009    75.754    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.480 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          1.048    77.529    alum/data2[9]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    77.858 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.391 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    78.391    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.508 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    78.508    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.625 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.742 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.742    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.859 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.859    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.976 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.976    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.093 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.009    79.102    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.219 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.219    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.376 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.157    80.532    alum/data2[8]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.335 r  alum/D_registers_q_reg[7][7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][7]_i_65_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.452 r  alum/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.452    alum/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.569 r  alum/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.569    alum/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.686 r  alum/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.686    alum/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.803 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.920 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.920    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.037 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.037    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.154 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.009    82.163    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.320 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.935    83.256    alum/data2[7]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    83.588 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.588    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.138 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.138    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.252 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.252    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.366 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.366    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.480 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.480    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.594 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.594    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.708 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.708    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.822 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.822    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.936 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.936    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.093 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.082    86.174    alum/data2[6]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.959 r  alum/D_registers_q_reg[7][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    86.959    alum/D_registers_q_reg[7][5]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.073 r  alum/D_registers_q_reg[7][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.073    alum/D_registers_q_reg[7][5]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.187 r  alum/D_registers_q_reg[7][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    87.187    alum/D_registers_q_reg[7][5]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.301 r  alum/D_registers_q_reg[7][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.301    alum/D_registers_q_reg[7][5]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  alum/D_registers_q_reg[7][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.415    alum/D_registers_q_reg[7][5]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  alum/D_registers_q_reg[7][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.529    alum/D_registers_q_reg[7][5]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.643    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  alum/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.757    alum/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.914 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.852    88.766    alum/data2[5]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    89.095 r  alum/D_registers_q[7][4]_i_58/O
                         net (fo=1, routed)           0.000    89.095    alum/D_registers_q[7][4]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.628 r  alum/D_registers_q_reg[7][4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][4]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.745 r  alum/D_registers_q_reg[7][4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    89.745    alum/D_registers_q_reg[7][4]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.862 r  alum/D_registers_q_reg[7][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000    89.862    alum/D_registers_q_reg[7][4]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.979 r  alum/D_registers_q_reg[7][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.979    alum/D_registers_q_reg[7][4]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.096 r  alum/D_registers_q_reg[7][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.096    alum/D_registers_q_reg[7][4]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.213 r  alum/D_registers_q_reg[7][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    90.213    alum/D_registers_q_reg[7][4]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.330 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.330    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.447 r  alum/D_registers_q_reg[7][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][4]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.604 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          1.049    91.653    alum/data2[4]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.441 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.555 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    92.555    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.669 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.669    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.783 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.783    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.897 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.897    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.011 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.011    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.125 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.125    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.239 r  alum/D_registers_q_reg[7][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    93.239    alum/D_registers_q_reg[7][3]_i_7_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.396 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.289    94.686    alum/data2[3]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.471 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.471    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.585 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.585    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.699 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.699    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.813 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.813    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.927 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.927    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.041 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.041    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.155 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.155    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.269 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.269    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.426 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          0.960    97.386    alum/data2[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.715 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    97.715    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.248    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.482    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.716    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.833    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.950 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.950    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.067 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    99.067    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.224 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.911   100.135    alum/data2[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.467 r  alum/D_registers_q[7][0]_i_63/O
                         net (fo=1, routed)           0.000   100.467    alum/D_registers_q[7][0]_i_63_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.017 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.131 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.131    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.245 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.245    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.359 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.359    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.473 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.587 r  alum/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.587    alum/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.701 r  alum/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.701    alum/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.815 r  alum/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   101.815    alum/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.972 f  alum/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.844   102.816    sm/data2[0]
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.329   103.145 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.425   104.570    sm/M_alum_out[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124   104.694 f  sm/D_states_q[4]_i_23/O
                         net (fo=5, routed)           0.574   105.268    sm/D_states_q[4]_i_23_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.118   105.386 f  sm/D_states_q[3]_i_28/O
                         net (fo=2, routed)           0.449   105.835    sm/D_states_q[3]_i_28_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.326   106.161 r  sm/D_states_q[3]_i_23/O
                         net (fo=1, routed)           0.433   106.594    sm/D_states_q[3]_i_23_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.124   106.718 r  sm/D_states_q[3]_i_7/O
                         net (fo=3, routed)           0.725   107.443    sm/D_states_q[3]_i_7_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124   107.567 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.338   107.905    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507   116.023    sm/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.187   116.210    
                         clock uncertainty           -0.035   116.175    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)       -0.047   116.128    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.128    
                         arrival time                        -107.905    
  -------------------------------------------------------------------
                         slack                                  8.223    

Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.721ns  (logic 60.370ns (58.771%)  route 42.351ns (41.229%))
  Logic Levels:           321  (CARRY4=287 LUT2=3 LUT3=22 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 116.025 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          2.376     7.939    sm/M_display_reading
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.299     8.238 f  sm/D_registers_q[7][31]_i_60/O
                         net (fo=1, routed)           0.689     8.927    sm/D_registers_q[7][31]_i_60_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.051 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.605     9.656    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.150     9.806 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.016    10.822    L_reg/M_sm_ra1[1]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.328    11.150 r  L_reg/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           1.011    12.161    L_reg/D_registers_q[7][31]_i_130_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.116    12.277 r  L_reg/D_registers_q[7][31]_i_95/O
                         net (fo=5, routed)           0.681    12.957    sm/M_alum_a[31]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.285 r  sm/D_registers_q[7][29]_i_123/O
                         net (fo=1, routed)           0.000    13.285    alum/S[0]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.817 r  alum/D_registers_q_reg[7][29]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.817    alum/D_registers_q_reg[7][29]_i_104_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.931    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.045    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.159    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.273    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.009    14.396    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.510    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.624    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.895 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.921    15.816    alum/data2[31]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.189 r  alum/D_registers_q[7][29]_i_118/O
                         net (fo=1, routed)           0.000    16.189    alum/D_registers_q[7][29]_i_118_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.722 r  alum/D_registers_q_reg[7][29]_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.722    alum/D_registers_q_reg[7][29]_i_99_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.839    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  alum/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.956    alum/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.073    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    17.199    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.316 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.433 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.433    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.550 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          0.858    18.565    alum/data2[30]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.332    18.897 r  alum/D_registers_q[7][29]_i_115/O
                         net (fo=1, routed)           0.000    18.897    alum/D_registers_q[7][29]_i_115_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.447 r  alum/D_registers_q_reg[7][29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.447    alum/D_registers_q_reg[7][29]_i_98_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.561 r  alum/D_registers_q_reg[7][29]_i_83/CO[3]
                         net (fo=1, routed)           0.009    19.570    alum/D_registers_q_reg[7][29]_i_83_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.684 r  alum/D_registers_q_reg[7][29]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.684    alum/D_registers_q_reg[7][29]_i_68_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.798 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.798    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.912 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.411 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          1.030    21.441    alum/data2[29]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.770 r  alum/D_registers_q[7][28]_i_131/O
                         net (fo=1, routed)           0.000    21.770    alum/D_registers_q[7][28]_i_131_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.303 r  alum/D_registers_q_reg[7][28]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.303    alum/D_registers_q_reg[7][28]_i_117_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.420 r  alum/D_registers_q_reg[7][28]_i_102/CO[3]
                         net (fo=1, routed)           0.009    22.429    alum/D_registers_q_reg[7][28]_i_102_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.546 r  alum/D_registers_q_reg[7][28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    22.546    alum/D_registers_q_reg[7][28]_i_90_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.663 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.663    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.780 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.897 r  alum/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.897    alum/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.014 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.014    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.131 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.131    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.288 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          1.171    24.459    alum/data2[28]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    24.791 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.791    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.341 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.009    25.350    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.464 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.578 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.692 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.692    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.806 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.806    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.920 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.920    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.034 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.034    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.148 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.148    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.305 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          0.822    27.127    alum/data2[27]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329    27.456 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    27.456    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.989 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.989    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.106 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.223 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.340 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.340    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.457 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.457    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.574 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.691 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.691    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.808 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.808    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.965 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.042    30.007    alum/data2[26]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.332    30.339 r  alum/D_registers_q[7][25]_i_84/O
                         net (fo=1, routed)           0.000    30.339    alum/D_registers_q[7][25]_i_84_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  alum/D_registers_q_reg[7][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_75_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  alum/D_registers_q_reg[7][25]_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.003    alum/D_registers_q_reg[7][25]_i_65_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    31.117    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.231    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.345    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.459    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.573    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.687    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.844 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          0.975    32.819    alum/data2[25]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.329    33.148 r  alum/D_registers_q[7][24]_i_135/O
                         net (fo=1, routed)           0.000    33.148    alum/D_registers_q[7][24]_i_135_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.698 r  alum/D_registers_q_reg[7][24]_i_121/CO[3]
                         net (fo=1, routed)           0.000    33.698    alum/D_registers_q_reg[7][24]_i_121_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  alum/D_registers_q_reg[7][24]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.812    alum/D_registers_q_reg[7][24]_i_106_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.926 r  alum/D_registers_q_reg[7][24]_i_94/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_94_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_82_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_67/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_67_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.653 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.966    35.618    alum/data2[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    35.947 r  alum/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    35.947    alum/D_registers_q[7][23]_i_47_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.831 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.831    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.948 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.948    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.065 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.065    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.182 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.182    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.299 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.299    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.456 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.009    38.465    alum/data2[23]
    SLICE_X41Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    39.253 r  alum/D_registers_q_reg[7][22]_i_75/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_75_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.709 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.709    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.823 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.823    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.937 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.937    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.051 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.051    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.208 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.100    41.308    alum/data2[22]
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.093 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.009    42.216    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.330 r  alum/D_registers_q_reg[7][21]_i_60/CO[3]
                         net (fo=1, routed)           0.000    42.330    alum/D_registers_q_reg[7][21]_i_60_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.444 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.444    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.558 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.672 r  alum/D_registers_q_reg[7][21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.672    alum/D_registers_q_reg[7][21]_i_27_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.786    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.900    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.057 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.062    44.119    alum/data2[21]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.448 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    44.448    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.998 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.998    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.112 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    45.112    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.226 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    45.226    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.340 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.340    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.454 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.009    45.463    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.577 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.577    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.691    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.805    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.962 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.236    47.198    alum/data2[20]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    47.527 r  alum/D_registers_q[7][19]_i_136/O
                         net (fo=1, routed)           0.000    47.527    alum/D_registers_q[7][19]_i_136_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.077 r  alum/D_registers_q_reg[7][19]_i_119/CO[3]
                         net (fo=1, routed)           0.000    48.077    alum/D_registers_q_reg[7][19]_i_119_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.191 r  alum/D_registers_q_reg[7][19]_i_107/CO[3]
                         net (fo=1, routed)           0.000    48.191    alum/D_registers_q_reg[7][19]_i_107_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.305 r  alum/D_registers_q_reg[7][19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.305    alum/D_registers_q_reg[7][19]_i_95_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.419 r  alum/D_registers_q_reg[7][19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.533 r  alum/D_registers_q_reg[7][19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    48.533    alum/D_registers_q_reg[7][19]_i_68_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.647 r  alum/D_registers_q_reg[7][19]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.647    alum/D_registers_q_reg[7][19]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.761 r  alum/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.761    alum/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.875 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.875    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.032 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.758    49.790    alum/data2[19]
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.329    50.119 r  alum/D_registers_q[7][18]_i_43/O
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q[7][18]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.669 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.011    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.125 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.125    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.239 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.239    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.353 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.353    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.510 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.939    52.449    alum/data2[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.778 r  alum/D_registers_q[7][17]_i_87/O
                         net (fo=1, routed)           0.000    52.778    alum/D_registers_q[7][17]_i_87_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.328 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.009    53.337    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.451 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.451    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.565 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.565    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.679 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.679    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.793 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.907    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.135    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.292 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.912    55.204    alum/data2[17]
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.329    55.533 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.533    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.083 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.083    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.197 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.311 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    56.311    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.425 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.425    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.539 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.539    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.653 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.653    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.767 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.767    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.881 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.881    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.038 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.200    58.238    alum/data2[16]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.567 r  alum/D_registers_q[7][15]_i_98/O
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q[7][15]_i_98_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.117 r  alum/D_registers_q_reg[7][15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    59.117    alum/D_registers_q_reg[7][15]_i_86_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.231 r  alum/D_registers_q_reg[7][15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_76_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.345 r  alum/D_registers_q_reg[7][15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    59.345    alum/D_registers_q_reg[7][15]_i_69_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.459 r  alum/D_registers_q_reg[7][15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    59.459    alum/D_registers_q_reg[7][15]_i_59_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.573 r  alum/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.573    alum/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.687 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.687    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.801 r  alum/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.801    alum/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.915 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.915    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.072 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.172    61.244    alum/data2[15]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.029 r  alum/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.143 r  alum/D_registers_q_reg[7][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_89_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.257 r  alum/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.984 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.970    63.954    alum/data2[14]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.739 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.739    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.694 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.793    66.487    alum/data2[13]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    66.816 r  alum/D_registers_q[7][12]_i_84/O
                         net (fo=1, routed)           0.000    66.816    alum/D_registers_q[7][12]_i_84_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.366 r  alum/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    67.366    alum/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.480 r  alum/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    67.480    alum/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.594 r  alum/D_registers_q_reg[7][12]_i_60/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.708 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.708    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.822 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_26/CO[3]
                         net (fo=1, routed)           0.009    67.945    alum/D_registers_q_reg[7][12]_i_26_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.059    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.173    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.853    69.183    alum/data2[12]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    69.512 r  alum/D_registers_q[7][11]_i_78/O
                         net (fo=1, routed)           0.000    69.512    alum/D_registers_q[7][11]_i_78_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.062 r  alum/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    70.062    alum/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.176 r  alum/D_registers_q_reg[7][11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.176    alum/D_registers_q_reg[7][11]_i_65_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.290 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.290    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.404    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.518    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.009    70.641    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.755 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.755    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.869    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.026 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          0.943    71.969    alum/data2[11]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.754 r  alum/D_registers_q_reg[7][10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    72.754    alum/D_registers_q_reg[7][10]_i_69_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.868 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    72.868    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.982 r  alum/D_registers_q_reg[7][10]_i_59/CO[3]
                         net (fo=1, routed)           0.009    72.991    alum/D_registers_q_reg[7][10]_i_59_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  alum/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    73.105    alum/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.219    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.333    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.447    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.561 r  alum/D_registers_q_reg[7][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.561    alum/D_registers_q_reg[7][10]_i_10_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.718 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.014    74.731    alum/data2[10]
    SLICE_X31Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.517 r  alum/D_registers_q_reg[7][9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.517    alum/D_registers_q_reg[7][9]_i_65_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.631 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    75.631    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.009    75.754    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.868    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.982    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.480 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          1.048    77.529    alum/data2[9]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    77.858 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.391 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    78.391    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.508 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    78.508    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.625 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.742 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.742    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.859 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.859    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.976 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.976    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.093 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.009    79.102    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.219 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.219    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.376 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.157    80.532    alum/data2[8]
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.335 r  alum/D_registers_q_reg[7][7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][7]_i_65_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.452 r  alum/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.452    alum/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.569 r  alum/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    81.569    alum/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.686 r  alum/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.686    alum/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.803 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    81.803    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.920 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.920    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.037 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.037    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.154 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.009    82.163    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.320 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.935    83.256    alum/data2[7]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    83.588 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.588    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.138 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.138    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.252 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.252    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.366 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.366    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.480 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.480    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.594 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.594    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.708 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.708    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.822 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.822    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.936 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.936    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.093 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          1.082    86.174    alum/data2[6]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.959 r  alum/D_registers_q_reg[7][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    86.959    alum/D_registers_q_reg[7][5]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.073 r  alum/D_registers_q_reg[7][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.073    alum/D_registers_q_reg[7][5]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.187 r  alum/D_registers_q_reg[7][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    87.187    alum/D_registers_q_reg[7][5]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.301 r  alum/D_registers_q_reg[7][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.301    alum/D_registers_q_reg[7][5]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  alum/D_registers_q_reg[7][5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.415    alum/D_registers_q_reg[7][5]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  alum/D_registers_q_reg[7][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.529    alum/D_registers_q_reg[7][5]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.643    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  alum/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.757    alum/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.914 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.852    88.766    alum/data2[5]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    89.095 r  alum/D_registers_q[7][4]_i_58/O
                         net (fo=1, routed)           0.000    89.095    alum/D_registers_q[7][4]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.628 r  alum/D_registers_q_reg[7][4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][4]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.745 r  alum/D_registers_q_reg[7][4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    89.745    alum/D_registers_q_reg[7][4]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.862 r  alum/D_registers_q_reg[7][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000    89.862    alum/D_registers_q_reg[7][4]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.979 r  alum/D_registers_q_reg[7][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.979    alum/D_registers_q_reg[7][4]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.096 r  alum/D_registers_q_reg[7][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.096    alum/D_registers_q_reg[7][4]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.213 r  alum/D_registers_q_reg[7][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    90.213    alum/D_registers_q_reg[7][4]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.330 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.330    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.447 r  alum/D_registers_q_reg[7][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][4]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.604 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          1.049    91.653    alum/data2[4]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.441 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.555 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    92.555    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.669 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.669    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.783 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.783    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.897 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.897    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.011 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.011    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.125 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.125    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.239 r  alum/D_registers_q_reg[7][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    93.239    alum/D_registers_q_reg[7][3]_i_7_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.396 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.289    94.686    alum/data2[3]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.471 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.471    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.585 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.585    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.699 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.699    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.813 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.813    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.927 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.927    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.041 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.041    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.155 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.155    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.269 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.269    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.426 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          0.960    97.386    alum/data2[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.715 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    97.715    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.248 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.248    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.365 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.482 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.482    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.599 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.716 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.716    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.833 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.833    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.950 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.950    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.067 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    99.067    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.224 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.911   100.135    alum/data2[1]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.467 r  alum/D_registers_q[7][0]_i_63/O
                         net (fo=1, routed)           0.000   100.467    alum/D_registers_q[7][0]_i_63_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.017 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.131 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.131    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.245 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.245    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.359 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.359    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.473 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.473    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.587 r  alum/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.587    alum/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.701 r  alum/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.701    alum/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.815 r  alum/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   101.815    alum/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.972 r  alum/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.844   102.816    sm/data2[0]
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.329   103.145 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.425   104.570    sm/M_alum_out[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124   104.694 r  sm/D_states_q[4]_i_23/O
                         net (fo=5, routed)           0.574   105.268    sm/D_states_q[4]_i_23_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.124   105.392 f  sm/D_states_q[3]_i_25/O
                         net (fo=5, routed)           0.590   105.982    sm/D_states_q[3]_i_25_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.124   106.106 r  sm/D_states_q[2]_i_20/O
                         net (fo=1, routed)           0.403   106.509    sm/D_states_q[2]_i_20_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I2_O)        0.124   106.633 r  sm/D_states_q[2]_i_8/O
                         net (fo=1, routed)           0.289   106.923    sm/D_states_q[2]_i_8_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.124   107.047 f  sm/D_states_q[2]_i_2/O
                         net (fo=3, routed)           0.314   107.361    sm/D_states_q[2]_i_2_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I0_O)        0.124   107.485 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   107.864    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X63Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.509   116.025    sm/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.187   116.212    
                         clock uncertainty           -0.035   116.177    
    SLICE_X63Y31         FDRE (Setup_fdre_C_D)       -0.081   116.096    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.096    
                         arrival time                        -107.864    
  -------------------------------------------------------------------
                         slack                                  8.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.853    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y32         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y32         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.853    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y32         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y32         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.853    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y32         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y32         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.853    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y32         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y32         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y34         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y34         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X56Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y34         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y34         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X56Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y34         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y34         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X56Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y34         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y34         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X56Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.857    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y32         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y32         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y32         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.857    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y32         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y32         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y32         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X0Y6    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X0Y7    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y17   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y12   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y12   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y15   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y14   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y17   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y16   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y32   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y32   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y32   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y32   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y32   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y32   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y32   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y32   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y33   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y33   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y32   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y32   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y32   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y32   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y32   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y32   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y32   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y32   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y33   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y33   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      107.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             107.193ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.066%)  route 2.804ns (79.934%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 116.028 - 111.111 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.619     5.203    sm/clk_IBUF_BUFG
    SLICE_X61Y26         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDSE (Prop_fdse_C_Q)         0.456     5.659 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=112, routed)         1.759     7.419    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X63Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.543 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.341     7.883    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.007 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.704     8.712    fifo_reset_cond/AS[0]
    SLICE_X60Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.512   116.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.273   116.301    
                         clock uncertainty           -0.035   116.266    
    SLICE_X60Y34         FDPE (Recov_fdpe_C_PRE)     -0.361   115.905    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.905    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                107.193    

Slack (MET) :             107.193ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.066%)  route 2.804ns (79.934%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 116.028 - 111.111 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.619     5.203    sm/clk_IBUF_BUFG
    SLICE_X61Y26         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDSE (Prop_fdse_C_Q)         0.456     5.659 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=112, routed)         1.759     7.419    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X63Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.543 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.341     7.883    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.007 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.704     8.712    fifo_reset_cond/AS[0]
    SLICE_X60Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.512   116.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.273   116.301    
                         clock uncertainty           -0.035   116.266    
    SLICE_X60Y34         FDPE (Recov_fdpe_C_PRE)     -0.361   115.905    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.905    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                107.193    

Slack (MET) :             107.193ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.066%)  route 2.804ns (79.934%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 116.028 - 111.111 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.619     5.203    sm/clk_IBUF_BUFG
    SLICE_X61Y26         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDSE (Prop_fdse_C_Q)         0.456     5.659 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=112, routed)         1.759     7.419    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X63Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.543 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.341     7.883    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.007 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.704     8.712    fifo_reset_cond/AS[0]
    SLICE_X60Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.512   116.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.273   116.301    
                         clock uncertainty           -0.035   116.266    
    SLICE_X60Y34         FDPE (Recov_fdpe_C_PRE)     -0.361   115.905    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.905    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                107.193    

Slack (MET) :             107.193ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.066%)  route 2.804ns (79.934%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 116.028 - 111.111 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.619     5.203    sm/clk_IBUF_BUFG
    SLICE_X61Y26         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDSE (Prop_fdse_C_Q)         0.456     5.659 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=112, routed)         1.759     7.419    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X63Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.543 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.341     7.883    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.007 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.704     8.712    fifo_reset_cond/AS[0]
    SLICE_X60Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.512   116.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.273   116.301    
                         clock uncertainty           -0.035   116.266    
    SLICE_X60Y34         FDPE (Recov_fdpe_C_PRE)     -0.361   115.905    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.905    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                107.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.227ns (21.584%)  route 0.825ns (78.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=110, routed)         0.573     2.230    sm/D_states_q_reg[3]_rep_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.099     2.329 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.251     2.580    fifo_reset_cond/AS[0]
    SLICE_X60Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.858     2.048    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X60Y34         FDPE (Remov_fdpe_C_PRE)     -0.071     1.497    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.227ns (21.584%)  route 0.825ns (78.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=110, routed)         0.573     2.230    sm/D_states_q_reg[3]_rep_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.099     2.329 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.251     2.580    fifo_reset_cond/AS[0]
    SLICE_X60Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.858     2.048    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X60Y34         FDPE (Remov_fdpe_C_PRE)     -0.071     1.497    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.227ns (21.584%)  route 0.825ns (78.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=110, routed)         0.573     2.230    sm/D_states_q_reg[3]_rep_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.099     2.329 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.251     2.580    fifo_reset_cond/AS[0]
    SLICE_X60Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.858     2.048    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X60Y34         FDPE (Remov_fdpe_C_PRE)     -0.071     1.497    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.227ns (21.584%)  route 0.825ns (78.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=110, routed)         0.573     2.230    sm/D_states_q_reg[3]_rep_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.099     2.329 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.251     2.580    fifo_reset_cond/AS[0]
    SLICE_X60Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.858     2.048    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X60Y34         FDPE (Remov_fdpe_C_PRE)     -0.071     1.497    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  1.084    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.396ns  (logic 12.012ns (33.002%)  route 24.385ns (66.998%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.769     7.437    L_reg/M_sm_pac[13]
    SLICE_X58Y6          LUT2 (Prop_lut2_I1_O)        0.152     7.589 f  L_reg/L_3c4b209e_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.752     8.341    L_reg/L_3c4b209e_remainder0_carry_i_23_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.667 f  L_reg/L_3c4b209e_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.254     9.922    L_reg/L_3c4b209e_remainder0_carry_i_12_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.152    10.074 f  L_reg/L_3c4b209e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    10.758    L_reg/L_3c4b209e_remainder0_carry_i_20_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I4_O)        0.374    11.132 r  L_reg/L_3c4b209e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.770    11.902    L_reg/L_3c4b209e_remainder0_carry_i_10_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.230 r  L_reg/L_3c4b209e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.230    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.763 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.880 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.880    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.099 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.006    14.105    L_reg/L_3c4b209e_remainder0[8]
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.295    14.400 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.984    15.383    L_reg/i__carry__1_i_10_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.507 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.852    16.359    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.483 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.692    17.175    L_reg/i__carry_i_16__0_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I0_O)        0.150    17.325 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.061    18.387    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.322    18.709 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.963    19.672    L_reg/i__carry_i_11_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.998 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.190 f  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.264    22.453    L_reg/L_3c4b209e_remainder0_inferred__1/i__carry__2[2]
    SLICE_X64Y3          LUT5 (Prop_lut5_I1_O)        0.302    22.755 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.221    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.345 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.845    24.190    L_reg/i__carry_i_14_0
    SLICE_X65Y2          LUT3 (Prop_lut3_I0_O)        0.152    24.342 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.793    L_reg/i__carry_i_25_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.119 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.306    26.425    L_reg/i__carry_i_20_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I2_O)        0.124    26.549 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.818    27.367    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.154    27.521 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    28.038    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.327    28.365 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.365    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.915 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.915    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.029    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.342 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.821    30.162    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.468 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.645    31.114    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.238 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    32.079    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.203 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.498    32.701    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.825 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.674    33.500    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I3_O)        0.150    33.650 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.119    37.769    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.547 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.547    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.276ns  (logic 11.861ns (32.695%)  route 24.416ns (67.305%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X50Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.988     7.659    L_reg/M_sm_timer[8]
    SLICE_X50Y7          LUT5 (Prop_lut5_I1_O)        0.124     7.783 f  L_reg/L_3c4b209e_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.675     8.458    L_reg/L_3c4b209e_remainder0_carry_i_24__1_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.582 f  L_reg/L_3c4b209e_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.823     9.405    L_reg/L_3c4b209e_remainder0_carry_i_12__1_n_0
    SLICE_X50Y4          LUT3 (Prop_lut3_I0_O)        0.152     9.557 f  L_reg/L_3c4b209e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.241    L_reg/L_3c4b209e_remainder0_carry_i_20__1_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.374    10.615 r  L_reg/L_3c4b209e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.846    11.461    L_reg/L_3c4b209e_remainder0_carry_i_10__1_n_0
    SLICE_X49Y3          LUT4 (Prop_lut4_I1_O)        0.328    11.789 r  L_reg/L_3c4b209e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.789    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.369 r  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry/O[2]
                         net (fo=1, routed)           0.652    13.020    L_reg/L_3c4b209e_remainder0_3[2]
    SLICE_X48Y5          LUT4 (Prop_lut4_I1_O)        0.328    13.348 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.776    15.124    L_reg/i__carry_i_13__4_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I2_O)        0.326    15.450 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.647    16.097    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X48Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.247 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.447    16.694    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.320    17.014 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.813    17.827    L_reg/i__carry_i_19__3_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.348    18.175 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.616    18.791    L_reg/i__carry_i_11__3_n_0
    SLICE_X52Y1          LUT2 (Prop_lut2_I1_O)        0.328    19.119 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    19.442    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.949 r  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.949    timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.063    timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.376 r  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.662    21.038    L_reg/L_3c4b209e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X52Y3          LUT5 (Prop_lut5_I0_O)        0.306    21.344 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.436    21.780    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.124    21.904 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.842    22.746    timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0_0
    SLICE_X55Y3          LUT2 (Prop_lut2_I0_O)        0.124    22.870 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.862    23.732    L_reg/i__carry_i_13__3_0
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.150    23.882 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.763    24.645    L_reg/i__carry_i_23__3_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.328    24.973 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.464    25.437    L_reg/i__carry_i_13__3_n_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.150    25.587 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.560    26.147    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X53Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    26.858 r  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.858    timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.972 r  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.972    timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.086 r  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.086    timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.308 f  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.132    timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y3          LUT6 (Prop_lut6_I5_O)        0.299    28.431 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    28.883    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I1_O)        0.124    29.007 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.876    29.883    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.124    30.007 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    30.891    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I3_O)        0.124    31.015 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.272    32.286    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X61Y4          LUT4 (Prop_lut4_I2_O)        0.152    32.438 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.230    37.668    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.429 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.429    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.813ns  (logic 11.781ns (32.897%)  route 24.032ns (67.103%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.769     7.437    L_reg/M_sm_pac[13]
    SLICE_X58Y6          LUT2 (Prop_lut2_I1_O)        0.152     7.589 f  L_reg/L_3c4b209e_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.752     8.341    L_reg/L_3c4b209e_remainder0_carry_i_23_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.667 f  L_reg/L_3c4b209e_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.254     9.922    L_reg/L_3c4b209e_remainder0_carry_i_12_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.152    10.074 f  L_reg/L_3c4b209e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    10.758    L_reg/L_3c4b209e_remainder0_carry_i_20_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I4_O)        0.374    11.132 r  L_reg/L_3c4b209e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.770    11.902    L_reg/L_3c4b209e_remainder0_carry_i_10_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.230 r  L_reg/L_3c4b209e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.230    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.763 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.880 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.880    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.099 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.006    14.105    L_reg/L_3c4b209e_remainder0[8]
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.295    14.400 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.984    15.383    L_reg/i__carry__1_i_10_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.507 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.852    16.359    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.483 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.692    17.175    L_reg/i__carry_i_16__0_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I0_O)        0.150    17.325 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.061    18.387    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.322    18.709 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.963    19.672    L_reg/i__carry_i_11_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.998 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.190 f  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.264    22.453    L_reg/L_3c4b209e_remainder0_inferred__1/i__carry__2[2]
    SLICE_X64Y3          LUT5 (Prop_lut5_I1_O)        0.302    22.755 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.221    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.345 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.845    24.190    L_reg/i__carry_i_14_0
    SLICE_X65Y2          LUT3 (Prop_lut3_I0_O)        0.152    24.342 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.793    L_reg/i__carry_i_25_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.119 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.306    26.425    L_reg/i__carry_i_20_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I2_O)        0.124    26.549 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.818    27.367    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.154    27.521 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    28.038    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.327    28.365 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.365    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.915 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.915    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.029    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.342 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.821    30.162    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.468 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.645    31.114    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.238 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.679    31.917    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I2_O)        0.124    32.041 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.433    32.474    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.598 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.953    33.551    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I0_O)        0.124    33.675 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.715    37.390    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.964 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.964    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.755ns  (logic 11.776ns (32.936%)  route 23.979ns (67.064%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.769     7.437    L_reg/M_sm_pac[13]
    SLICE_X58Y6          LUT2 (Prop_lut2_I1_O)        0.152     7.589 f  L_reg/L_3c4b209e_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.752     8.341    L_reg/L_3c4b209e_remainder0_carry_i_23_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.667 f  L_reg/L_3c4b209e_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.254     9.922    L_reg/L_3c4b209e_remainder0_carry_i_12_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.152    10.074 f  L_reg/L_3c4b209e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    10.758    L_reg/L_3c4b209e_remainder0_carry_i_20_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I4_O)        0.374    11.132 r  L_reg/L_3c4b209e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.770    11.902    L_reg/L_3c4b209e_remainder0_carry_i_10_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.230 r  L_reg/L_3c4b209e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.230    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.763 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.880 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.880    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.099 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.006    14.105    L_reg/L_3c4b209e_remainder0[8]
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.295    14.400 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.984    15.383    L_reg/i__carry__1_i_10_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.507 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.852    16.359    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.483 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.692    17.175    L_reg/i__carry_i_16__0_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I0_O)        0.150    17.325 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.061    18.387    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.322    18.709 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.963    19.672    L_reg/i__carry_i_11_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.998 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.190 f  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.264    22.453    L_reg/L_3c4b209e_remainder0_inferred__1/i__carry__2[2]
    SLICE_X64Y3          LUT5 (Prop_lut5_I1_O)        0.302    22.755 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.221    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.345 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.845    24.190    L_reg/i__carry_i_14_0
    SLICE_X65Y2          LUT3 (Prop_lut3_I0_O)        0.152    24.342 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.793    L_reg/i__carry_i_25_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.119 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.306    26.425    L_reg/i__carry_i_20_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I2_O)        0.124    26.549 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.818    27.367    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.154    27.521 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    28.038    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.327    28.365 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.365    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.915 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.915    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.029    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.342 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.821    30.162    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.468 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.645    31.114    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.238 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    32.079    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.203 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.498    32.701    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.825 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.674    33.500    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I3_O)        0.124    33.624 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.714    37.337    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.905 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.905    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.720ns  (logic 11.857ns (33.194%)  route 23.863ns (66.806%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X50Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.988     7.659    L_reg/M_sm_timer[8]
    SLICE_X50Y7          LUT5 (Prop_lut5_I1_O)        0.124     7.783 f  L_reg/L_3c4b209e_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.675     8.458    L_reg/L_3c4b209e_remainder0_carry_i_24__1_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.582 f  L_reg/L_3c4b209e_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.823     9.405    L_reg/L_3c4b209e_remainder0_carry_i_12__1_n_0
    SLICE_X50Y4          LUT3 (Prop_lut3_I0_O)        0.152     9.557 f  L_reg/L_3c4b209e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.241    L_reg/L_3c4b209e_remainder0_carry_i_20__1_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.374    10.615 r  L_reg/L_3c4b209e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.846    11.461    L_reg/L_3c4b209e_remainder0_carry_i_10__1_n_0
    SLICE_X49Y3          LUT4 (Prop_lut4_I1_O)        0.328    11.789 r  L_reg/L_3c4b209e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.789    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.369 r  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry/O[2]
                         net (fo=1, routed)           0.652    13.020    L_reg/L_3c4b209e_remainder0_3[2]
    SLICE_X48Y5          LUT4 (Prop_lut4_I1_O)        0.328    13.348 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.776    15.124    L_reg/i__carry_i_13__4_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I2_O)        0.326    15.450 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.647    16.097    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X48Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.247 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.447    16.694    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.320    17.014 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.813    17.827    L_reg/i__carry_i_19__3_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.348    18.175 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.616    18.791    L_reg/i__carry_i_11__3_n_0
    SLICE_X52Y1          LUT2 (Prop_lut2_I1_O)        0.328    19.119 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    19.442    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.949 r  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.949    timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.063    timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.376 r  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.662    21.038    L_reg/L_3c4b209e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X52Y3          LUT5 (Prop_lut5_I0_O)        0.306    21.344 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.436    21.780    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.124    21.904 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.842    22.746    timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0_0
    SLICE_X55Y3          LUT2 (Prop_lut2_I0_O)        0.124    22.870 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.862    23.732    L_reg/i__carry_i_13__3_0
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.150    23.882 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.763    24.645    L_reg/i__carry_i_23__3_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.328    24.973 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.464    25.437    L_reg/i__carry_i_13__3_n_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.150    25.587 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.560    26.147    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X53Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    26.858 r  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.858    timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.972 r  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.972    timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.086 r  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.086    timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.308 f  timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.132    timerseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y3          LUT6 (Prop_lut6_I5_O)        0.299    28.431 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    28.883    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I1_O)        0.124    29.007 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.876    29.883    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.124    30.007 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    30.891    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I3_O)        0.124    31.015 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.274    32.288    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X61Y4          LUT4 (Prop_lut4_I2_O)        0.152    32.440 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.675    37.115    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.872 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.872    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.585ns  (logic 11.989ns (33.691%)  route 23.596ns (66.309%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.769     7.437    L_reg/M_sm_pac[13]
    SLICE_X58Y6          LUT2 (Prop_lut2_I1_O)        0.152     7.589 f  L_reg/L_3c4b209e_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.752     8.341    L_reg/L_3c4b209e_remainder0_carry_i_23_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.667 f  L_reg/L_3c4b209e_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.254     9.922    L_reg/L_3c4b209e_remainder0_carry_i_12_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.152    10.074 f  L_reg/L_3c4b209e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    10.758    L_reg/L_3c4b209e_remainder0_carry_i_20_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I4_O)        0.374    11.132 r  L_reg/L_3c4b209e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.770    11.902    L_reg/L_3c4b209e_remainder0_carry_i_10_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.230 r  L_reg/L_3c4b209e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.230    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.763 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.880 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.880    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.099 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.006    14.105    L_reg/L_3c4b209e_remainder0[8]
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.295    14.400 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.984    15.383    L_reg/i__carry__1_i_10_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.507 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.852    16.359    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.483 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.692    17.175    L_reg/i__carry_i_16__0_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I0_O)        0.150    17.325 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.061    18.387    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.322    18.709 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.963    19.672    L_reg/i__carry_i_11_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.998 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.190 f  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.264    22.453    L_reg/L_3c4b209e_remainder0_inferred__1/i__carry__2[2]
    SLICE_X64Y3          LUT5 (Prop_lut5_I1_O)        0.302    22.755 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.221    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.345 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.845    24.190    L_reg/i__carry_i_14_0
    SLICE_X65Y2          LUT3 (Prop_lut3_I0_O)        0.152    24.342 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.793    L_reg/i__carry_i_25_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.119 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.306    26.425    L_reg/i__carry_i_20_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I2_O)        0.124    26.549 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.818    27.367    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.154    27.521 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    28.038    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.327    28.365 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.365    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.915 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.915    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.029    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.342 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.821    30.162    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.468 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.645    31.114    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.238 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.443    31.681    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.124    31.805 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.712    32.517    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I4_O)        0.124    32.641 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.156    33.797    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y4          LUT4 (Prop_lut4_I1_O)        0.152    33.949 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.033    36.982    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    40.735 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.735    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.546ns  (logic 12.032ns (33.848%)  route 23.514ns (66.152%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=13, routed)          1.580     7.186    L_reg/M_sm_pbc[5]
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  L_reg/L_3c4b209e_remainder0_carry_i_29__0/O
                         net (fo=1, routed)           1.065     8.375    L_reg/L_3c4b209e_remainder0_carry_i_29__0_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.499 f  L_reg/L_3c4b209e_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.163     9.661    L_reg/L_3c4b209e_remainder0_carry_i_16__0_n_0
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.813 f  L_reg/L_3c4b209e_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.684    10.497    L_reg/L_3c4b209e_remainder0_carry_i_19__0_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I3_O)        0.374    10.871 r  L_reg/L_3c4b209e_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.661    11.532    L_reg/L_3c4b209e_remainder0_carry_i_10__0_n_0
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.328    11.860 r  L_reg/L_3c4b209e_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.860    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.410 r  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.410    bseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.744 r  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.176    13.920    L_reg/L_3c4b209e_remainder0_1[5]
    SLICE_X59Y11         LUT3 (Prop_lut3_I2_O)        0.303    14.223 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.001    15.224    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.348 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.483    15.832    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I3_O)        0.116    15.948 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.003    16.951    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.356    17.307 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.158    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.354    18.512 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.137    19.649    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.332    19.981 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.616    20.597    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.117 r  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.117    bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.234    bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.557 f  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.965    22.522    L_reg/L_3c4b209e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.306    22.828 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.977    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X59Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.101 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.036    24.137    L_reg/i__carry_i_14__0_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I0_O)        0.150    24.287 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.812    25.098    L_reg/i__carry_i_25__1_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I0_O)        0.326    25.424 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.678    26.102    L_reg/i__carry_i_20__1_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I2_O)        0.124    26.226 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.837    27.064    L_reg/i__carry_i_13__1_n_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.154    27.218 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.818    28.035    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.327    28.362 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.362    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.912 r  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.912    bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.026 r  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.026    bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.360 r  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.815    30.175    bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.303    30.478 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    30.930    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.054 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.994    32.048    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.124    32.172 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.706    32.879    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I5_O)        0.124    33.003 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.172    34.174    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y12         LUT4 (Prop_lut4_I1_O)        0.150    34.324 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.662    36.986    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    40.696 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.696    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.478ns  (logic 11.957ns (33.703%)  route 23.521ns (66.297%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.769     7.437    L_reg/M_sm_pac[13]
    SLICE_X58Y6          LUT2 (Prop_lut2_I1_O)        0.152     7.589 f  L_reg/L_3c4b209e_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.752     8.341    L_reg/L_3c4b209e_remainder0_carry_i_23_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.667 f  L_reg/L_3c4b209e_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.254     9.922    L_reg/L_3c4b209e_remainder0_carry_i_12_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.152    10.074 f  L_reg/L_3c4b209e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    10.758    L_reg/L_3c4b209e_remainder0_carry_i_20_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I4_O)        0.374    11.132 r  L_reg/L_3c4b209e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.770    11.902    L_reg/L_3c4b209e_remainder0_carry_i_10_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.230 r  L_reg/L_3c4b209e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.230    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.763 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.880 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.880    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.099 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.006    14.105    L_reg/L_3c4b209e_remainder0[8]
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.295    14.400 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.984    15.383    L_reg/i__carry__1_i_10_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.507 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.852    16.359    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.483 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.692    17.175    L_reg/i__carry_i_16__0_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I0_O)        0.150    17.325 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.061    18.387    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.322    18.709 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.963    19.672    L_reg/i__carry_i_11_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.998 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.190 f  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.264    22.453    L_reg/L_3c4b209e_remainder0_inferred__1/i__carry__2[2]
    SLICE_X64Y3          LUT5 (Prop_lut5_I1_O)        0.302    22.755 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.221    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.345 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.845    24.190    L_reg/i__carry_i_14_0
    SLICE_X65Y2          LUT3 (Prop_lut3_I0_O)        0.152    24.342 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.793    L_reg/i__carry_i_25_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.119 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.306    26.425    L_reg/i__carry_i_20_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I2_O)        0.124    26.549 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.818    27.367    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.154    27.521 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    28.038    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.327    28.365 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.365    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.915 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.915    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.029    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.342 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.821    30.162    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.468 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.645    31.114    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.238 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.443    31.681    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.124    31.805 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.712    32.517    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I4_O)        0.124    32.641 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.164    33.805    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y4          LUT4 (Prop_lut4_I0_O)        0.146    33.951 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.951    36.901    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    40.628 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.628    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.425ns  (logic 12.093ns (34.135%)  route 23.333ns (65.865%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=13, routed)          1.580     7.186    L_reg/M_sm_pbc[5]
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  L_reg/L_3c4b209e_remainder0_carry_i_29__0/O
                         net (fo=1, routed)           1.065     8.375    L_reg/L_3c4b209e_remainder0_carry_i_29__0_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.499 f  L_reg/L_3c4b209e_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.163     9.661    L_reg/L_3c4b209e_remainder0_carry_i_16__0_n_0
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.813 f  L_reg/L_3c4b209e_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.684    10.497    L_reg/L_3c4b209e_remainder0_carry_i_19__0_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I3_O)        0.374    10.871 r  L_reg/L_3c4b209e_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.661    11.532    L_reg/L_3c4b209e_remainder0_carry_i_10__0_n_0
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.328    11.860 r  L_reg/L_3c4b209e_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.860    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.410 r  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.410    bseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.744 r  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.176    13.920    L_reg/L_3c4b209e_remainder0_1[5]
    SLICE_X59Y11         LUT3 (Prop_lut3_I2_O)        0.303    14.223 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.001    15.224    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.348 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.483    15.832    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I3_O)        0.116    15.948 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.003    16.951    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.356    17.307 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.158    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.354    18.512 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.137    19.649    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.332    19.981 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.616    20.597    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.117 r  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.117    bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.234    bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.557 f  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.965    22.522    L_reg/L_3c4b209e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.306    22.828 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.977    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X59Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.101 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.036    24.137    L_reg/i__carry_i_14__0_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I0_O)        0.150    24.287 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.812    25.098    L_reg/i__carry_i_25__1_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I0_O)        0.326    25.424 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.678    26.102    L_reg/i__carry_i_20__1_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I2_O)        0.124    26.226 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.837    27.064    L_reg/i__carry_i_13__1_n_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.154    27.218 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.818    28.035    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.327    28.362 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.362    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.912 r  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.912    bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.026 r  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.026    bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.360 f  bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.815    30.175    bseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.303    30.478 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    30.930    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.054 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.994    32.048    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.124    32.172 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.706    32.879    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I5_O)        0.124    33.003 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.162    34.164    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y12         LUT4 (Prop_lut4_I0_O)        0.152    34.316 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.490    36.806    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.576 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.576    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.376ns  (logic 11.746ns (33.204%)  route 23.630ns (66.796%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.769     7.437    L_reg/M_sm_pac[13]
    SLICE_X58Y6          LUT2 (Prop_lut2_I1_O)        0.152     7.589 f  L_reg/L_3c4b209e_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.752     8.341    L_reg/L_3c4b209e_remainder0_carry_i_23_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.667 f  L_reg/L_3c4b209e_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.254     9.922    L_reg/L_3c4b209e_remainder0_carry_i_12_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.152    10.074 f  L_reg/L_3c4b209e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    10.758    L_reg/L_3c4b209e_remainder0_carry_i_20_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I4_O)        0.374    11.132 r  L_reg/L_3c4b209e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.770    11.902    L_reg/L_3c4b209e_remainder0_carry_i_10_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.230 r  L_reg/L_3c4b209e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.230    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.763 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.763    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.880 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.880    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.099 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.006    14.105    L_reg/L_3c4b209e_remainder0[8]
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.295    14.400 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.984    15.383    L_reg/i__carry__1_i_10_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.507 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.852    16.359    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.483 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.692    17.175    L_reg/i__carry_i_16__0_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I0_O)        0.150    17.325 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.061    18.387    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.322    18.709 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.963    19.672    L_reg/i__carry_i_11_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.998 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.190 f  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.264    22.453    L_reg/L_3c4b209e_remainder0_inferred__1/i__carry__2[2]
    SLICE_X64Y3          LUT5 (Prop_lut5_I1_O)        0.302    22.755 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.221    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.345 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.845    24.190    L_reg/i__carry_i_14_0
    SLICE_X65Y2          LUT3 (Prop_lut3_I0_O)        0.152    24.342 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.793    L_reg/i__carry_i_25_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.119 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.306    26.425    L_reg/i__carry_i_20_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I2_O)        0.124    26.549 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.818    27.367    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.154    27.521 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    28.038    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.327    28.365 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.365    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.915 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.915    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.029    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.342 r  aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.821    30.162    aseg_driver/decimal_renderer/L_3c4b209e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.468 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.645    31.114    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.238 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.443    31.681    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.124    31.805 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.712    32.517    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I4_O)        0.124    32.641 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.156    33.797    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y4          LUT4 (Prop_lut4_I1_O)        0.124    33.921 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.068    36.988    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    40.527 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.527    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.430ns (72.514%)  route 0.542ns (27.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.542     2.211    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.477 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.477    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.430ns (71.783%)  route 0.562ns (28.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.562     2.231    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.497 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.497    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.373ns (68.628%)  route 0.628ns (31.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y34         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.676 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.628     2.303    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.536 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.536    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1613091481[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.483ns (74.093%)  route 0.519ns (25.907%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    forLoop_idx_0_1613091481[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  forLoop_idx_0_1613091481[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_1613091481[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.124     1.825    forLoop_idx_0_1613091481[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.870 r  forLoop_idx_0_1613091481[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.922    forLoop_idx_0_1613091481[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.967 r  forLoop_idx_0_1613091481[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=13, routed)          0.343     2.309    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.539 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.539    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1613091481[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.489ns (73.097%)  route 0.548ns (26.903%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.538    forLoop_idx_0_1613091481[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1613091481[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  forLoop_idx_0_1613091481[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.073     1.775    forLoop_idx_0_1613091481[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  forLoop_idx_0_1613091481[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.872    forLoop_idx_0_1613091481[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.917 r  forLoop_idx_0_1613091481[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=21, routed)          0.423     2.340    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.574 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.574    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1459432754[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.454ns (71.333%)  route 0.584ns (28.667%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_1459432754[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_1459432754[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1459432754[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.131     1.808    forLoop_idx_0_1459432754[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.853 r  forLoop_idx_0_1459432754[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.912    forLoop_idx_0_1459432754[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.957 r  forLoop_idx_0_1459432754[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.394     2.351    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.574 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.574    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.431ns (68.457%)  route 0.659ns (31.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.659     2.327    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.594 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.594    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.432ns (67.410%)  route 0.693ns (32.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.693     2.360    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.629 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.629    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.443ns (67.812%)  route 0.685ns (32.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.685     2.353    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.632 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.632    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1459432754[2].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.476ns (69.029%)  route 0.662ns (30.971%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.591     1.535    forLoop_idx_0_1459432754[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1459432754[2].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_1459432754[2].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.072     1.771    forLoop_idx_0_1459432754[2].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X61Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.816 r  forLoop_idx_0_1459432754[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.106     1.922    forLoop_idx_0_1459432754[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X61Y57         LUT4 (Prop_lut4_I0_O)        0.045     1.967 r  forLoop_idx_0_1459432754[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=13, routed)          0.484     2.451    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.673 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.673    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1459432754[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.831ns  (logic 1.488ns (30.791%)  route 3.343ns (69.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.343     4.831    forLoop_idx_0_1459432754[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y57         FDRE                                         r  forLoop_idx_0_1459432754[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507     4.911    forLoop_idx_0_1459432754[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  forLoop_idx_0_1459432754[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1459432754[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.490ns (31.500%)  route 3.240ns (68.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.240     4.729    forLoop_idx_0_1459432754[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y57         FDRE                                         r  forLoop_idx_0_1459432754[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507     4.911    forLoop_idx_0_1459432754[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  forLoop_idx_0_1459432754[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1459432754[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.525ns  (logic 1.502ns (33.196%)  route 3.023ns (66.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.023     4.525    forLoop_idx_0_1459432754[0].cond_butt_dirs/sync/D[0]
    SLICE_X56Y48         FDRE                                         r  forLoop_idx_0_1459432754[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.454     4.859    forLoop_idx_0_1459432754[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  forLoop_idx_0_1459432754[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1459432754[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.505ns  (logic 1.500ns (33.292%)  route 3.005ns (66.708%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.005     4.505    forLoop_idx_0_1459432754[1].cond_butt_dirs/sync/D[0]
    SLICE_X56Y48         FDRE                                         r  forLoop_idx_0_1459432754[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.454     4.859    forLoop_idx_0_1459432754[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  forLoop_idx_0_1459432754[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 1.493ns (33.835%)  route 2.920ns (66.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.920     4.414    cond_butt_next_play/sync/D[0]
    SLICE_X61Y38         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.515     4.920    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.496ns (34.566%)  route 2.831ns (65.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.831     4.327    reset_cond/AS[0]
    SLICE_X64Y34         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.513     4.918    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y34         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.496ns (34.566%)  route 2.831ns (65.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.831     4.327    reset_cond/AS[0]
    SLICE_X65Y34         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.513     4.918    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y34         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.496ns (34.566%)  route 2.831ns (65.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.831     4.327    reset_cond/AS[0]
    SLICE_X65Y34         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.513     4.918    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y34         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.496ns (34.566%)  route 2.831ns (65.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.831     4.327    reset_cond/AS[0]
    SLICE_X65Y34         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.513     4.918    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y34         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.496ns (34.566%)  route 2.831ns (65.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.831     4.327    reset_cond/AS[0]
    SLICE_X65Y34         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.513     4.918    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y34         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1613091481[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.230ns (30.937%)  route 0.513ns (69.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.513     0.743    forLoop_idx_0_1613091481[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1613091481[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    forLoop_idx_0_1613091481[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1613091481[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1613091481[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.236ns (31.011%)  route 0.525ns (68.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.525     0.761    forLoop_idx_0_1613091481[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1613091481[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    forLoop_idx_0_1613091481[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1613091481[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.263ns (18.757%)  route 1.140ns (81.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.140     1.403    reset_cond/AS[0]
    SLICE_X64Y34         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y34         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.263ns (18.757%)  route 1.140ns (81.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.140     1.403    reset_cond/AS[0]
    SLICE_X65Y34         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y34         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.263ns (18.757%)  route 1.140ns (81.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.140     1.403    reset_cond/AS[0]
    SLICE_X65Y34         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y34         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.263ns (18.757%)  route 1.140ns (81.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.140     1.403    reset_cond/AS[0]
    SLICE_X65Y34         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y34         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.263ns (18.757%)  route 1.140ns (81.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.140     1.403    reset_cond/AS[0]
    SLICE_X65Y34         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y34         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.261ns (17.989%)  route 1.190ns (82.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.451    cond_butt_next_play/sync/D[0]
    SLICE_X61Y38         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1459432754[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.268ns (16.274%)  route 1.376ns (83.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.376     1.644    forLoop_idx_0_1459432754[1].cond_butt_dirs/sync/D[0]
    SLICE_X56Y48         FDRE                                         r  forLoop_idx_0_1459432754[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.838     2.028    forLoop_idx_0_1459432754[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  forLoop_idx_0_1459432754[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1459432754[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.270ns (16.228%)  route 1.393ns (83.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.393     1.663    forLoop_idx_0_1459432754[0].cond_butt_dirs/sync/D[0]
    SLICE_X56Y48         FDRE                                         r  forLoop_idx_0_1459432754[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.838     2.028    forLoop_idx_0_1459432754[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  forLoop_idx_0_1459432754[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





