--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Feb 25 12:26:56 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     TinyFPGA_A2
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 10.000000 -name clk4 [get_nets sampled_modebutton]
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 6.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \statemachine/state_i0  (from sampled_modebutton +)
   Destination:    FD1S3AX    D              \statemachine/state_i0  (to sampled_modebutton +)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path \statemachine/state_i0 to \statemachine/state_i0 meets
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 6.364ns

 Path Details: \statemachine/state_i0 to \statemachine/state_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_i0 (from sampled_modebutton)
Route         8   e 1.598                                  SMstate[0]
LUT4        ---     0.493              A to Z              i175_1_lut
Route         1   e 0.941                                  state_1__N_244[0]
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.


Passed:  The following path meets requirements by 6.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \statemachine/state_i0  (from sampled_modebutton +)
   Destination:    FD1S3AX    D              \statemachine/state_i1  (to sampled_modebutton +)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path \statemachine/state_i0 to \statemachine/state_i1 meets
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 6.364ns

 Path Details: \statemachine/state_i0 to \statemachine/state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_i0 (from sampled_modebutton)
Route         8   e 1.598                                  SMstate[0]
LUT4        ---     0.493              A to Z              \statemachine/i208_2_lut
Route         1   e 0.941                                  \statemachine/state_1__N_244[1]
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.


Passed:  The following path meets requirements by 6.403ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \statemachine/state_i1  (from sampled_modebutton +)
   Destination:    FD1S3AX    D              \statemachine/state_i1  (to sampled_modebutton +)

   Delay:                   3.437ns  (27.3% logic, 72.7% route), 2 logic levels.

 Constraint Details:

      3.437ns data_path \statemachine/state_i1 to \statemachine/state_i1 meets
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 6.403ns

 Path Details: \statemachine/state_i1 to \statemachine/state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_i1 (from sampled_modebutton)
Route         7   e 1.559                                  SMstate[1]
LUT4        ---     0.493              B to Z              \statemachine/i208_2_lut
Route         1   e 0.941                                  \statemachine/state_1__N_244[1]
                  --------
                    3.437  (27.3% logic, 72.7% route), 2 logic levels.

Report: 3.636 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 10.000000 -name clk3 [get_nets pieovertwo_minus]
            2657 items scored, 512 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 15.316ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1D     CK             \POPtimers/piecounter/i307  (from pieovertwo_minus +)
   Destination:    FD1S3DX    CD             \POPtimers/piecounter/count_i0_i15_376_377_reset  (to pieovertwo_minus +)

   Delay:                  25.156ns  (37.2% logic, 62.8% route), 20 logic levels.

 Constraint Details:

     25.156ns data_path \POPtimers/piecounter/i307 to \POPtimers/piecounter/count_i0_i15_376_377_reset violates
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 15.316ns

 Path Details: \POPtimers/piecounter/i307 to \POPtimers/piecounter/count_i0_i15_376_377_reset

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/i307 (from pieovertwo_minus)
Route         4   e 1.398                                  \POPtimers/n1419
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/i310_3_lut
Route         5   e 1.405                                  \POPtimers/AdjustablePieOverTwo[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/count_15__I_0_122_1
Route         1   e 0.020                                  \POPtimers/piecounter/n2239
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/count_15__I_0_122_3
Route         1   e 0.020                                  \POPtimers/piecounter/n2240
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/count_15__I_0_122_5
Route         2   e 1.486                                  \POPtimers/piecounter/count_15__N_111[3]
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/i608_3_lut
Route         2   e 1.141                                  \POPtimers/piecounter/count_15__N_145
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/i423
Route         1   e 0.941                                  \POPtimers/piecounter/n1535
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/i426_3_lut
Route         8   e 1.540                                  \POPtimers/AdjustablePieOverTwo[3]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/count_15__I_0_122_5
Route         1   e 0.020                                  \POPtimers/piecounter/n2241
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/count_15__I_0_122_7
Route         2   e 1.486                                  \POPtimers/piecounter/count_15__N_111[5]
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/i607_3_lut
Route         2   e 1.141                                  \POPtimers/piecounter/count_15__N_139
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/i415
Route         1   e 0.941                                  \POPtimers/piecounter/n1527
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/i418_3_lut
Route         8   e 1.540                                  \POPtimers/AdjustablePieOverTwo[5]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/count_15__I_0_122_7
Route         1   e 0.020                                  \POPtimers/piecounter/n2242
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/count_15__I_0_122_9
Route         1   e 0.020                                  \POPtimers/piecounter/n2243
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/count_15__I_0_122_11
Route         1   e 0.020                                  \POPtimers/piecounter/n2244
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/count_15__I_0_122_13
Route         1   e 0.020                                  \POPtimers/piecounter/n2245
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/count_15__I_0_122_15
Route         1   e 0.020                                  \POPtimers/piecounter/n2246
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/count_15__I_0_122_17
Route         2   e 1.486                                  \POPtimers/piecounter/count_15__N_111[15]
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/count_15__N_109_I_0_106_2_lut_3_lut_3_lut
Route         2   e 1.141                                  \POPtimers/piecounter/count_15__N_157
                  --------
                   25.156  (37.2% logic, 62.8% route), 20 logic levels.


Error:  The following path violates requirements by 15.316ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1D     CK             \POPtimers/piecounter/i307  (from pieovertwo_minus +)
   Destination:    FD1S3BX    PD             \POPtimers/piecounter/count_i0_i15_376_377_set  (to pieovertwo_minus +)

   Delay:                  25.156ns  (37.2% logic, 62.8% route), 20 logic levels.

 Constraint Details:

     25.156ns data_path \POPtimers/piecounter/i307 to \POPtimers/piecounter/count_i0_i15_376_377_set violates
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 15.316ns

 Path Details: \POPtimers/piecounter/i307 to \POPtimers/piecounter/count_i0_i15_376_377_set

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/i307 (from pieovertwo_minus)
Route         4   e 1.398                                  \POPtimers/n1419
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/i310_3_lut
Route         5   e 1.405                                  \POPtimers/AdjustablePieOverTwo[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/count_15__I_0_122_1
Route         1   e 0.020                                  \POPtimers/piecounter/n2239
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/count_15__I_0_122_3
Route         1   e 0.020                                  \POPtimers/piecounter/n2240
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/count_15__I_0_122_5
Route         2   e 1.486                                  \POPtimers/piecounter/count_15__N_111[3]
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/i608_3_lut
Route         2   e 1.141                                  \POPtimers/piecounter/count_15__N_145
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/i423
Route         1   e 0.941                                  \POPtimers/piecounter/n1535
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/i426_3_lut
Route         8   e 1.540                                  \POPtimers/AdjustablePieOverTwo[3]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/count_15__I_0_122_5
Route         1   e 0.020                                  \POPtimers/piecounter/n2241
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/count_15__I_0_122_7
Route         2   e 1.486                                  \POPtimers/piecounter/count_15__N_111[5]
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/i607_3_lut
Route         2   e 1.141                                  \POPtimers/piecounter/count_15__N_139
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/i415
Route         1   e 0.941                                  \POPtimers/piecounter/n1527
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/i418_3_lut
Route         8   e 1.540                                  \POPtimers/AdjustablePieOverTwo[5]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/count_15__I_0_122_7
Route         1   e 0.020                                  \POPtimers/piecounter/n2242
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/count_15__I_0_122_9
Route         1   e 0.020                                  \POPtimers/piecounter/n2243
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/count_15__I_0_122_11
Route         1   e 0.020                                  \POPtimers/piecounter/n2244
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/count_15__I_0_122_13
Route         1   e 0.020                                  \POPtimers/piecounter/n2245
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/count_15__I_0_122_15
Route         1   e 0.020                                  \POPtimers/piecounter/n2246
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/count_15__I_0_122_17
Route         2   e 1.486                                  \POPtimers/piecounter/count_15__N_111[15]
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/count_15__I_0_121_2_lut_3_lut_3_lut
Route         2   e 1.141                                  \POPtimers/piecounter/count_15__N_108
                  --------
                   25.156  (37.2% logic, 62.8% route), 20 logic levels.


Error:  The following path violates requirements by 15.139ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1D     CK             \POPtimers/piecounter/i307  (from pieovertwo_minus +)
   Destination:    FD1S3DX    CD             \POPtimers/piecounter/count_i0_i13_384_385_reset  (to pieovertwo_minus +)

   Delay:                  24.979ns  (36.8% logic, 63.2% route), 19 logic levels.

 Constraint Details:

     24.979ns data_path \POPtimers/piecounter/i307 to \POPtimers/piecounter/count_i0_i13_384_385_reset violates
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 15.139ns

 Path Details: \POPtimers/piecounter/i307 to \POPtimers/piecounter/count_i0_i13_384_385_reset

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/i307 (from pieovertwo_minus)
Route         4   e 1.398                                  \POPtimers/n1419
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/i310_3_lut
Route         5   e 1.405                                  \POPtimers/AdjustablePieOverTwo[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/count_15__I_0_122_1
Route         1   e 0.020                                  \POPtimers/piecounter/n2239
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/count_15__I_0_122_3
Route         1   e 0.020                                  \POPtimers/piecounter/n2240
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/count_15__I_0_122_5
Route         2   e 1.486                                  \POPtimers/piecounter/count_15__N_111[3]
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/i608_3_lut
Route         2   e 1.141                                  \POPtimers/piecounter/count_15__N_145
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/i423
Route         1   e 0.941                                  \POPtimers/piecounter/n1535
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/i426_3_lut
Route         8   e 1.540                                  \POPtimers/AdjustablePieOverTwo[3]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/count_15__I_0_122_5
Route         1   e 0.020                                  \POPtimers/piecounter/n2241
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/count_15__I_0_122_7
Route         2   e 1.486                                  \POPtimers/piecounter/count_15__N_111[5]
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/i607_3_lut
Route         2   e 1.141                                  \POPtimers/piecounter/count_15__N_139
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/i415
Route         1   e 0.941                                  \POPtimers/piecounter/n1527
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/i418_3_lut
Route         8   e 1.540                                  \POPtimers/AdjustablePieOverTwo[5]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/count_15__I_0_122_7
Route         1   e 0.020                                  \POPtimers/piecounter/n2242
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/count_15__I_0_122_9
Route         1   e 0.020                                  \POPtimers/piecounter/n2243
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/count_15__I_0_122_11
Route         1   e 0.020                                  \POPtimers/piecounter/n2244
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/count_15__I_0_122_13
Route         1   e 0.020                                  \POPtimers/piecounter/n2245
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/count_15__I_0_122_15
Route         2   e 1.486                                  \POPtimers/piecounter/count_15__N_111[13]
LUT4        ---     0.493              C to Z              \POPtimers/piecounter/count_15__N_109_I_0_108_2_lut_3_lut_3_lut
Route         2   e 1.141                                  \POPtimers/piecounter/count_15__N_163
                  --------
                   24.979  (36.8% logic, 63.2% route), 19 logic levels.

Warning: 25.316 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 10.000000 -name clk2 [get_nets freeprecess_minus]
            1734 items scored, 240 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 15.411ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1D     CK             \POPtimers/freepcounter/i363  (from freeprecess_minus +)
   Destination:    FD1S3DX    CD             \POPtimers/freepcounter/count_i15_316_317_reset  (to freeprecess_minus +)

   Delay:                  25.251ns  (35.8% logic, 64.2% route), 18 logic levels.

 Constraint Details:

     25.251ns data_path \POPtimers/freepcounter/i363 to \POPtimers/freepcounter/count_i15_316_317_reset violates
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 15.411ns

 Path Details: \POPtimers/freepcounter/i363 to \POPtimers/freepcounter/count_i15_316_317_reset

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/i363 (from freeprecess_minus)
Route         4   e 1.398                                  \POPtimers/n1475
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/i366_3_lut
Route         4   e 1.340                                  \POPtimers/AdjustableFreePrecession[3]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_140_1
Route         1   e 0.020                                  \POPtimers/freepcounter/n2303
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_140_3
Route         2   e 1.486                                  \POPtimers/freepcounter/count_15__N_111[5]
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/count_15__N_109_I_0_100_2_lut_3_lut_3_lut
Route         2   e 1.141                                  \POPtimers/freepcounter/count_15__N_139
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/i355
Route         4   e 1.398                                  \POPtimers/n1467
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/i358_3_lut
Route         4   e 1.340                                  \POPtimers/AdjustableFreePrecession[5]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_140_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n2304
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_140_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n2305
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_140_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n2306
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_140_9
Route         2   e 1.486                                  \POPtimers/freepcounter/count_15__N_111[11]
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/i610_3_lut
Route         2   e 1.141                                  \POPtimers/freepcounter/count_15__N_121
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/i331
Route         4   e 1.398                                  \POPtimers/n1443
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/i334_3_lut
Route         4   e 1.340                                  \POPtimers/AdjustableFreePrecession[11]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_140_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n2307
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_140_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n2308
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_140_13
Route         2   e 1.486                                  \POPtimers/freepcounter/count_15__N_111[15]
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/count_15__N_109_I_0_106_2_lut_3_lut_3_lut
Route         2   e 1.141                                  \POPtimers/freepcounter/count_15__N_157
                  --------
                   25.251  (35.8% logic, 64.2% route), 18 logic levels.


Error:  The following path violates requirements by 15.411ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1D     CK             \POPtimers/freepcounter/i363  (from freeprecess_minus +)
   Destination:    FD1S3BX    PD             \POPtimers/freepcounter/count_i14_320_321_set  (to freeprecess_minus +)

   Delay:                  25.251ns  (35.8% logic, 64.2% route), 18 logic levels.

 Constraint Details:

     25.251ns data_path \POPtimers/freepcounter/i363 to \POPtimers/freepcounter/count_i14_320_321_set violates
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 15.411ns

 Path Details: \POPtimers/freepcounter/i363 to \POPtimers/freepcounter/count_i14_320_321_set

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/i363 (from freeprecess_minus)
Route         4   e 1.398                                  \POPtimers/n1475
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/i366_3_lut
Route         4   e 1.340                                  \POPtimers/AdjustableFreePrecession[3]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_140_1
Route         1   e 0.020                                  \POPtimers/freepcounter/n2303
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_140_3
Route         2   e 1.486                                  \POPtimers/freepcounter/count_15__N_111[5]
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/count_15__N_109_I_0_100_2_lut_3_lut_3_lut
Route         2   e 1.141                                  \POPtimers/freepcounter/count_15__N_139
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/i355
Route         4   e 1.398                                  \POPtimers/n1467
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/i358_3_lut
Route         4   e 1.340                                  \POPtimers/AdjustableFreePrecession[5]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_140_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n2304
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_140_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n2305
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_140_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n2306
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_140_9
Route         2   e 1.486                                  \POPtimers/freepcounter/count_15__N_111[11]
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/i610_3_lut
Route         2   e 1.141                                  \POPtimers/freepcounter/count_15__N_121
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/i331
Route         4   e 1.398                                  \POPtimers/n1443
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/i334_3_lut
Route         4   e 1.340                                  \POPtimers/AdjustableFreePrecession[11]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_140_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n2307
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_140_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n2308
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_140_13
Route         2   e 1.486                                  \POPtimers/freepcounter/count_15__N_111[14]
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/count_15__N_109_I_0_91_2_lut_3_lut_3_lut
Route         2   e 1.141                                  \POPtimers/freepcounter/count_15__N_112
                  --------
                   25.251  (35.8% logic, 64.2% route), 18 logic levels.


Error:  The following path violates requirements by 15.411ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1D     CK             \POPtimers/freepcounter/i363  (from freeprecess_minus +)
   Destination:    FD1S3BX    PD             \POPtimers/freepcounter/count_i15_316_317_set  (to freeprecess_minus +)

   Delay:                  25.251ns  (35.8% logic, 64.2% route), 18 logic levels.

 Constraint Details:

     25.251ns data_path \POPtimers/freepcounter/i363 to \POPtimers/freepcounter/count_i15_316_317_set violates
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 15.411ns

 Path Details: \POPtimers/freepcounter/i363 to \POPtimers/freepcounter/count_i15_316_317_set

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/i363 (from freeprecess_minus)
Route         4   e 1.398                                  \POPtimers/n1475
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/i366_3_lut
Route         4   e 1.340                                  \POPtimers/AdjustableFreePrecession[3]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_140_1
Route         1   e 0.020                                  \POPtimers/freepcounter/n2303
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_140_3
Route         2   e 1.486                                  \POPtimers/freepcounter/count_15__N_111[5]
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/count_15__N_109_I_0_100_2_lut_3_lut_3_lut
Route         2   e 1.141                                  \POPtimers/freepcounter/count_15__N_139
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/i355
Route         4   e 1.398                                  \POPtimers/n1467
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/i358_3_lut
Route         4   e 1.340                                  \POPtimers/AdjustableFreePrecession[5]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_140_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n2304
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_140_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n2305
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_140_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n2306
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_140_9
Route         2   e 1.486                                  \POPtimers/freepcounter/count_15__N_111[11]
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/i610_3_lut
Route         2   e 1.141                                  \POPtimers/freepcounter/count_15__N_121
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/i331
Route         4   e 1.398                                  \POPtimers/n1443
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/i334_3_lut
Route         4   e 1.340                                  \POPtimers/AdjustableFreePrecession[11]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_140_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n2307
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_140_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n2308
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_140_13
Route         2   e 1.486                                  \POPtimers/freepcounter/count_15__N_111[15]
LUT4        ---     0.493              C to Z              \POPtimers/freepcounter/count_15__I_0_121_2_lut_3_lut_3_lut
Route         2   e 1.141                                  \POPtimers/freepcounter/count_15__N_108
                  --------
                   25.251  (35.8% logic, 64.2% route), 18 logic levels.

Warning: 25.411 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 10.000000 -name clk1 [get_nets clk_2M5]
            845 items scored, 397 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.695ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3IX    D              MW_output_58  (to clk_2M5 +)

   Delay:                   8.535ns  (46.3% logic, 53.7% route), 12 logic levels.

 Constraint Details:

      8.535ns data_path \POPtimers/gatedcount_i0 to MW_output_58 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.695ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_58

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW4/sub_107_add_2_1
Route         1   e 0.020                                  \POPtimers/MW4/n2287
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_107_add_2_3
Route         1   e 0.020                                  \POPtimers/MW4/n2288
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_107_add_2_5
Route         1   e 0.020                                  \POPtimers/MW4/n2289
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_107_add_2_7
Route         1   e 0.020                                  \POPtimers/MW4/n2290
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_107_add_2_9
Route         1   e 0.020                                  \POPtimers/MW4/n2291
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_107_add_2_11
Route         1   e 0.020                                  \POPtimers/MW4/n2292
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_107_add_2_13
Route         1   e 0.020                                  \POPtimers/MW4/n2293
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_107_add_2_15
Route         1   e 0.020                                  \POPtimers/MW4/n2294
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW4/sub_107_add_2_17
Route         1   e 0.941                                  \POPtimers/n235
LUT4        ---     0.493              B to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_38
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         1   e 0.941                                  MW
                  --------
                    8.535  (46.3% logic, 53.7% route), 12 logic levels.


Error:  The following path violates requirements by 3.695ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3IX    D              MW_output_58  (to clk_2M5 +)

   Delay:                   8.535ns  (46.3% logic, 53.7% route), 12 logic levels.

 Constraint Details:

      8.535ns data_path \POPtimers/gatedcount_i0 to MW_output_58 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.695ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_58

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW3/sub_105_add_2_1
Route         1   e 0.020                                  \POPtimers/MW3/n2310
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_105_add_2_3
Route         1   e 0.020                                  \POPtimers/MW3/n2311
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_105_add_2_5
Route         1   e 0.020                                  \POPtimers/MW3/n2312
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_105_add_2_7
Route         1   e 0.020                                  \POPtimers/MW3/n2313
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_105_add_2_9
Route         1   e 0.020                                  \POPtimers/MW3/n2314
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_105_add_2_11
Route         1   e 0.020                                  \POPtimers/MW3/n2315
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_105_add_2_13
Route         1   e 0.020                                  \POPtimers/MW3/n2316
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_105_add_2_15
Route         1   e 0.020                                  \POPtimers/MW3/n2317
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW3/sub_105_add_2_17
Route         1   e 0.941                                  \POPtimers/pi2started
LUT4        ---     0.493              A to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_38
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         1   e 0.941                                  MW
                  --------
                    8.535  (46.3% logic, 53.7% route), 12 logic levels.


Error:  The following path violates requirements by 3.518ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i2  (from clk_2M5 +)
   Destination:    FD1S3IX    D              MW_output_58  (to clk_2M5 +)

   Delay:                   8.358ns  (45.4% logic, 54.6% route), 11 logic levels.

 Constraint Details:

      8.358ns data_path \POPtimers/gatedcount_i2 to MW_output_58 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.518ns

 Path Details: \POPtimers/gatedcount_i2 to MW_output_58

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i2 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW3/sub_105_add_2_3
Route         1   e 0.020                                  \POPtimers/MW3/n2311
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_105_add_2_5
Route         1   e 0.020                                  \POPtimers/MW3/n2312
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_105_add_2_7
Route         1   e 0.020                                  \POPtimers/MW3/n2313
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_105_add_2_9
Route         1   e 0.020                                  \POPtimers/MW3/n2314
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_105_add_2_11
Route         1   e 0.020                                  \POPtimers/MW3/n2315
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_105_add_2_13
Route         1   e 0.020                                  \POPtimers/MW3/n2316
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_105_add_2_15
Route         1   e 0.020                                  \POPtimers/MW3/n2317
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW3/sub_105_add_2_17
Route         1   e 0.941                                  \POPtimers/pi2started
LUT4        ---     0.493              A to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_38
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         1   e 0.941                                  MW
                  --------
                    8.358  (45.4% logic, 54.6% route), 11 logic levels.

Warning: 8.695 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 10.000000 -name clk0 [get_nets debounce_pulse]
            64 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 5.436ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             load_defaults_50  (from debounce_pulse +)
   Destination:    FD1S1D     CD             \POPtimers/freepcounter/i311  (to debounce_pulse +)

   Delay:                   4.404ns  (21.3% logic, 78.7% route), 2 logic levels.

 Constraint Details:

      4.404ns data_path load_defaults_50 to \POPtimers/freepcounter/i311 meets
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 5.436ns

 Path Details: load_defaults_50 to \POPtimers/freepcounter/i311

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              load_defaults_50 (from debounce_pulse)
Route        65   e 2.326                                  load_defaults
LUT4        ---     0.493              B to Z              \POPtimers/freepcounter/count_15__N_109_I_0_2_lut_3_lut_3_lut
Route         2   e 1.141                                  \POPtimers/freepcounter/count_15__N_202
                  --------
                    4.404  (21.3% logic, 78.7% route), 2 logic levels.


Passed:  The following path meets requirements by 5.436ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             load_defaults_50  (from debounce_pulse +)
   Destination:    FD1S1D     CD             \POPtimers/freepcounter/i315  (to debounce_pulse +)

   Delay:                   4.404ns  (21.3% logic, 78.7% route), 2 logic levels.

 Constraint Details:

      4.404ns data_path load_defaults_50 to \POPtimers/freepcounter/i315 meets
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 5.436ns

 Path Details: load_defaults_50 to \POPtimers/freepcounter/i315

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              load_defaults_50 (from debounce_pulse)
Route        65   e 2.326                                  load_defaults
LUT4        ---     0.493              B to Z              \POPtimers/freepcounter/count_15__N_109_I_0_106_2_lut_3_lut_3_lut
Route         2   e 1.141                                  \POPtimers/freepcounter/count_15__N_157
                  --------
                    4.404  (21.3% logic, 78.7% route), 2 logic levels.


Passed:  The following path meets requirements by 5.436ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             load_defaults_50  (from debounce_pulse +)
   Destination:    FD1S1D     CD             \POPtimers/piecounter/i375  (to debounce_pulse +)

   Delay:                   4.404ns  (21.3% logic, 78.7% route), 2 logic levels.

 Constraint Details:

      4.404ns data_path load_defaults_50 to \POPtimers/piecounter/i375 meets
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 5.436ns

 Path Details: load_defaults_50 to \POPtimers/piecounter/i375

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              load_defaults_50 (from debounce_pulse)
Route        65   e 2.326                                  load_defaults
LUT4        ---     0.493              B to Z              \POPtimers/piecounter/count_15__N_109_I_0_106_2_lut_3_lut_3_lut
Route         2   e 1.141                                  \POPtimers/piecounter/count_15__N_157
                  --------
                    4.404  (21.3% logic, 78.7% route), 2 logic levels.

Report: 4.564 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk4 [get_nets sampled_modebutton]      |    10.000 ns|     3.636 ns|     2  
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk3 [get_nets pieovertwo_minus]        |    10.000 ns|    25.316 ns|    20 *
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk2 [get_nets freeprecess_minus]       |    10.000 ns|    25.411 ns|    18 *
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk1 [get_nets clk_2M5]                 |    10.000 ns|    17.390 ns|    12 *
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk0 [get_nets debounce_pulse]          |    10.000 ns|     4.564 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\POPtimers/piecounter/n2241             |       1|     386|     33.59%
                                        |        |        |
\POPtimers/piecounter/n2240             |       1|     384|     33.42%
                                        |        |        |
\POPtimers/piecounter/count_15__N_111[5]|       2|     348|     30.29%
                                        |        |        |
\POPtimers/piecounter/count_15__N_139   |       2|     345|     30.03%
                                        |        |        |
\POPtimers/AdjustablePieOverTwo[5]      |       8|     342|     29.77%
                                        |        |        |
\POPtimers/piecounter/n1527             |       1|     342|     29.77%
                                        |        |        |
\POPtimers/AdjustablePieOverTwo[3]      |       8|     330|     28.72%
                                        |        |        |
\POPtimers/piecounter/n1535             |       1|     330|     28.72%
                                        |        |        |
\POPtimers/piecounter/count_15__N_111[3]|       2|     290|     25.24%
                                        |        |        |
\POPtimers/piecounter/count_15__N_145   |       2|     290|     25.24%
                                        |        |        |
\POPtimers/counterreset                 |      16|     256|     22.28%
                                        |        |        |
\POPtimers/loop                         |       1|     256|     22.28%
                                        |        |        |
\POPtimers/loopcounter/n2270            |       1|     240|     20.89%
                                        |        |        |
\POPtimers/piecounter/n2336             |       1|     234|     20.37%
                                        |        |        |
\POPtimers/loopcounter/n2269            |       1|     208|     18.10%
                                        |        |        |
\POPtimers/piecounter/n2242             |       1|     198|     17.23%
                                        |        |        |
\POPtimers/piecounter/n2337             |       1|     182|     15.84%
                                        |        |        |
\POPtimers/loopcounter/n2268            |       1|     176|     15.32%
                                        |        |        |
\POPtimers/freepcounter/count_15__N_111[|        |        |
11]                                     |       2|     174|     15.14%
                                        |        |        |
\POPtimers/freepcounter/count_15__N_121 |       2|     173|     15.06%
                                        |        |        |
\POPtimers/freepcounter/n2306           |       1|     172|     14.97%
                                        |        |        |
\POPtimers/n1443                        |       4|     172|     14.97%
                                        |        |        |
\POPtimers/piecounter/n2243             |       1|     154|     13.40%
                                        |        |        |
\POPtimers/loopcounter/n2267            |       1|     144|     12.53%
                                        |        |        |
\POPtimers/freepcounter/n2305           |       1|     136|     11.84%
                                        |        |        |
\POPtimers/piecounter/n2338             |       1|     130|     11.31%
                                        |        |        |
\POPtimers/AdjustablePieOverTwo[0]      |       5|     128|     11.14%
                                        |        |        |
\POPtimers/AdjustablePieOverTwo[1]      |       8|     128|     11.14%
                                        |        |        |
\POPtimers/AdjustablePieOverTwo[2]      |       8|     128|     11.14%
                                        |        |        |
\POPtimers/n1419                        |       4|     128|     11.14%
                                        |        |        |
\POPtimers/piecounter/n1539             |       1|     128|     11.14%
                                        |        |        |
\POPtimers/piecounter/n1543             |       1|     128|     11.14%
                                        |        |        |
\POPtimers/piecounter/n2239             |       1|     128|     11.14%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1149  Score: 6760116

Constraints cover  5120 paths, 485 nets, and 980 connections (55.1% coverage)


Peak memory: 64073728 bytes, TRCE: 7049216 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
