Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: banc_registres.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "banc_registres.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "banc_registres"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : banc_registres
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/yann/Documents/INSA/TP/repos/sysinfo/VHDL/sysinfo/banc_registres.vhd" into library work
Parsing entity <banc_registres>.
Parsing architecture <Behavioral> of entity <banc_registres>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <banc_registres> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <banc_registres>.
    Related source file is "/home/yann/Documents/INSA/TP/repos/sysinfo/VHDL/sysinfo/banc_registres.vhd".
    Found 8-bit register for signal <banc<14>>.
    Found 8-bit register for signal <banc<13>>.
    Found 8-bit register for signal <banc<12>>.
    Found 8-bit register for signal <banc<11>>.
    Found 8-bit register for signal <banc<10>>.
    Found 8-bit register for signal <banc<9>>.
    Found 8-bit register for signal <banc<8>>.
    Found 8-bit register for signal <banc<7>>.
    Found 8-bit register for signal <banc<6>>.
    Found 8-bit register for signal <banc<5>>.
    Found 8-bit register for signal <banc<4>>.
    Found 8-bit register for signal <banc<3>>.
    Found 8-bit register for signal <banc<2>>.
    Found 8-bit register for signal <banc<1>>.
    Found 8-bit register for signal <banc<0>>.
    Found 8-bit register for signal <banc<15>>.
    Found 8-bit 16-to-1 multiplexer for signal <AA[3]_banc[15][7]_wide_mux_1_OUT> created at line 54.
    Found 8-bit 16-to-1 multiplexer for signal <AB[3]_banc[15][7]_wide_mux_4_OUT> created at line 55.
    Found 4-bit comparator equal for signal <AW[3]_AA[3]_equal_1_o> created at line 54
    Found 4-bit comparator equal for signal <AW[3]_AB[3]_equal_4_o> created at line 55
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <banc_registres> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 16
 8-bit register                                        : 16
# Comparators                                          : 2
 4-bit comparator equal                                : 2
# Multiplexers                                         : 4
 8-bit 16-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128
# Comparators                                          : 2
 4-bit comparator equal                                : 2
# Multiplexers                                         : 18
 1-bit 16-to-1 multiplexer                             : 16
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <banc_registres> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block banc_registres, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : banc_registres.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 149
#      INV                         : 1
#      LUT3                        : 16
#      LUT5                        : 18
#      LUT6                        : 66
#      MUXF7                       : 32
#      MUXF8                       : 16
# FlipFlops/Latches                : 128
#      FDRE                        : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 38
#      IBUF                        : 22
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             128  out of  18224     0%  
 Number of Slice LUTs:                  101  out of   9112     1%  
    Number used as Logic:               101  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    147
   Number with an unused Flip Flop:      19  out of    147    12%  
   Number with an unused LUT:            46  out of    147    31%  
   Number of fully used LUT-FF pairs:    82  out of    147    55%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of    232    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CK                                 | BUFGP                  | 128   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 4.458ns
   Maximum output required time after clock: 5.843ns
   Maximum combinational path delay: 8.494ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CK'
  Total number of paths / destination ports: 896 / 384
-------------------------------------------------------------------------
Offset:              4.458ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       banc_14_0 (FF)
  Destination Clock: CK rising

  Data Path: RST to banc_14_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  RST_IBUF (RST_IBUF)
     INV:I->O            128   0.206   1.950  RST_inv1_INV_0 (RST_inv)
     FDRE:R                    0.430          banc_14_0
    ----------------------------------------
    Total                      4.458ns (1.858ns logic, 2.600ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CK'
  Total number of paths / destination ports: 256 / 16
-------------------------------------------------------------------------
Offset:              5.843ns (Levels of Logic = 5)
  Source:            banc_14_7 (FF)
  Destination:       QA<7> (PAD)
  Source Clock:      CK rising

  Data Path: banc_14_7 to QA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.864  banc_14_7 (banc_14_7)
     LUT6:I2->O            1   0.203   0.000  mux7_4 (mux7_4)
     MUXF7:I1->O           1   0.140   0.000  mux7_3_f7 (mux7_3_f7)
     MUXF8:I1->O           1   0.152   0.684  mux7_2_f8 (AA[3]_banc[15][7]_wide_mux_1_OUT<7>)
     LUT3:I1->O            1   0.203   0.579  Mmux_QA81 (QA_7_OBUF)
     OBUF:I->O                 2.571          QA_7_OBUF (QA<7>)
    ----------------------------------------
    Total                      5.843ns (3.716ns logic, 2.127ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 352 / 16
-------------------------------------------------------------------------
Delay:               8.494ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       QA<7> (PAD)

  Data Path: AA<0> to QA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.670  AA_0_IBUF (AA_0_IBUF)
     LUT6:I0->O            1   0.203   0.808  W_RST_AND_2_o_SW0 (N2)
     LUT5:I2->O            8   0.205   1.031  W_RST_AND_2_o (W_RST_AND_2_o)
     LUT3:I0->O            1   0.205   0.579  Mmux_QA81 (QA_7_OBUF)
     OBUF:I->O                 2.571          QA_7_OBUF (QA<7>)
    ----------------------------------------
    Total                      8.494ns (4.406ns logic, 4.088ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.11 secs
 
--> 


Total memory usage is 392208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

