A system verilog project that simulates pipelined mips microprocessor
