.TH "AIPS_Register_Masks" 3 "Mon Sep 13 2021" "TP2_G1" \" -*- nroff -*-
.ad l
.nh
.SH NAME
AIPS_Register_Masks
.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBAIPS0_BASE\fP   (0x40000000u)"
.br
.ti -1c
.RI "#define \fBAIPS0\fP   ((\fBAIPS_Type\fP *)\fBAIPS0_BASE\fP)"
.br
.ti -1c
.RI "#define \fBAIPS1_BASE\fP   (0x40080000u)"
.br
.ti -1c
.RI "#define \fBAIPS1\fP   ((\fBAIPS_Type\fP *)\fBAIPS1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_BASE_ADDRS\fP   { \fBAIPS0_BASE\fP, \fBAIPS1_BASE\fP }"
.br
.ti -1c
.RI "#define \fBAIPS_BASE_PTRS\fP   { \fBAIPS0\fP, \fBAIPS1\fP }"
.br
.in -1c
.SS "MPRA - Master Privilege Register A"

.in +1c
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MPL5_SHIFT\fP)) & \fBAIPS_MPRA_MPL5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTW5_SHIFT\fP)) & \fBAIPS_MPRA_MTW5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTR5_SHIFT\fP)) & \fBAIPS_MPRA_MTR5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MPL4_SHIFT\fP)) & \fBAIPS_MPRA_MPL4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTW4_SHIFT\fP)) & \fBAIPS_MPRA_MTW4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTR4_SHIFT\fP)) & \fBAIPS_MPRA_MTR4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MPL3_SHIFT\fP)) & \fBAIPS_MPRA_MPL3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTW3_SHIFT\fP)) & \fBAIPS_MPRA_MTW3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTR3_SHIFT\fP)) & \fBAIPS_MPRA_MTR3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MPL2_SHIFT\fP)) & \fBAIPS_MPRA_MPL2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTW2_SHIFT\fP)) & \fBAIPS_MPRA_MTW2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTR2_SHIFT\fP)) & \fBAIPS_MPRA_MTR2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MPL1_SHIFT\fP)) & \fBAIPS_MPRA_MPL1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTW1_SHIFT\fP)) & \fBAIPS_MPRA_MTW1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTR1_SHIFT\fP)) & \fBAIPS_MPRA_MTR1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MPL0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MPL0_SHIFT\fP)) & \fBAIPS_MPRA_MPL0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTW0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTW0_SHIFT\fP)) & \fBAIPS_MPRA_MTW0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_MPRA_MTR0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTR0_SHIFT\fP)) & \fBAIPS_MPRA_MTR0_MASK\fP)"
.br
.in -1c
.SS "PACRA - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRA_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP7_SHIFT\fP)) & \fBAIPS_PACRA_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP7_SHIFT\fP)) & \fBAIPS_PACRA_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP7_SHIFT\fP)) & \fBAIPS_PACRA_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP6_SHIFT\fP)) & \fBAIPS_PACRA_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP6_SHIFT\fP)) & \fBAIPS_PACRA_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP6_SHIFT\fP)) & \fBAIPS_PACRA_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP5_SHIFT\fP)) & \fBAIPS_PACRA_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP5_SHIFT\fP)) & \fBAIPS_PACRA_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP5_SHIFT\fP)) & \fBAIPS_PACRA_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP4_SHIFT\fP)) & \fBAIPS_PACRA_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP4_SHIFT\fP)) & \fBAIPS_PACRA_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP4_SHIFT\fP)) & \fBAIPS_PACRA_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP3_SHIFT\fP)) & \fBAIPS_PACRA_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP3_SHIFT\fP)) & \fBAIPS_PACRA_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP3_SHIFT\fP)) & \fBAIPS_PACRA_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP2_SHIFT\fP)) & \fBAIPS_PACRA_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP2_SHIFT\fP)) & \fBAIPS_PACRA_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP2_SHIFT\fP)) & \fBAIPS_PACRA_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP1_SHIFT\fP)) & \fBAIPS_PACRA_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP1_SHIFT\fP)) & \fBAIPS_PACRA_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP1_SHIFT\fP)) & \fBAIPS_PACRA_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP0_SHIFT\fP)) & \fBAIPS_PACRA_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP0_SHIFT\fP)) & \fBAIPS_PACRA_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRA_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP0_SHIFT\fP)) & \fBAIPS_PACRA_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRB - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRB_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP7_SHIFT\fP)) & \fBAIPS_PACRB_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP7_SHIFT\fP)) & \fBAIPS_PACRB_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP7_SHIFT\fP)) & \fBAIPS_PACRB_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP6_SHIFT\fP)) & \fBAIPS_PACRB_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP6_SHIFT\fP)) & \fBAIPS_PACRB_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP6_SHIFT\fP)) & \fBAIPS_PACRB_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP5_SHIFT\fP)) & \fBAIPS_PACRB_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP5_SHIFT\fP)) & \fBAIPS_PACRB_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP5_SHIFT\fP)) & \fBAIPS_PACRB_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP4_SHIFT\fP)) & \fBAIPS_PACRB_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP4_SHIFT\fP)) & \fBAIPS_PACRB_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP4_SHIFT\fP)) & \fBAIPS_PACRB_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP3_SHIFT\fP)) & \fBAIPS_PACRB_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP3_SHIFT\fP)) & \fBAIPS_PACRB_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP3_SHIFT\fP)) & \fBAIPS_PACRB_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP2_SHIFT\fP)) & \fBAIPS_PACRB_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP2_SHIFT\fP)) & \fBAIPS_PACRB_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP2_SHIFT\fP)) & \fBAIPS_PACRB_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP1_SHIFT\fP)) & \fBAIPS_PACRB_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP1_SHIFT\fP)) & \fBAIPS_PACRB_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP1_SHIFT\fP)) & \fBAIPS_PACRB_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP0_SHIFT\fP)) & \fBAIPS_PACRB_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP0_SHIFT\fP)) & \fBAIPS_PACRB_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRB_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP0_SHIFT\fP)) & \fBAIPS_PACRB_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRC - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRC_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP7_SHIFT\fP)) & \fBAIPS_PACRC_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP7_SHIFT\fP)) & \fBAIPS_PACRC_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP7_SHIFT\fP)) & \fBAIPS_PACRC_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP6_SHIFT\fP)) & \fBAIPS_PACRC_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP6_SHIFT\fP)) & \fBAIPS_PACRC_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP6_SHIFT\fP)) & \fBAIPS_PACRC_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP5_SHIFT\fP)) & \fBAIPS_PACRC_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP5_SHIFT\fP)) & \fBAIPS_PACRC_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP5_SHIFT\fP)) & \fBAIPS_PACRC_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP4_SHIFT\fP)) & \fBAIPS_PACRC_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP4_SHIFT\fP)) & \fBAIPS_PACRC_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP4_SHIFT\fP)) & \fBAIPS_PACRC_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP3_SHIFT\fP)) & \fBAIPS_PACRC_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP3_SHIFT\fP)) & \fBAIPS_PACRC_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP3_SHIFT\fP)) & \fBAIPS_PACRC_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP2_SHIFT\fP)) & \fBAIPS_PACRC_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP2_SHIFT\fP)) & \fBAIPS_PACRC_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP2_SHIFT\fP)) & \fBAIPS_PACRC_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP1_SHIFT\fP)) & \fBAIPS_PACRC_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP1_SHIFT\fP)) & \fBAIPS_PACRC_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP1_SHIFT\fP)) & \fBAIPS_PACRC_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP0_SHIFT\fP)) & \fBAIPS_PACRC_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP0_SHIFT\fP)) & \fBAIPS_PACRC_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRC_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP0_SHIFT\fP)) & \fBAIPS_PACRC_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRD - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRD_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP7_SHIFT\fP)) & \fBAIPS_PACRD_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP7_SHIFT\fP)) & \fBAIPS_PACRD_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP7_SHIFT\fP)) & \fBAIPS_PACRD_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP6_SHIFT\fP)) & \fBAIPS_PACRD_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP6_SHIFT\fP)) & \fBAIPS_PACRD_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP6_SHIFT\fP)) & \fBAIPS_PACRD_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP5_SHIFT\fP)) & \fBAIPS_PACRD_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP5_SHIFT\fP)) & \fBAIPS_PACRD_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP5_SHIFT\fP)) & \fBAIPS_PACRD_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP4_SHIFT\fP)) & \fBAIPS_PACRD_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP4_SHIFT\fP)) & \fBAIPS_PACRD_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP4_SHIFT\fP)) & \fBAIPS_PACRD_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP3_SHIFT\fP)) & \fBAIPS_PACRD_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP3_SHIFT\fP)) & \fBAIPS_PACRD_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP3_SHIFT\fP)) & \fBAIPS_PACRD_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP2_SHIFT\fP)) & \fBAIPS_PACRD_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP2_SHIFT\fP)) & \fBAIPS_PACRD_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP2_SHIFT\fP)) & \fBAIPS_PACRD_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP1_SHIFT\fP)) & \fBAIPS_PACRD_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP1_SHIFT\fP)) & \fBAIPS_PACRD_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP1_SHIFT\fP)) & \fBAIPS_PACRD_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP0_SHIFT\fP)) & \fBAIPS_PACRD_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP0_SHIFT\fP)) & \fBAIPS_PACRD_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRD_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP0_SHIFT\fP)) & \fBAIPS_PACRD_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRE - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRE_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP7_SHIFT\fP)) & \fBAIPS_PACRE_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP7_SHIFT\fP)) & \fBAIPS_PACRE_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP7_SHIFT\fP)) & \fBAIPS_PACRE_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP6_SHIFT\fP)) & \fBAIPS_PACRE_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP6_SHIFT\fP)) & \fBAIPS_PACRE_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP6_SHIFT\fP)) & \fBAIPS_PACRE_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP5_SHIFT\fP)) & \fBAIPS_PACRE_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP5_SHIFT\fP)) & \fBAIPS_PACRE_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP5_SHIFT\fP)) & \fBAIPS_PACRE_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP4_SHIFT\fP)) & \fBAIPS_PACRE_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP4_SHIFT\fP)) & \fBAIPS_PACRE_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP4_SHIFT\fP)) & \fBAIPS_PACRE_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP3_SHIFT\fP)) & \fBAIPS_PACRE_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP3_SHIFT\fP)) & \fBAIPS_PACRE_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP3_SHIFT\fP)) & \fBAIPS_PACRE_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP2_SHIFT\fP)) & \fBAIPS_PACRE_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP2_SHIFT\fP)) & \fBAIPS_PACRE_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP2_SHIFT\fP)) & \fBAIPS_PACRE_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP1_SHIFT\fP)) & \fBAIPS_PACRE_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP1_SHIFT\fP)) & \fBAIPS_PACRE_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP1_SHIFT\fP)) & \fBAIPS_PACRE_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP0_SHIFT\fP)) & \fBAIPS_PACRE_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP0_SHIFT\fP)) & \fBAIPS_PACRE_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRE_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP0_SHIFT\fP)) & \fBAIPS_PACRE_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRF - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRF_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP7_SHIFT\fP)) & \fBAIPS_PACRF_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP7_SHIFT\fP)) & \fBAIPS_PACRF_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP7_SHIFT\fP)) & \fBAIPS_PACRF_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP6_SHIFT\fP)) & \fBAIPS_PACRF_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP6_SHIFT\fP)) & \fBAIPS_PACRF_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP6_SHIFT\fP)) & \fBAIPS_PACRF_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP5_SHIFT\fP)) & \fBAIPS_PACRF_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP5_SHIFT\fP)) & \fBAIPS_PACRF_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP5_SHIFT\fP)) & \fBAIPS_PACRF_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP4_SHIFT\fP)) & \fBAIPS_PACRF_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP4_SHIFT\fP)) & \fBAIPS_PACRF_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP4_SHIFT\fP)) & \fBAIPS_PACRF_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP3_SHIFT\fP)) & \fBAIPS_PACRF_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP3_SHIFT\fP)) & \fBAIPS_PACRF_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP3_SHIFT\fP)) & \fBAIPS_PACRF_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP2_SHIFT\fP)) & \fBAIPS_PACRF_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP2_SHIFT\fP)) & \fBAIPS_PACRF_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP2_SHIFT\fP)) & \fBAIPS_PACRF_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP1_SHIFT\fP)) & \fBAIPS_PACRF_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP1_SHIFT\fP)) & \fBAIPS_PACRF_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP1_SHIFT\fP)) & \fBAIPS_PACRF_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP0_SHIFT\fP)) & \fBAIPS_PACRF_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP0_SHIFT\fP)) & \fBAIPS_PACRF_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRF_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP0_SHIFT\fP)) & \fBAIPS_PACRF_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRG - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRG_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP7_SHIFT\fP)) & \fBAIPS_PACRG_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP7_SHIFT\fP)) & \fBAIPS_PACRG_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP7_SHIFT\fP)) & \fBAIPS_PACRG_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP6_SHIFT\fP)) & \fBAIPS_PACRG_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP6_SHIFT\fP)) & \fBAIPS_PACRG_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP6_SHIFT\fP)) & \fBAIPS_PACRG_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP5_SHIFT\fP)) & \fBAIPS_PACRG_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP5_SHIFT\fP)) & \fBAIPS_PACRG_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP5_SHIFT\fP)) & \fBAIPS_PACRG_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP4_SHIFT\fP)) & \fBAIPS_PACRG_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP4_SHIFT\fP)) & \fBAIPS_PACRG_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP4_SHIFT\fP)) & \fBAIPS_PACRG_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP3_SHIFT\fP)) & \fBAIPS_PACRG_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP3_SHIFT\fP)) & \fBAIPS_PACRG_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP3_SHIFT\fP)) & \fBAIPS_PACRG_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP2_SHIFT\fP)) & \fBAIPS_PACRG_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP2_SHIFT\fP)) & \fBAIPS_PACRG_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP2_SHIFT\fP)) & \fBAIPS_PACRG_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP1_SHIFT\fP)) & \fBAIPS_PACRG_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP1_SHIFT\fP)) & \fBAIPS_PACRG_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP1_SHIFT\fP)) & \fBAIPS_PACRG_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP0_SHIFT\fP)) & \fBAIPS_PACRG_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP0_SHIFT\fP)) & \fBAIPS_PACRG_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRG_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP0_SHIFT\fP)) & \fBAIPS_PACRG_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRH - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRH_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP7_SHIFT\fP)) & \fBAIPS_PACRH_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP7_SHIFT\fP)) & \fBAIPS_PACRH_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP7_SHIFT\fP)) & \fBAIPS_PACRH_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP6_SHIFT\fP)) & \fBAIPS_PACRH_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP6_SHIFT\fP)) & \fBAIPS_PACRH_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP6_SHIFT\fP)) & \fBAIPS_PACRH_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP5_SHIFT\fP)) & \fBAIPS_PACRH_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP5_SHIFT\fP)) & \fBAIPS_PACRH_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP5_SHIFT\fP)) & \fBAIPS_PACRH_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP4_SHIFT\fP)) & \fBAIPS_PACRH_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP4_SHIFT\fP)) & \fBAIPS_PACRH_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP4_SHIFT\fP)) & \fBAIPS_PACRH_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP3_SHIFT\fP)) & \fBAIPS_PACRH_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP3_SHIFT\fP)) & \fBAIPS_PACRH_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP3_SHIFT\fP)) & \fBAIPS_PACRH_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP2_SHIFT\fP)) & \fBAIPS_PACRH_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP2_SHIFT\fP)) & \fBAIPS_PACRH_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP2_SHIFT\fP)) & \fBAIPS_PACRH_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP1_SHIFT\fP)) & \fBAIPS_PACRH_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP1_SHIFT\fP)) & \fBAIPS_PACRH_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP1_SHIFT\fP)) & \fBAIPS_PACRH_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP0_SHIFT\fP)) & \fBAIPS_PACRH_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP0_SHIFT\fP)) & \fBAIPS_PACRH_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRH_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP0_SHIFT\fP)) & \fBAIPS_PACRH_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRI - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRI_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP7_SHIFT\fP)) & \fBAIPS_PACRI_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP7_SHIFT\fP)) & \fBAIPS_PACRI_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP7_SHIFT\fP)) & \fBAIPS_PACRI_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP6_SHIFT\fP)) & \fBAIPS_PACRI_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP6_SHIFT\fP)) & \fBAIPS_PACRI_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP6_SHIFT\fP)) & \fBAIPS_PACRI_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP5_SHIFT\fP)) & \fBAIPS_PACRI_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP5_SHIFT\fP)) & \fBAIPS_PACRI_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP5_SHIFT\fP)) & \fBAIPS_PACRI_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP4_SHIFT\fP)) & \fBAIPS_PACRI_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP4_SHIFT\fP)) & \fBAIPS_PACRI_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP4_SHIFT\fP)) & \fBAIPS_PACRI_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP3_SHIFT\fP)) & \fBAIPS_PACRI_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP3_SHIFT\fP)) & \fBAIPS_PACRI_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP3_SHIFT\fP)) & \fBAIPS_PACRI_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP2_SHIFT\fP)) & \fBAIPS_PACRI_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP2_SHIFT\fP)) & \fBAIPS_PACRI_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP2_SHIFT\fP)) & \fBAIPS_PACRI_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP1_SHIFT\fP)) & \fBAIPS_PACRI_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP1_SHIFT\fP)) & \fBAIPS_PACRI_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP1_SHIFT\fP)) & \fBAIPS_PACRI_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP0_SHIFT\fP)) & \fBAIPS_PACRI_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP0_SHIFT\fP)) & \fBAIPS_PACRI_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRI_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP0_SHIFT\fP)) & \fBAIPS_PACRI_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRJ - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP7_SHIFT\fP)) & \fBAIPS_PACRJ_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP7_SHIFT\fP)) & \fBAIPS_PACRJ_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP7_SHIFT\fP)) & \fBAIPS_PACRJ_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP6_SHIFT\fP)) & \fBAIPS_PACRJ_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP6_SHIFT\fP)) & \fBAIPS_PACRJ_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP6_SHIFT\fP)) & \fBAIPS_PACRJ_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP5_SHIFT\fP)) & \fBAIPS_PACRJ_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP5_SHIFT\fP)) & \fBAIPS_PACRJ_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP5_SHIFT\fP)) & \fBAIPS_PACRJ_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP4_SHIFT\fP)) & \fBAIPS_PACRJ_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP4_SHIFT\fP)) & \fBAIPS_PACRJ_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP4_SHIFT\fP)) & \fBAIPS_PACRJ_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP3_SHIFT\fP)) & \fBAIPS_PACRJ_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP3_SHIFT\fP)) & \fBAIPS_PACRJ_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP3_SHIFT\fP)) & \fBAIPS_PACRJ_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP2_SHIFT\fP)) & \fBAIPS_PACRJ_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP2_SHIFT\fP)) & \fBAIPS_PACRJ_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP2_SHIFT\fP)) & \fBAIPS_PACRJ_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP1_SHIFT\fP)) & \fBAIPS_PACRJ_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP1_SHIFT\fP)) & \fBAIPS_PACRJ_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP1_SHIFT\fP)) & \fBAIPS_PACRJ_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP0_SHIFT\fP)) & \fBAIPS_PACRJ_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP0_SHIFT\fP)) & \fBAIPS_PACRJ_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRJ_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP0_SHIFT\fP)) & \fBAIPS_PACRJ_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRK - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRK_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP7_SHIFT\fP)) & \fBAIPS_PACRK_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP7_SHIFT\fP)) & \fBAIPS_PACRK_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP7_SHIFT\fP)) & \fBAIPS_PACRK_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP6_SHIFT\fP)) & \fBAIPS_PACRK_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP6_SHIFT\fP)) & \fBAIPS_PACRK_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP6_SHIFT\fP)) & \fBAIPS_PACRK_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP5_SHIFT\fP)) & \fBAIPS_PACRK_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP5_SHIFT\fP)) & \fBAIPS_PACRK_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP5_SHIFT\fP)) & \fBAIPS_PACRK_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP4_SHIFT\fP)) & \fBAIPS_PACRK_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP4_SHIFT\fP)) & \fBAIPS_PACRK_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP4_SHIFT\fP)) & \fBAIPS_PACRK_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP3_SHIFT\fP)) & \fBAIPS_PACRK_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP3_SHIFT\fP)) & \fBAIPS_PACRK_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP3_SHIFT\fP)) & \fBAIPS_PACRK_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP2_SHIFT\fP)) & \fBAIPS_PACRK_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP2_SHIFT\fP)) & \fBAIPS_PACRK_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP2_SHIFT\fP)) & \fBAIPS_PACRK_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP1_SHIFT\fP)) & \fBAIPS_PACRK_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP1_SHIFT\fP)) & \fBAIPS_PACRK_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP1_SHIFT\fP)) & \fBAIPS_PACRK_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP0_SHIFT\fP)) & \fBAIPS_PACRK_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP0_SHIFT\fP)) & \fBAIPS_PACRK_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRK_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP0_SHIFT\fP)) & \fBAIPS_PACRK_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRL - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRL_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP7_SHIFT\fP)) & \fBAIPS_PACRL_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP7_SHIFT\fP)) & \fBAIPS_PACRL_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP7_SHIFT\fP)) & \fBAIPS_PACRL_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP6_SHIFT\fP)) & \fBAIPS_PACRL_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP6_SHIFT\fP)) & \fBAIPS_PACRL_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP6_SHIFT\fP)) & \fBAIPS_PACRL_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP5_SHIFT\fP)) & \fBAIPS_PACRL_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP5_SHIFT\fP)) & \fBAIPS_PACRL_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP5_SHIFT\fP)) & \fBAIPS_PACRL_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP4_SHIFT\fP)) & \fBAIPS_PACRL_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP4_SHIFT\fP)) & \fBAIPS_PACRL_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP4_SHIFT\fP)) & \fBAIPS_PACRL_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP3_SHIFT\fP)) & \fBAIPS_PACRL_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP3_SHIFT\fP)) & \fBAIPS_PACRL_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP3_SHIFT\fP)) & \fBAIPS_PACRL_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP2_SHIFT\fP)) & \fBAIPS_PACRL_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP2_SHIFT\fP)) & \fBAIPS_PACRL_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP2_SHIFT\fP)) & \fBAIPS_PACRL_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP1_SHIFT\fP)) & \fBAIPS_PACRL_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP1_SHIFT\fP)) & \fBAIPS_PACRL_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP1_SHIFT\fP)) & \fBAIPS_PACRL_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP0_SHIFT\fP)) & \fBAIPS_PACRL_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP0_SHIFT\fP)) & \fBAIPS_PACRL_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRL_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP0_SHIFT\fP)) & \fBAIPS_PACRL_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRM - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRM_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP7_SHIFT\fP)) & \fBAIPS_PACRM_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP7_SHIFT\fP)) & \fBAIPS_PACRM_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP7_SHIFT\fP)) & \fBAIPS_PACRM_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP6_SHIFT\fP)) & \fBAIPS_PACRM_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP6_SHIFT\fP)) & \fBAIPS_PACRM_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP6_SHIFT\fP)) & \fBAIPS_PACRM_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP5_SHIFT\fP)) & \fBAIPS_PACRM_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP5_SHIFT\fP)) & \fBAIPS_PACRM_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP5_SHIFT\fP)) & \fBAIPS_PACRM_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP4_SHIFT\fP)) & \fBAIPS_PACRM_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP4_SHIFT\fP)) & \fBAIPS_PACRM_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP4_SHIFT\fP)) & \fBAIPS_PACRM_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP3_SHIFT\fP)) & \fBAIPS_PACRM_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP3_SHIFT\fP)) & \fBAIPS_PACRM_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP3_SHIFT\fP)) & \fBAIPS_PACRM_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP2_SHIFT\fP)) & \fBAIPS_PACRM_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP2_SHIFT\fP)) & \fBAIPS_PACRM_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP2_SHIFT\fP)) & \fBAIPS_PACRM_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP1_SHIFT\fP)) & \fBAIPS_PACRM_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP1_SHIFT\fP)) & \fBAIPS_PACRM_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP1_SHIFT\fP)) & \fBAIPS_PACRM_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP0_SHIFT\fP)) & \fBAIPS_PACRM_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP0_SHIFT\fP)) & \fBAIPS_PACRM_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRM_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP0_SHIFT\fP)) & \fBAIPS_PACRM_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRN - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRN_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP7_SHIFT\fP)) & \fBAIPS_PACRN_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP7_SHIFT\fP)) & \fBAIPS_PACRN_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP7_SHIFT\fP)) & \fBAIPS_PACRN_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP6_SHIFT\fP)) & \fBAIPS_PACRN_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP6_SHIFT\fP)) & \fBAIPS_PACRN_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP6_SHIFT\fP)) & \fBAIPS_PACRN_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP5_SHIFT\fP)) & \fBAIPS_PACRN_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP5_SHIFT\fP)) & \fBAIPS_PACRN_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP5_SHIFT\fP)) & \fBAIPS_PACRN_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP4_SHIFT\fP)) & \fBAIPS_PACRN_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP4_SHIFT\fP)) & \fBAIPS_PACRN_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP4_SHIFT\fP)) & \fBAIPS_PACRN_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP3_SHIFT\fP)) & \fBAIPS_PACRN_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP3_SHIFT\fP)) & \fBAIPS_PACRN_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP3_SHIFT\fP)) & \fBAIPS_PACRN_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP2_SHIFT\fP)) & \fBAIPS_PACRN_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP2_SHIFT\fP)) & \fBAIPS_PACRN_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP2_SHIFT\fP)) & \fBAIPS_PACRN_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP1_SHIFT\fP)) & \fBAIPS_PACRN_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP1_SHIFT\fP)) & \fBAIPS_PACRN_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP1_SHIFT\fP)) & \fBAIPS_PACRN_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP0_SHIFT\fP)) & \fBAIPS_PACRN_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP0_SHIFT\fP)) & \fBAIPS_PACRN_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRN_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP0_SHIFT\fP)) & \fBAIPS_PACRN_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRO - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRO_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP7_SHIFT\fP)) & \fBAIPS_PACRO_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP7_SHIFT\fP)) & \fBAIPS_PACRO_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP7_SHIFT\fP)) & \fBAIPS_PACRO_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP6_SHIFT\fP)) & \fBAIPS_PACRO_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP6_SHIFT\fP)) & \fBAIPS_PACRO_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP6_SHIFT\fP)) & \fBAIPS_PACRO_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP5_SHIFT\fP)) & \fBAIPS_PACRO_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP5_SHIFT\fP)) & \fBAIPS_PACRO_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP5_SHIFT\fP)) & \fBAIPS_PACRO_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP4_SHIFT\fP)) & \fBAIPS_PACRO_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP4_SHIFT\fP)) & \fBAIPS_PACRO_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP4_SHIFT\fP)) & \fBAIPS_PACRO_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP3_SHIFT\fP)) & \fBAIPS_PACRO_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP3_SHIFT\fP)) & \fBAIPS_PACRO_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP3_SHIFT\fP)) & \fBAIPS_PACRO_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP2_SHIFT\fP)) & \fBAIPS_PACRO_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP2_SHIFT\fP)) & \fBAIPS_PACRO_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP2_SHIFT\fP)) & \fBAIPS_PACRO_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP1_SHIFT\fP)) & \fBAIPS_PACRO_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP1_SHIFT\fP)) & \fBAIPS_PACRO_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP1_SHIFT\fP)) & \fBAIPS_PACRO_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP0_SHIFT\fP)) & \fBAIPS_PACRO_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP0_SHIFT\fP)) & \fBAIPS_PACRO_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRO_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP0_SHIFT\fP)) & \fBAIPS_PACRO_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRP - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRP_TP7_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP7_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP7_SHIFT\fP)) & \fBAIPS_PACRP_TP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP7_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP7_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP7_SHIFT\fP)) & \fBAIPS_PACRP_WP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP7_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP7_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP7\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP7_SHIFT\fP)) & \fBAIPS_PACRP_SP7_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP6_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP6_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP6_SHIFT\fP)) & \fBAIPS_PACRP_TP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP6_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP6_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP6_SHIFT\fP)) & \fBAIPS_PACRP_WP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP6_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP6_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP6\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP6_SHIFT\fP)) & \fBAIPS_PACRP_SP6_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP5_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP5_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP5_SHIFT\fP)) & \fBAIPS_PACRP_TP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP5_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP5_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP5_SHIFT\fP)) & \fBAIPS_PACRP_WP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP5_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP5_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP5\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP5_SHIFT\fP)) & \fBAIPS_PACRP_SP5_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP4_MASK\fP   (0x1000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP4_SHIFT\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP4_SHIFT\fP)) & \fBAIPS_PACRP_TP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP4_MASK\fP   (0x2000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP4_SHIFT\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP4_SHIFT\fP)) & \fBAIPS_PACRP_WP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP4_MASK\fP   (0x4000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP4_SHIFT\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP4\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP4_SHIFT\fP)) & \fBAIPS_PACRP_SP4_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP3_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP3_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP3_SHIFT\fP)) & \fBAIPS_PACRP_TP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP3_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP3_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP3_SHIFT\fP)) & \fBAIPS_PACRP_WP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP3_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP3_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP3_SHIFT\fP)) & \fBAIPS_PACRP_SP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP2_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP2_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP2_SHIFT\fP)) & \fBAIPS_PACRP_TP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP2_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP2_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP2_SHIFT\fP)) & \fBAIPS_PACRP_WP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP2_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP2_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP2_SHIFT\fP)) & \fBAIPS_PACRP_SP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP1_SHIFT\fP)) & \fBAIPS_PACRP_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP1_SHIFT\fP)) & \fBAIPS_PACRP_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP1_SHIFT\fP)) & \fBAIPS_PACRP_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP0_SHIFT\fP)) & \fBAIPS_PACRP_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP0_SHIFT\fP)) & \fBAIPS_PACRP_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRP_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP0_SHIFT\fP)) & \fBAIPS_PACRP_SP0_MASK\fP)"
.br
.in -1c
.SS "PACRU - Peripheral Access Control Register"

.in +1c
.ti -1c
.RI "#define \fBAIPS_PACRU_TP1_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_TP1_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_TP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRU_TP1_SHIFT\fP)) & \fBAIPS_PACRU_TP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_WP1_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_WP1_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_WP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRU_WP1_SHIFT\fP)) & \fBAIPS_PACRU_WP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_SP1_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_SP1_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_SP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRU_SP1_SHIFT\fP)) & \fBAIPS_PACRU_SP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_TP0_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_TP0_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_TP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRU_TP0_SHIFT\fP)) & \fBAIPS_PACRU_TP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_WP0_MASK\fP   (0x20000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_WP0_SHIFT\fP   (29U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_WP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRU_WP0_SHIFT\fP)) & \fBAIPS_PACRU_WP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_SP0_MASK\fP   (0x40000000U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_SP0_SHIFT\fP   (30U)"
.br
.ti -1c
.RI "#define \fBAIPS_PACRU_SP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRU_SP0_SHIFT\fP)) & \fBAIPS_PACRU_SP0_MASK\fP)"
.br
.in -1c
.SH "Detailed Description"
.PP 

.SH "Macro Definition Documentation"
.PP 
.SS "#define AIPS0   ((\fBAIPS_Type\fP *)\fBAIPS0_BASE\fP)"
Peripheral AIPS0 base pointer 
.SS "#define AIPS0_BASE   (0x40000000u)"
Peripheral AIPS0 base address 
.SS "#define AIPS1   ((\fBAIPS_Type\fP *)\fBAIPS1_BASE\fP)"
Peripheral AIPS1 base pointer 
.SS "#define AIPS1_BASE   (0x40080000u)"
Peripheral AIPS1 base address 
.SS "#define AIPS_BASE_ADDRS   { \fBAIPS0_BASE\fP, \fBAIPS1_BASE\fP }"
Array initializer of AIPS peripheral base addresses 
.SS "#define AIPS_BASE_PTRS   { \fBAIPS0\fP, \fBAIPS1\fP }"
Array initializer of AIPS peripheral base pointers 
.SS "#define AIPS_MPRA_MPL0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MPL0_SHIFT\fP)) & \fBAIPS_MPRA_MPL0_MASK\fP)"

.SS "#define AIPS_MPRA_MPL0_MASK   (0x10000000U)"

.SS "#define AIPS_MPRA_MPL0_SHIFT   (28U)"

.SS "#define AIPS_MPRA_MPL1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MPL1_SHIFT\fP)) & \fBAIPS_MPRA_MPL1_MASK\fP)"

.SS "#define AIPS_MPRA_MPL1_MASK   (0x1000000U)"

.SS "#define AIPS_MPRA_MPL1_SHIFT   (24U)"

.SS "#define AIPS_MPRA_MPL2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MPL2_SHIFT\fP)) & \fBAIPS_MPRA_MPL2_MASK\fP)"

.SS "#define AIPS_MPRA_MPL2_MASK   (0x100000U)"

.SS "#define AIPS_MPRA_MPL2_SHIFT   (20U)"

.SS "#define AIPS_MPRA_MPL3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MPL3_SHIFT\fP)) & \fBAIPS_MPRA_MPL3_MASK\fP)"

.SS "#define AIPS_MPRA_MPL3_MASK   (0x10000U)"

.SS "#define AIPS_MPRA_MPL3_SHIFT   (16U)"

.SS "#define AIPS_MPRA_MPL4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MPL4_SHIFT\fP)) & \fBAIPS_MPRA_MPL4_MASK\fP)"

.SS "#define AIPS_MPRA_MPL4_MASK   (0x1000U)"

.SS "#define AIPS_MPRA_MPL4_SHIFT   (12U)"

.SS "#define AIPS_MPRA_MPL5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MPL5_SHIFT\fP)) & \fBAIPS_MPRA_MPL5_MASK\fP)"

.SS "#define AIPS_MPRA_MPL5_MASK   (0x100U)"

.SS "#define AIPS_MPRA_MPL5_SHIFT   (8U)"

.SS "#define AIPS_MPRA_MTR0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTR0_SHIFT\fP)) & \fBAIPS_MPRA_MTR0_MASK\fP)"

.SS "#define AIPS_MPRA_MTR0_MASK   (0x40000000U)"

.SS "#define AIPS_MPRA_MTR0_SHIFT   (30U)"

.SS "#define AIPS_MPRA_MTR1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTR1_SHIFT\fP)) & \fBAIPS_MPRA_MTR1_MASK\fP)"

.SS "#define AIPS_MPRA_MTR1_MASK   (0x4000000U)"

.SS "#define AIPS_MPRA_MTR1_SHIFT   (26U)"

.SS "#define AIPS_MPRA_MTR2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTR2_SHIFT\fP)) & \fBAIPS_MPRA_MTR2_MASK\fP)"

.SS "#define AIPS_MPRA_MTR2_MASK   (0x400000U)"

.SS "#define AIPS_MPRA_MTR2_SHIFT   (22U)"

.SS "#define AIPS_MPRA_MTR3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTR3_SHIFT\fP)) & \fBAIPS_MPRA_MTR3_MASK\fP)"

.SS "#define AIPS_MPRA_MTR3_MASK   (0x40000U)"

.SS "#define AIPS_MPRA_MTR3_SHIFT   (18U)"

.SS "#define AIPS_MPRA_MTR4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTR4_SHIFT\fP)) & \fBAIPS_MPRA_MTR4_MASK\fP)"

.SS "#define AIPS_MPRA_MTR4_MASK   (0x4000U)"

.SS "#define AIPS_MPRA_MTR4_SHIFT   (14U)"

.SS "#define AIPS_MPRA_MTR5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTR5_SHIFT\fP)) & \fBAIPS_MPRA_MTR5_MASK\fP)"

.SS "#define AIPS_MPRA_MTR5_MASK   (0x400U)"

.SS "#define AIPS_MPRA_MTR5_SHIFT   (10U)"

.SS "#define AIPS_MPRA_MTW0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTW0_SHIFT\fP)) & \fBAIPS_MPRA_MTW0_MASK\fP)"

.SS "#define AIPS_MPRA_MTW0_MASK   (0x20000000U)"

.SS "#define AIPS_MPRA_MTW0_SHIFT   (29U)"

.SS "#define AIPS_MPRA_MTW1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTW1_SHIFT\fP)) & \fBAIPS_MPRA_MTW1_MASK\fP)"

.SS "#define AIPS_MPRA_MTW1_MASK   (0x2000000U)"

.SS "#define AIPS_MPRA_MTW1_SHIFT   (25U)"

.SS "#define AIPS_MPRA_MTW2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTW2_SHIFT\fP)) & \fBAIPS_MPRA_MTW2_MASK\fP)"

.SS "#define AIPS_MPRA_MTW2_MASK   (0x200000U)"

.SS "#define AIPS_MPRA_MTW2_SHIFT   (21U)"

.SS "#define AIPS_MPRA_MTW3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTW3_SHIFT\fP)) & \fBAIPS_MPRA_MTW3_MASK\fP)"

.SS "#define AIPS_MPRA_MTW3_MASK   (0x20000U)"

.SS "#define AIPS_MPRA_MTW3_SHIFT   (17U)"

.SS "#define AIPS_MPRA_MTW4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTW4_SHIFT\fP)) & \fBAIPS_MPRA_MTW4_MASK\fP)"

.SS "#define AIPS_MPRA_MTW4_MASK   (0x2000U)"

.SS "#define AIPS_MPRA_MTW4_SHIFT   (13U)"

.SS "#define AIPS_MPRA_MTW5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_MPRA_MTW5_SHIFT\fP)) & \fBAIPS_MPRA_MTW5_MASK\fP)"

.SS "#define AIPS_MPRA_MTW5_MASK   (0x200U)"

.SS "#define AIPS_MPRA_MTW5_SHIFT   (9U)"

.SS "#define AIPS_PACRA_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP0_SHIFT\fP)) & \fBAIPS_PACRA_SP0_MASK\fP)"

.SS "#define AIPS_PACRA_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRA_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRA_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP1_SHIFT\fP)) & \fBAIPS_PACRA_SP1_MASK\fP)"

.SS "#define AIPS_PACRA_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRA_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRA_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP2_SHIFT\fP)) & \fBAIPS_PACRA_SP2_MASK\fP)"

.SS "#define AIPS_PACRA_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRA_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRA_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP3_SHIFT\fP)) & \fBAIPS_PACRA_SP3_MASK\fP)"

.SS "#define AIPS_PACRA_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRA_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRA_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP4_SHIFT\fP)) & \fBAIPS_PACRA_SP4_MASK\fP)"

.SS "#define AIPS_PACRA_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRA_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRA_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP5_SHIFT\fP)) & \fBAIPS_PACRA_SP5_MASK\fP)"

.SS "#define AIPS_PACRA_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRA_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRA_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP6_SHIFT\fP)) & \fBAIPS_PACRA_SP6_MASK\fP)"

.SS "#define AIPS_PACRA_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRA_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRA_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_SP7_SHIFT\fP)) & \fBAIPS_PACRA_SP7_MASK\fP)"

.SS "#define AIPS_PACRA_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRA_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRA_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP0_SHIFT\fP)) & \fBAIPS_PACRA_TP0_MASK\fP)"

.SS "#define AIPS_PACRA_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRA_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRA_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP1_SHIFT\fP)) & \fBAIPS_PACRA_TP1_MASK\fP)"

.SS "#define AIPS_PACRA_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRA_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRA_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP2_SHIFT\fP)) & \fBAIPS_PACRA_TP2_MASK\fP)"

.SS "#define AIPS_PACRA_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRA_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRA_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP3_SHIFT\fP)) & \fBAIPS_PACRA_TP3_MASK\fP)"

.SS "#define AIPS_PACRA_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRA_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRA_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP4_SHIFT\fP)) & \fBAIPS_PACRA_TP4_MASK\fP)"

.SS "#define AIPS_PACRA_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRA_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRA_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP5_SHIFT\fP)) & \fBAIPS_PACRA_TP5_MASK\fP)"

.SS "#define AIPS_PACRA_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRA_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRA_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP6_SHIFT\fP)) & \fBAIPS_PACRA_TP6_MASK\fP)"

.SS "#define AIPS_PACRA_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRA_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRA_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_TP7_SHIFT\fP)) & \fBAIPS_PACRA_TP7_MASK\fP)"

.SS "#define AIPS_PACRA_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRA_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRA_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP0_SHIFT\fP)) & \fBAIPS_PACRA_WP0_MASK\fP)"

.SS "#define AIPS_PACRA_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRA_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRA_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP1_SHIFT\fP)) & \fBAIPS_PACRA_WP1_MASK\fP)"

.SS "#define AIPS_PACRA_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRA_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRA_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP2_SHIFT\fP)) & \fBAIPS_PACRA_WP2_MASK\fP)"

.SS "#define AIPS_PACRA_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRA_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRA_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP3_SHIFT\fP)) & \fBAIPS_PACRA_WP3_MASK\fP)"

.SS "#define AIPS_PACRA_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRA_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRA_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP4_SHIFT\fP)) & \fBAIPS_PACRA_WP4_MASK\fP)"

.SS "#define AIPS_PACRA_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRA_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRA_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP5_SHIFT\fP)) & \fBAIPS_PACRA_WP5_MASK\fP)"

.SS "#define AIPS_PACRA_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRA_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRA_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP6_SHIFT\fP)) & \fBAIPS_PACRA_WP6_MASK\fP)"

.SS "#define AIPS_PACRA_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRA_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRA_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRA_WP7_SHIFT\fP)) & \fBAIPS_PACRA_WP7_MASK\fP)"

.SS "#define AIPS_PACRA_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRA_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRB_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP0_SHIFT\fP)) & \fBAIPS_PACRB_SP0_MASK\fP)"

.SS "#define AIPS_PACRB_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRB_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRB_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP1_SHIFT\fP)) & \fBAIPS_PACRB_SP1_MASK\fP)"

.SS "#define AIPS_PACRB_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRB_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRB_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP2_SHIFT\fP)) & \fBAIPS_PACRB_SP2_MASK\fP)"

.SS "#define AIPS_PACRB_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRB_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRB_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP3_SHIFT\fP)) & \fBAIPS_PACRB_SP3_MASK\fP)"

.SS "#define AIPS_PACRB_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRB_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRB_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP4_SHIFT\fP)) & \fBAIPS_PACRB_SP4_MASK\fP)"

.SS "#define AIPS_PACRB_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRB_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRB_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP5_SHIFT\fP)) & \fBAIPS_PACRB_SP5_MASK\fP)"

.SS "#define AIPS_PACRB_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRB_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRB_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP6_SHIFT\fP)) & \fBAIPS_PACRB_SP6_MASK\fP)"

.SS "#define AIPS_PACRB_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRB_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRB_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_SP7_SHIFT\fP)) & \fBAIPS_PACRB_SP7_MASK\fP)"

.SS "#define AIPS_PACRB_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRB_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRB_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP0_SHIFT\fP)) & \fBAIPS_PACRB_TP0_MASK\fP)"

.SS "#define AIPS_PACRB_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRB_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRB_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP1_SHIFT\fP)) & \fBAIPS_PACRB_TP1_MASK\fP)"

.SS "#define AIPS_PACRB_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRB_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRB_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP2_SHIFT\fP)) & \fBAIPS_PACRB_TP2_MASK\fP)"

.SS "#define AIPS_PACRB_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRB_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRB_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP3_SHIFT\fP)) & \fBAIPS_PACRB_TP3_MASK\fP)"

.SS "#define AIPS_PACRB_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRB_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRB_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP4_SHIFT\fP)) & \fBAIPS_PACRB_TP4_MASK\fP)"

.SS "#define AIPS_PACRB_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRB_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRB_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP5_SHIFT\fP)) & \fBAIPS_PACRB_TP5_MASK\fP)"

.SS "#define AIPS_PACRB_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRB_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRB_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP6_SHIFT\fP)) & \fBAIPS_PACRB_TP6_MASK\fP)"

.SS "#define AIPS_PACRB_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRB_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRB_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_TP7_SHIFT\fP)) & \fBAIPS_PACRB_TP7_MASK\fP)"

.SS "#define AIPS_PACRB_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRB_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRB_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP0_SHIFT\fP)) & \fBAIPS_PACRB_WP0_MASK\fP)"

.SS "#define AIPS_PACRB_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRB_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRB_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP1_SHIFT\fP)) & \fBAIPS_PACRB_WP1_MASK\fP)"

.SS "#define AIPS_PACRB_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRB_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRB_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP2_SHIFT\fP)) & \fBAIPS_PACRB_WP2_MASK\fP)"

.SS "#define AIPS_PACRB_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRB_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRB_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP3_SHIFT\fP)) & \fBAIPS_PACRB_WP3_MASK\fP)"

.SS "#define AIPS_PACRB_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRB_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRB_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP4_SHIFT\fP)) & \fBAIPS_PACRB_WP4_MASK\fP)"

.SS "#define AIPS_PACRB_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRB_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRB_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP5_SHIFT\fP)) & \fBAIPS_PACRB_WP5_MASK\fP)"

.SS "#define AIPS_PACRB_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRB_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRB_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP6_SHIFT\fP)) & \fBAIPS_PACRB_WP6_MASK\fP)"

.SS "#define AIPS_PACRB_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRB_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRB_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRB_WP7_SHIFT\fP)) & \fBAIPS_PACRB_WP7_MASK\fP)"

.SS "#define AIPS_PACRB_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRB_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRC_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP0_SHIFT\fP)) & \fBAIPS_PACRC_SP0_MASK\fP)"

.SS "#define AIPS_PACRC_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRC_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRC_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP1_SHIFT\fP)) & \fBAIPS_PACRC_SP1_MASK\fP)"

.SS "#define AIPS_PACRC_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRC_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRC_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP2_SHIFT\fP)) & \fBAIPS_PACRC_SP2_MASK\fP)"

.SS "#define AIPS_PACRC_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRC_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRC_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP3_SHIFT\fP)) & \fBAIPS_PACRC_SP3_MASK\fP)"

.SS "#define AIPS_PACRC_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRC_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRC_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP4_SHIFT\fP)) & \fBAIPS_PACRC_SP4_MASK\fP)"

.SS "#define AIPS_PACRC_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRC_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRC_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP5_SHIFT\fP)) & \fBAIPS_PACRC_SP5_MASK\fP)"

.SS "#define AIPS_PACRC_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRC_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRC_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP6_SHIFT\fP)) & \fBAIPS_PACRC_SP6_MASK\fP)"

.SS "#define AIPS_PACRC_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRC_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRC_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_SP7_SHIFT\fP)) & \fBAIPS_PACRC_SP7_MASK\fP)"

.SS "#define AIPS_PACRC_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRC_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRC_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP0_SHIFT\fP)) & \fBAIPS_PACRC_TP0_MASK\fP)"

.SS "#define AIPS_PACRC_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRC_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRC_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP1_SHIFT\fP)) & \fBAIPS_PACRC_TP1_MASK\fP)"

.SS "#define AIPS_PACRC_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRC_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRC_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP2_SHIFT\fP)) & \fBAIPS_PACRC_TP2_MASK\fP)"

.SS "#define AIPS_PACRC_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRC_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRC_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP3_SHIFT\fP)) & \fBAIPS_PACRC_TP3_MASK\fP)"

.SS "#define AIPS_PACRC_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRC_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRC_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP4_SHIFT\fP)) & \fBAIPS_PACRC_TP4_MASK\fP)"

.SS "#define AIPS_PACRC_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRC_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRC_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP5_SHIFT\fP)) & \fBAIPS_PACRC_TP5_MASK\fP)"

.SS "#define AIPS_PACRC_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRC_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRC_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP6_SHIFT\fP)) & \fBAIPS_PACRC_TP6_MASK\fP)"

.SS "#define AIPS_PACRC_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRC_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRC_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_TP7_SHIFT\fP)) & \fBAIPS_PACRC_TP7_MASK\fP)"

.SS "#define AIPS_PACRC_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRC_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRC_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP0_SHIFT\fP)) & \fBAIPS_PACRC_WP0_MASK\fP)"

.SS "#define AIPS_PACRC_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRC_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRC_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP1_SHIFT\fP)) & \fBAIPS_PACRC_WP1_MASK\fP)"

.SS "#define AIPS_PACRC_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRC_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRC_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP2_SHIFT\fP)) & \fBAIPS_PACRC_WP2_MASK\fP)"

.SS "#define AIPS_PACRC_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRC_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRC_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP3_SHIFT\fP)) & \fBAIPS_PACRC_WP3_MASK\fP)"

.SS "#define AIPS_PACRC_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRC_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRC_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP4_SHIFT\fP)) & \fBAIPS_PACRC_WP4_MASK\fP)"

.SS "#define AIPS_PACRC_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRC_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRC_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP5_SHIFT\fP)) & \fBAIPS_PACRC_WP5_MASK\fP)"

.SS "#define AIPS_PACRC_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRC_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRC_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP6_SHIFT\fP)) & \fBAIPS_PACRC_WP6_MASK\fP)"

.SS "#define AIPS_PACRC_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRC_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRC_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRC_WP7_SHIFT\fP)) & \fBAIPS_PACRC_WP7_MASK\fP)"

.SS "#define AIPS_PACRC_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRC_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRD_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP0_SHIFT\fP)) & \fBAIPS_PACRD_SP0_MASK\fP)"

.SS "#define AIPS_PACRD_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRD_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRD_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP1_SHIFT\fP)) & \fBAIPS_PACRD_SP1_MASK\fP)"

.SS "#define AIPS_PACRD_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRD_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRD_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP2_SHIFT\fP)) & \fBAIPS_PACRD_SP2_MASK\fP)"

.SS "#define AIPS_PACRD_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRD_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRD_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP3_SHIFT\fP)) & \fBAIPS_PACRD_SP3_MASK\fP)"

.SS "#define AIPS_PACRD_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRD_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRD_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP4_SHIFT\fP)) & \fBAIPS_PACRD_SP4_MASK\fP)"

.SS "#define AIPS_PACRD_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRD_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRD_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP5_SHIFT\fP)) & \fBAIPS_PACRD_SP5_MASK\fP)"

.SS "#define AIPS_PACRD_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRD_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRD_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP6_SHIFT\fP)) & \fBAIPS_PACRD_SP6_MASK\fP)"

.SS "#define AIPS_PACRD_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRD_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRD_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_SP7_SHIFT\fP)) & \fBAIPS_PACRD_SP7_MASK\fP)"

.SS "#define AIPS_PACRD_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRD_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRD_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP0_SHIFT\fP)) & \fBAIPS_PACRD_TP0_MASK\fP)"

.SS "#define AIPS_PACRD_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRD_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRD_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP1_SHIFT\fP)) & \fBAIPS_PACRD_TP1_MASK\fP)"

.SS "#define AIPS_PACRD_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRD_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRD_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP2_SHIFT\fP)) & \fBAIPS_PACRD_TP2_MASK\fP)"

.SS "#define AIPS_PACRD_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRD_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRD_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP3_SHIFT\fP)) & \fBAIPS_PACRD_TP3_MASK\fP)"

.SS "#define AIPS_PACRD_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRD_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRD_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP4_SHIFT\fP)) & \fBAIPS_PACRD_TP4_MASK\fP)"

.SS "#define AIPS_PACRD_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRD_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRD_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP5_SHIFT\fP)) & \fBAIPS_PACRD_TP5_MASK\fP)"

.SS "#define AIPS_PACRD_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRD_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRD_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP6_SHIFT\fP)) & \fBAIPS_PACRD_TP6_MASK\fP)"

.SS "#define AIPS_PACRD_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRD_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRD_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_TP7_SHIFT\fP)) & \fBAIPS_PACRD_TP7_MASK\fP)"

.SS "#define AIPS_PACRD_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRD_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRD_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP0_SHIFT\fP)) & \fBAIPS_PACRD_WP0_MASK\fP)"

.SS "#define AIPS_PACRD_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRD_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRD_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP1_SHIFT\fP)) & \fBAIPS_PACRD_WP1_MASK\fP)"

.SS "#define AIPS_PACRD_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRD_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRD_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP2_SHIFT\fP)) & \fBAIPS_PACRD_WP2_MASK\fP)"

.SS "#define AIPS_PACRD_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRD_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRD_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP3_SHIFT\fP)) & \fBAIPS_PACRD_WP3_MASK\fP)"

.SS "#define AIPS_PACRD_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRD_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRD_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP4_SHIFT\fP)) & \fBAIPS_PACRD_WP4_MASK\fP)"

.SS "#define AIPS_PACRD_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRD_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRD_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP5_SHIFT\fP)) & \fBAIPS_PACRD_WP5_MASK\fP)"

.SS "#define AIPS_PACRD_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRD_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRD_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP6_SHIFT\fP)) & \fBAIPS_PACRD_WP6_MASK\fP)"

.SS "#define AIPS_PACRD_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRD_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRD_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRD_WP7_SHIFT\fP)) & \fBAIPS_PACRD_WP7_MASK\fP)"

.SS "#define AIPS_PACRD_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRD_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRE_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP0_SHIFT\fP)) & \fBAIPS_PACRE_SP0_MASK\fP)"

.SS "#define AIPS_PACRE_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRE_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRE_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP1_SHIFT\fP)) & \fBAIPS_PACRE_SP1_MASK\fP)"

.SS "#define AIPS_PACRE_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRE_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRE_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP2_SHIFT\fP)) & \fBAIPS_PACRE_SP2_MASK\fP)"

.SS "#define AIPS_PACRE_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRE_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRE_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP3_SHIFT\fP)) & \fBAIPS_PACRE_SP3_MASK\fP)"

.SS "#define AIPS_PACRE_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRE_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRE_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP4_SHIFT\fP)) & \fBAIPS_PACRE_SP4_MASK\fP)"

.SS "#define AIPS_PACRE_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRE_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRE_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP5_SHIFT\fP)) & \fBAIPS_PACRE_SP5_MASK\fP)"

.SS "#define AIPS_PACRE_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRE_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRE_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP6_SHIFT\fP)) & \fBAIPS_PACRE_SP6_MASK\fP)"

.SS "#define AIPS_PACRE_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRE_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRE_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_SP7_SHIFT\fP)) & \fBAIPS_PACRE_SP7_MASK\fP)"

.SS "#define AIPS_PACRE_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRE_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRE_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP0_SHIFT\fP)) & \fBAIPS_PACRE_TP0_MASK\fP)"

.SS "#define AIPS_PACRE_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRE_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRE_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP1_SHIFT\fP)) & \fBAIPS_PACRE_TP1_MASK\fP)"

.SS "#define AIPS_PACRE_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRE_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRE_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP2_SHIFT\fP)) & \fBAIPS_PACRE_TP2_MASK\fP)"

.SS "#define AIPS_PACRE_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRE_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRE_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP3_SHIFT\fP)) & \fBAIPS_PACRE_TP3_MASK\fP)"

.SS "#define AIPS_PACRE_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRE_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRE_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP4_SHIFT\fP)) & \fBAIPS_PACRE_TP4_MASK\fP)"

.SS "#define AIPS_PACRE_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRE_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRE_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP5_SHIFT\fP)) & \fBAIPS_PACRE_TP5_MASK\fP)"

.SS "#define AIPS_PACRE_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRE_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRE_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP6_SHIFT\fP)) & \fBAIPS_PACRE_TP6_MASK\fP)"

.SS "#define AIPS_PACRE_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRE_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRE_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_TP7_SHIFT\fP)) & \fBAIPS_PACRE_TP7_MASK\fP)"

.SS "#define AIPS_PACRE_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRE_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRE_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP0_SHIFT\fP)) & \fBAIPS_PACRE_WP0_MASK\fP)"

.SS "#define AIPS_PACRE_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRE_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRE_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP1_SHIFT\fP)) & \fBAIPS_PACRE_WP1_MASK\fP)"

.SS "#define AIPS_PACRE_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRE_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRE_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP2_SHIFT\fP)) & \fBAIPS_PACRE_WP2_MASK\fP)"

.SS "#define AIPS_PACRE_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRE_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRE_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP3_SHIFT\fP)) & \fBAIPS_PACRE_WP3_MASK\fP)"

.SS "#define AIPS_PACRE_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRE_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRE_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP4_SHIFT\fP)) & \fBAIPS_PACRE_WP4_MASK\fP)"

.SS "#define AIPS_PACRE_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRE_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRE_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP5_SHIFT\fP)) & \fBAIPS_PACRE_WP5_MASK\fP)"

.SS "#define AIPS_PACRE_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRE_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRE_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP6_SHIFT\fP)) & \fBAIPS_PACRE_WP6_MASK\fP)"

.SS "#define AIPS_PACRE_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRE_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRE_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRE_WP7_SHIFT\fP)) & \fBAIPS_PACRE_WP7_MASK\fP)"

.SS "#define AIPS_PACRE_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRE_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRF_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP0_SHIFT\fP)) & \fBAIPS_PACRF_SP0_MASK\fP)"

.SS "#define AIPS_PACRF_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRF_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRF_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP1_SHIFT\fP)) & \fBAIPS_PACRF_SP1_MASK\fP)"

.SS "#define AIPS_PACRF_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRF_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRF_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP2_SHIFT\fP)) & \fBAIPS_PACRF_SP2_MASK\fP)"

.SS "#define AIPS_PACRF_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRF_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRF_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP3_SHIFT\fP)) & \fBAIPS_PACRF_SP3_MASK\fP)"

.SS "#define AIPS_PACRF_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRF_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRF_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP4_SHIFT\fP)) & \fBAIPS_PACRF_SP4_MASK\fP)"

.SS "#define AIPS_PACRF_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRF_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRF_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP5_SHIFT\fP)) & \fBAIPS_PACRF_SP5_MASK\fP)"

.SS "#define AIPS_PACRF_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRF_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRF_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP6_SHIFT\fP)) & \fBAIPS_PACRF_SP6_MASK\fP)"

.SS "#define AIPS_PACRF_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRF_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRF_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_SP7_SHIFT\fP)) & \fBAIPS_PACRF_SP7_MASK\fP)"

.SS "#define AIPS_PACRF_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRF_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRF_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP0_SHIFT\fP)) & \fBAIPS_PACRF_TP0_MASK\fP)"

.SS "#define AIPS_PACRF_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRF_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRF_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP1_SHIFT\fP)) & \fBAIPS_PACRF_TP1_MASK\fP)"

.SS "#define AIPS_PACRF_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRF_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRF_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP2_SHIFT\fP)) & \fBAIPS_PACRF_TP2_MASK\fP)"

.SS "#define AIPS_PACRF_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRF_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRF_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP3_SHIFT\fP)) & \fBAIPS_PACRF_TP3_MASK\fP)"

.SS "#define AIPS_PACRF_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRF_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRF_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP4_SHIFT\fP)) & \fBAIPS_PACRF_TP4_MASK\fP)"

.SS "#define AIPS_PACRF_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRF_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRF_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP5_SHIFT\fP)) & \fBAIPS_PACRF_TP5_MASK\fP)"

.SS "#define AIPS_PACRF_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRF_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRF_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP6_SHIFT\fP)) & \fBAIPS_PACRF_TP6_MASK\fP)"

.SS "#define AIPS_PACRF_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRF_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRF_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_TP7_SHIFT\fP)) & \fBAIPS_PACRF_TP7_MASK\fP)"

.SS "#define AIPS_PACRF_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRF_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRF_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP0_SHIFT\fP)) & \fBAIPS_PACRF_WP0_MASK\fP)"

.SS "#define AIPS_PACRF_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRF_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRF_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP1_SHIFT\fP)) & \fBAIPS_PACRF_WP1_MASK\fP)"

.SS "#define AIPS_PACRF_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRF_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRF_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP2_SHIFT\fP)) & \fBAIPS_PACRF_WP2_MASK\fP)"

.SS "#define AIPS_PACRF_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRF_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRF_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP3_SHIFT\fP)) & \fBAIPS_PACRF_WP3_MASK\fP)"

.SS "#define AIPS_PACRF_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRF_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRF_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP4_SHIFT\fP)) & \fBAIPS_PACRF_WP4_MASK\fP)"

.SS "#define AIPS_PACRF_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRF_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRF_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP5_SHIFT\fP)) & \fBAIPS_PACRF_WP5_MASK\fP)"

.SS "#define AIPS_PACRF_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRF_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRF_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP6_SHIFT\fP)) & \fBAIPS_PACRF_WP6_MASK\fP)"

.SS "#define AIPS_PACRF_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRF_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRF_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRF_WP7_SHIFT\fP)) & \fBAIPS_PACRF_WP7_MASK\fP)"

.SS "#define AIPS_PACRF_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRF_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRG_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP0_SHIFT\fP)) & \fBAIPS_PACRG_SP0_MASK\fP)"

.SS "#define AIPS_PACRG_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRG_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRG_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP1_SHIFT\fP)) & \fBAIPS_PACRG_SP1_MASK\fP)"

.SS "#define AIPS_PACRG_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRG_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRG_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP2_SHIFT\fP)) & \fBAIPS_PACRG_SP2_MASK\fP)"

.SS "#define AIPS_PACRG_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRG_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRG_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP3_SHIFT\fP)) & \fBAIPS_PACRG_SP3_MASK\fP)"

.SS "#define AIPS_PACRG_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRG_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRG_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP4_SHIFT\fP)) & \fBAIPS_PACRG_SP4_MASK\fP)"

.SS "#define AIPS_PACRG_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRG_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRG_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP5_SHIFT\fP)) & \fBAIPS_PACRG_SP5_MASK\fP)"

.SS "#define AIPS_PACRG_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRG_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRG_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP6_SHIFT\fP)) & \fBAIPS_PACRG_SP6_MASK\fP)"

.SS "#define AIPS_PACRG_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRG_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRG_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_SP7_SHIFT\fP)) & \fBAIPS_PACRG_SP7_MASK\fP)"

.SS "#define AIPS_PACRG_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRG_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRG_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP0_SHIFT\fP)) & \fBAIPS_PACRG_TP0_MASK\fP)"

.SS "#define AIPS_PACRG_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRG_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRG_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP1_SHIFT\fP)) & \fBAIPS_PACRG_TP1_MASK\fP)"

.SS "#define AIPS_PACRG_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRG_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRG_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP2_SHIFT\fP)) & \fBAIPS_PACRG_TP2_MASK\fP)"

.SS "#define AIPS_PACRG_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRG_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRG_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP3_SHIFT\fP)) & \fBAIPS_PACRG_TP3_MASK\fP)"

.SS "#define AIPS_PACRG_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRG_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRG_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP4_SHIFT\fP)) & \fBAIPS_PACRG_TP4_MASK\fP)"

.SS "#define AIPS_PACRG_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRG_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRG_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP5_SHIFT\fP)) & \fBAIPS_PACRG_TP5_MASK\fP)"

.SS "#define AIPS_PACRG_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRG_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRG_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP6_SHIFT\fP)) & \fBAIPS_PACRG_TP6_MASK\fP)"

.SS "#define AIPS_PACRG_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRG_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRG_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_TP7_SHIFT\fP)) & \fBAIPS_PACRG_TP7_MASK\fP)"

.SS "#define AIPS_PACRG_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRG_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRG_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP0_SHIFT\fP)) & \fBAIPS_PACRG_WP0_MASK\fP)"

.SS "#define AIPS_PACRG_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRG_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRG_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP1_SHIFT\fP)) & \fBAIPS_PACRG_WP1_MASK\fP)"

.SS "#define AIPS_PACRG_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRG_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRG_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP2_SHIFT\fP)) & \fBAIPS_PACRG_WP2_MASK\fP)"

.SS "#define AIPS_PACRG_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRG_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRG_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP3_SHIFT\fP)) & \fBAIPS_PACRG_WP3_MASK\fP)"

.SS "#define AIPS_PACRG_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRG_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRG_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP4_SHIFT\fP)) & \fBAIPS_PACRG_WP4_MASK\fP)"

.SS "#define AIPS_PACRG_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRG_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRG_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP5_SHIFT\fP)) & \fBAIPS_PACRG_WP5_MASK\fP)"

.SS "#define AIPS_PACRG_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRG_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRG_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP6_SHIFT\fP)) & \fBAIPS_PACRG_WP6_MASK\fP)"

.SS "#define AIPS_PACRG_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRG_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRG_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRG_WP7_SHIFT\fP)) & \fBAIPS_PACRG_WP7_MASK\fP)"

.SS "#define AIPS_PACRG_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRG_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRH_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP0_SHIFT\fP)) & \fBAIPS_PACRH_SP0_MASK\fP)"

.SS "#define AIPS_PACRH_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRH_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRH_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP1_SHIFT\fP)) & \fBAIPS_PACRH_SP1_MASK\fP)"

.SS "#define AIPS_PACRH_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRH_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRH_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP2_SHIFT\fP)) & \fBAIPS_PACRH_SP2_MASK\fP)"

.SS "#define AIPS_PACRH_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRH_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRH_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP3_SHIFT\fP)) & \fBAIPS_PACRH_SP3_MASK\fP)"

.SS "#define AIPS_PACRH_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRH_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRH_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP4_SHIFT\fP)) & \fBAIPS_PACRH_SP4_MASK\fP)"

.SS "#define AIPS_PACRH_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRH_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRH_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP5_SHIFT\fP)) & \fBAIPS_PACRH_SP5_MASK\fP)"

.SS "#define AIPS_PACRH_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRH_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRH_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP6_SHIFT\fP)) & \fBAIPS_PACRH_SP6_MASK\fP)"

.SS "#define AIPS_PACRH_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRH_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRH_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_SP7_SHIFT\fP)) & \fBAIPS_PACRH_SP7_MASK\fP)"

.SS "#define AIPS_PACRH_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRH_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRH_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP0_SHIFT\fP)) & \fBAIPS_PACRH_TP0_MASK\fP)"

.SS "#define AIPS_PACRH_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRH_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRH_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP1_SHIFT\fP)) & \fBAIPS_PACRH_TP1_MASK\fP)"

.SS "#define AIPS_PACRH_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRH_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRH_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP2_SHIFT\fP)) & \fBAIPS_PACRH_TP2_MASK\fP)"

.SS "#define AIPS_PACRH_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRH_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRH_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP3_SHIFT\fP)) & \fBAIPS_PACRH_TP3_MASK\fP)"

.SS "#define AIPS_PACRH_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRH_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRH_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP4_SHIFT\fP)) & \fBAIPS_PACRH_TP4_MASK\fP)"

.SS "#define AIPS_PACRH_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRH_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRH_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP5_SHIFT\fP)) & \fBAIPS_PACRH_TP5_MASK\fP)"

.SS "#define AIPS_PACRH_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRH_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRH_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP6_SHIFT\fP)) & \fBAIPS_PACRH_TP6_MASK\fP)"

.SS "#define AIPS_PACRH_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRH_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRH_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_TP7_SHIFT\fP)) & \fBAIPS_PACRH_TP7_MASK\fP)"

.SS "#define AIPS_PACRH_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRH_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRH_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP0_SHIFT\fP)) & \fBAIPS_PACRH_WP0_MASK\fP)"

.SS "#define AIPS_PACRH_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRH_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRH_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP1_SHIFT\fP)) & \fBAIPS_PACRH_WP1_MASK\fP)"

.SS "#define AIPS_PACRH_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRH_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRH_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP2_SHIFT\fP)) & \fBAIPS_PACRH_WP2_MASK\fP)"

.SS "#define AIPS_PACRH_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRH_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRH_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP3_SHIFT\fP)) & \fBAIPS_PACRH_WP3_MASK\fP)"

.SS "#define AIPS_PACRH_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRH_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRH_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP4_SHIFT\fP)) & \fBAIPS_PACRH_WP4_MASK\fP)"

.SS "#define AIPS_PACRH_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRH_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRH_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP5_SHIFT\fP)) & \fBAIPS_PACRH_WP5_MASK\fP)"

.SS "#define AIPS_PACRH_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRH_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRH_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP6_SHIFT\fP)) & \fBAIPS_PACRH_WP6_MASK\fP)"

.SS "#define AIPS_PACRH_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRH_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRH_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRH_WP7_SHIFT\fP)) & \fBAIPS_PACRH_WP7_MASK\fP)"

.SS "#define AIPS_PACRH_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRH_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRI_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP0_SHIFT\fP)) & \fBAIPS_PACRI_SP0_MASK\fP)"

.SS "#define AIPS_PACRI_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRI_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRI_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP1_SHIFT\fP)) & \fBAIPS_PACRI_SP1_MASK\fP)"

.SS "#define AIPS_PACRI_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRI_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRI_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP2_SHIFT\fP)) & \fBAIPS_PACRI_SP2_MASK\fP)"

.SS "#define AIPS_PACRI_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRI_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRI_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP3_SHIFT\fP)) & \fBAIPS_PACRI_SP3_MASK\fP)"

.SS "#define AIPS_PACRI_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRI_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRI_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP4_SHIFT\fP)) & \fBAIPS_PACRI_SP4_MASK\fP)"

.SS "#define AIPS_PACRI_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRI_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRI_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP5_SHIFT\fP)) & \fBAIPS_PACRI_SP5_MASK\fP)"

.SS "#define AIPS_PACRI_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRI_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRI_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP6_SHIFT\fP)) & \fBAIPS_PACRI_SP6_MASK\fP)"

.SS "#define AIPS_PACRI_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRI_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRI_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_SP7_SHIFT\fP)) & \fBAIPS_PACRI_SP7_MASK\fP)"

.SS "#define AIPS_PACRI_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRI_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRI_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP0_SHIFT\fP)) & \fBAIPS_PACRI_TP0_MASK\fP)"

.SS "#define AIPS_PACRI_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRI_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRI_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP1_SHIFT\fP)) & \fBAIPS_PACRI_TP1_MASK\fP)"

.SS "#define AIPS_PACRI_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRI_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRI_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP2_SHIFT\fP)) & \fBAIPS_PACRI_TP2_MASK\fP)"

.SS "#define AIPS_PACRI_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRI_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRI_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP3_SHIFT\fP)) & \fBAIPS_PACRI_TP3_MASK\fP)"

.SS "#define AIPS_PACRI_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRI_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRI_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP4_SHIFT\fP)) & \fBAIPS_PACRI_TP4_MASK\fP)"

.SS "#define AIPS_PACRI_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRI_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRI_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP5_SHIFT\fP)) & \fBAIPS_PACRI_TP5_MASK\fP)"

.SS "#define AIPS_PACRI_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRI_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRI_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP6_SHIFT\fP)) & \fBAIPS_PACRI_TP6_MASK\fP)"

.SS "#define AIPS_PACRI_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRI_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRI_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_TP7_SHIFT\fP)) & \fBAIPS_PACRI_TP7_MASK\fP)"

.SS "#define AIPS_PACRI_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRI_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRI_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP0_SHIFT\fP)) & \fBAIPS_PACRI_WP0_MASK\fP)"

.SS "#define AIPS_PACRI_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRI_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRI_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP1_SHIFT\fP)) & \fBAIPS_PACRI_WP1_MASK\fP)"

.SS "#define AIPS_PACRI_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRI_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRI_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP2_SHIFT\fP)) & \fBAIPS_PACRI_WP2_MASK\fP)"

.SS "#define AIPS_PACRI_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRI_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRI_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP3_SHIFT\fP)) & \fBAIPS_PACRI_WP3_MASK\fP)"

.SS "#define AIPS_PACRI_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRI_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRI_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP4_SHIFT\fP)) & \fBAIPS_PACRI_WP4_MASK\fP)"

.SS "#define AIPS_PACRI_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRI_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRI_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP5_SHIFT\fP)) & \fBAIPS_PACRI_WP5_MASK\fP)"

.SS "#define AIPS_PACRI_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRI_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRI_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP6_SHIFT\fP)) & \fBAIPS_PACRI_WP6_MASK\fP)"

.SS "#define AIPS_PACRI_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRI_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRI_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRI_WP7_SHIFT\fP)) & \fBAIPS_PACRI_WP7_MASK\fP)"

.SS "#define AIPS_PACRI_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRI_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRJ_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP0_SHIFT\fP)) & \fBAIPS_PACRJ_SP0_MASK\fP)"

.SS "#define AIPS_PACRJ_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRJ_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRJ_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP1_SHIFT\fP)) & \fBAIPS_PACRJ_SP1_MASK\fP)"

.SS "#define AIPS_PACRJ_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRJ_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRJ_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP2_SHIFT\fP)) & \fBAIPS_PACRJ_SP2_MASK\fP)"

.SS "#define AIPS_PACRJ_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRJ_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRJ_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP3_SHIFT\fP)) & \fBAIPS_PACRJ_SP3_MASK\fP)"

.SS "#define AIPS_PACRJ_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRJ_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRJ_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP4_SHIFT\fP)) & \fBAIPS_PACRJ_SP4_MASK\fP)"

.SS "#define AIPS_PACRJ_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRJ_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRJ_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP5_SHIFT\fP)) & \fBAIPS_PACRJ_SP5_MASK\fP)"

.SS "#define AIPS_PACRJ_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRJ_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRJ_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP6_SHIFT\fP)) & \fBAIPS_PACRJ_SP6_MASK\fP)"

.SS "#define AIPS_PACRJ_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRJ_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRJ_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_SP7_SHIFT\fP)) & \fBAIPS_PACRJ_SP7_MASK\fP)"

.SS "#define AIPS_PACRJ_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRJ_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRJ_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP0_SHIFT\fP)) & \fBAIPS_PACRJ_TP0_MASK\fP)"

.SS "#define AIPS_PACRJ_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRJ_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRJ_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP1_SHIFT\fP)) & \fBAIPS_PACRJ_TP1_MASK\fP)"

.SS "#define AIPS_PACRJ_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRJ_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRJ_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP2_SHIFT\fP)) & \fBAIPS_PACRJ_TP2_MASK\fP)"

.SS "#define AIPS_PACRJ_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRJ_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRJ_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP3_SHIFT\fP)) & \fBAIPS_PACRJ_TP3_MASK\fP)"

.SS "#define AIPS_PACRJ_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRJ_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRJ_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP4_SHIFT\fP)) & \fBAIPS_PACRJ_TP4_MASK\fP)"

.SS "#define AIPS_PACRJ_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRJ_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRJ_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP5_SHIFT\fP)) & \fBAIPS_PACRJ_TP5_MASK\fP)"

.SS "#define AIPS_PACRJ_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRJ_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRJ_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP6_SHIFT\fP)) & \fBAIPS_PACRJ_TP6_MASK\fP)"

.SS "#define AIPS_PACRJ_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRJ_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRJ_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_TP7_SHIFT\fP)) & \fBAIPS_PACRJ_TP7_MASK\fP)"

.SS "#define AIPS_PACRJ_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRJ_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRJ_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP0_SHIFT\fP)) & \fBAIPS_PACRJ_WP0_MASK\fP)"

.SS "#define AIPS_PACRJ_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRJ_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRJ_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP1_SHIFT\fP)) & \fBAIPS_PACRJ_WP1_MASK\fP)"

.SS "#define AIPS_PACRJ_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRJ_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRJ_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP2_SHIFT\fP)) & \fBAIPS_PACRJ_WP2_MASK\fP)"

.SS "#define AIPS_PACRJ_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRJ_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRJ_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP3_SHIFT\fP)) & \fBAIPS_PACRJ_WP3_MASK\fP)"

.SS "#define AIPS_PACRJ_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRJ_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRJ_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP4_SHIFT\fP)) & \fBAIPS_PACRJ_WP4_MASK\fP)"

.SS "#define AIPS_PACRJ_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRJ_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRJ_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP5_SHIFT\fP)) & \fBAIPS_PACRJ_WP5_MASK\fP)"

.SS "#define AIPS_PACRJ_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRJ_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRJ_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP6_SHIFT\fP)) & \fBAIPS_PACRJ_WP6_MASK\fP)"

.SS "#define AIPS_PACRJ_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRJ_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRJ_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRJ_WP7_SHIFT\fP)) & \fBAIPS_PACRJ_WP7_MASK\fP)"

.SS "#define AIPS_PACRJ_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRJ_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRK_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP0_SHIFT\fP)) & \fBAIPS_PACRK_SP0_MASK\fP)"

.SS "#define AIPS_PACRK_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRK_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRK_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP1_SHIFT\fP)) & \fBAIPS_PACRK_SP1_MASK\fP)"

.SS "#define AIPS_PACRK_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRK_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRK_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP2_SHIFT\fP)) & \fBAIPS_PACRK_SP2_MASK\fP)"

.SS "#define AIPS_PACRK_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRK_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRK_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP3_SHIFT\fP)) & \fBAIPS_PACRK_SP3_MASK\fP)"

.SS "#define AIPS_PACRK_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRK_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRK_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP4_SHIFT\fP)) & \fBAIPS_PACRK_SP4_MASK\fP)"

.SS "#define AIPS_PACRK_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRK_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRK_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP5_SHIFT\fP)) & \fBAIPS_PACRK_SP5_MASK\fP)"

.SS "#define AIPS_PACRK_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRK_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRK_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP6_SHIFT\fP)) & \fBAIPS_PACRK_SP6_MASK\fP)"

.SS "#define AIPS_PACRK_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRK_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRK_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_SP7_SHIFT\fP)) & \fBAIPS_PACRK_SP7_MASK\fP)"

.SS "#define AIPS_PACRK_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRK_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRK_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP0_SHIFT\fP)) & \fBAIPS_PACRK_TP0_MASK\fP)"

.SS "#define AIPS_PACRK_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRK_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRK_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP1_SHIFT\fP)) & \fBAIPS_PACRK_TP1_MASK\fP)"

.SS "#define AIPS_PACRK_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRK_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRK_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP2_SHIFT\fP)) & \fBAIPS_PACRK_TP2_MASK\fP)"

.SS "#define AIPS_PACRK_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRK_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRK_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP3_SHIFT\fP)) & \fBAIPS_PACRK_TP3_MASK\fP)"

.SS "#define AIPS_PACRK_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRK_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRK_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP4_SHIFT\fP)) & \fBAIPS_PACRK_TP4_MASK\fP)"

.SS "#define AIPS_PACRK_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRK_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRK_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP5_SHIFT\fP)) & \fBAIPS_PACRK_TP5_MASK\fP)"

.SS "#define AIPS_PACRK_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRK_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRK_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP6_SHIFT\fP)) & \fBAIPS_PACRK_TP6_MASK\fP)"

.SS "#define AIPS_PACRK_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRK_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRK_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_TP7_SHIFT\fP)) & \fBAIPS_PACRK_TP7_MASK\fP)"

.SS "#define AIPS_PACRK_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRK_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRK_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP0_SHIFT\fP)) & \fBAIPS_PACRK_WP0_MASK\fP)"

.SS "#define AIPS_PACRK_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRK_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRK_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP1_SHIFT\fP)) & \fBAIPS_PACRK_WP1_MASK\fP)"

.SS "#define AIPS_PACRK_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRK_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRK_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP2_SHIFT\fP)) & \fBAIPS_PACRK_WP2_MASK\fP)"

.SS "#define AIPS_PACRK_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRK_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRK_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP3_SHIFT\fP)) & \fBAIPS_PACRK_WP3_MASK\fP)"

.SS "#define AIPS_PACRK_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRK_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRK_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP4_SHIFT\fP)) & \fBAIPS_PACRK_WP4_MASK\fP)"

.SS "#define AIPS_PACRK_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRK_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRK_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP5_SHIFT\fP)) & \fBAIPS_PACRK_WP5_MASK\fP)"

.SS "#define AIPS_PACRK_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRK_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRK_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP6_SHIFT\fP)) & \fBAIPS_PACRK_WP6_MASK\fP)"

.SS "#define AIPS_PACRK_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRK_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRK_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRK_WP7_SHIFT\fP)) & \fBAIPS_PACRK_WP7_MASK\fP)"

.SS "#define AIPS_PACRK_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRK_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRL_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP0_SHIFT\fP)) & \fBAIPS_PACRL_SP0_MASK\fP)"

.SS "#define AIPS_PACRL_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRL_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRL_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP1_SHIFT\fP)) & \fBAIPS_PACRL_SP1_MASK\fP)"

.SS "#define AIPS_PACRL_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRL_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRL_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP2_SHIFT\fP)) & \fBAIPS_PACRL_SP2_MASK\fP)"

.SS "#define AIPS_PACRL_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRL_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRL_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP3_SHIFT\fP)) & \fBAIPS_PACRL_SP3_MASK\fP)"

.SS "#define AIPS_PACRL_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRL_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRL_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP4_SHIFT\fP)) & \fBAIPS_PACRL_SP4_MASK\fP)"

.SS "#define AIPS_PACRL_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRL_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRL_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP5_SHIFT\fP)) & \fBAIPS_PACRL_SP5_MASK\fP)"

.SS "#define AIPS_PACRL_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRL_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRL_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP6_SHIFT\fP)) & \fBAIPS_PACRL_SP6_MASK\fP)"

.SS "#define AIPS_PACRL_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRL_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRL_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_SP7_SHIFT\fP)) & \fBAIPS_PACRL_SP7_MASK\fP)"

.SS "#define AIPS_PACRL_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRL_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRL_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP0_SHIFT\fP)) & \fBAIPS_PACRL_TP0_MASK\fP)"

.SS "#define AIPS_PACRL_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRL_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRL_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP1_SHIFT\fP)) & \fBAIPS_PACRL_TP1_MASK\fP)"

.SS "#define AIPS_PACRL_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRL_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRL_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP2_SHIFT\fP)) & \fBAIPS_PACRL_TP2_MASK\fP)"

.SS "#define AIPS_PACRL_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRL_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRL_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP3_SHIFT\fP)) & \fBAIPS_PACRL_TP3_MASK\fP)"

.SS "#define AIPS_PACRL_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRL_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRL_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP4_SHIFT\fP)) & \fBAIPS_PACRL_TP4_MASK\fP)"

.SS "#define AIPS_PACRL_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRL_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRL_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP5_SHIFT\fP)) & \fBAIPS_PACRL_TP5_MASK\fP)"

.SS "#define AIPS_PACRL_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRL_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRL_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP6_SHIFT\fP)) & \fBAIPS_PACRL_TP6_MASK\fP)"

.SS "#define AIPS_PACRL_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRL_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRL_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_TP7_SHIFT\fP)) & \fBAIPS_PACRL_TP7_MASK\fP)"

.SS "#define AIPS_PACRL_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRL_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRL_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP0_SHIFT\fP)) & \fBAIPS_PACRL_WP0_MASK\fP)"

.SS "#define AIPS_PACRL_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRL_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRL_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP1_SHIFT\fP)) & \fBAIPS_PACRL_WP1_MASK\fP)"

.SS "#define AIPS_PACRL_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRL_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRL_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP2_SHIFT\fP)) & \fBAIPS_PACRL_WP2_MASK\fP)"

.SS "#define AIPS_PACRL_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRL_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRL_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP3_SHIFT\fP)) & \fBAIPS_PACRL_WP3_MASK\fP)"

.SS "#define AIPS_PACRL_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRL_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRL_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP4_SHIFT\fP)) & \fBAIPS_PACRL_WP4_MASK\fP)"

.SS "#define AIPS_PACRL_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRL_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRL_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP5_SHIFT\fP)) & \fBAIPS_PACRL_WP5_MASK\fP)"

.SS "#define AIPS_PACRL_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRL_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRL_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP6_SHIFT\fP)) & \fBAIPS_PACRL_WP6_MASK\fP)"

.SS "#define AIPS_PACRL_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRL_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRL_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRL_WP7_SHIFT\fP)) & \fBAIPS_PACRL_WP7_MASK\fP)"

.SS "#define AIPS_PACRL_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRL_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRM_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP0_SHIFT\fP)) & \fBAIPS_PACRM_SP0_MASK\fP)"

.SS "#define AIPS_PACRM_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRM_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRM_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP1_SHIFT\fP)) & \fBAIPS_PACRM_SP1_MASK\fP)"

.SS "#define AIPS_PACRM_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRM_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRM_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP2_SHIFT\fP)) & \fBAIPS_PACRM_SP2_MASK\fP)"

.SS "#define AIPS_PACRM_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRM_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRM_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP3_SHIFT\fP)) & \fBAIPS_PACRM_SP3_MASK\fP)"

.SS "#define AIPS_PACRM_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRM_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRM_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP4_SHIFT\fP)) & \fBAIPS_PACRM_SP4_MASK\fP)"

.SS "#define AIPS_PACRM_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRM_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRM_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP5_SHIFT\fP)) & \fBAIPS_PACRM_SP5_MASK\fP)"

.SS "#define AIPS_PACRM_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRM_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRM_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP6_SHIFT\fP)) & \fBAIPS_PACRM_SP6_MASK\fP)"

.SS "#define AIPS_PACRM_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRM_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRM_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_SP7_SHIFT\fP)) & \fBAIPS_PACRM_SP7_MASK\fP)"

.SS "#define AIPS_PACRM_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRM_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRM_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP0_SHIFT\fP)) & \fBAIPS_PACRM_TP0_MASK\fP)"

.SS "#define AIPS_PACRM_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRM_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRM_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP1_SHIFT\fP)) & \fBAIPS_PACRM_TP1_MASK\fP)"

.SS "#define AIPS_PACRM_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRM_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRM_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP2_SHIFT\fP)) & \fBAIPS_PACRM_TP2_MASK\fP)"

.SS "#define AIPS_PACRM_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRM_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRM_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP3_SHIFT\fP)) & \fBAIPS_PACRM_TP3_MASK\fP)"

.SS "#define AIPS_PACRM_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRM_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRM_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP4_SHIFT\fP)) & \fBAIPS_PACRM_TP4_MASK\fP)"

.SS "#define AIPS_PACRM_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRM_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRM_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP5_SHIFT\fP)) & \fBAIPS_PACRM_TP5_MASK\fP)"

.SS "#define AIPS_PACRM_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRM_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRM_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP6_SHIFT\fP)) & \fBAIPS_PACRM_TP6_MASK\fP)"

.SS "#define AIPS_PACRM_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRM_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRM_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_TP7_SHIFT\fP)) & \fBAIPS_PACRM_TP7_MASK\fP)"

.SS "#define AIPS_PACRM_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRM_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRM_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP0_SHIFT\fP)) & \fBAIPS_PACRM_WP0_MASK\fP)"

.SS "#define AIPS_PACRM_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRM_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRM_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP1_SHIFT\fP)) & \fBAIPS_PACRM_WP1_MASK\fP)"

.SS "#define AIPS_PACRM_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRM_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRM_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP2_SHIFT\fP)) & \fBAIPS_PACRM_WP2_MASK\fP)"

.SS "#define AIPS_PACRM_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRM_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRM_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP3_SHIFT\fP)) & \fBAIPS_PACRM_WP3_MASK\fP)"

.SS "#define AIPS_PACRM_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRM_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRM_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP4_SHIFT\fP)) & \fBAIPS_PACRM_WP4_MASK\fP)"

.SS "#define AIPS_PACRM_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRM_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRM_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP5_SHIFT\fP)) & \fBAIPS_PACRM_WP5_MASK\fP)"

.SS "#define AIPS_PACRM_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRM_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRM_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP6_SHIFT\fP)) & \fBAIPS_PACRM_WP6_MASK\fP)"

.SS "#define AIPS_PACRM_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRM_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRM_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRM_WP7_SHIFT\fP)) & \fBAIPS_PACRM_WP7_MASK\fP)"

.SS "#define AIPS_PACRM_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRM_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRN_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP0_SHIFT\fP)) & \fBAIPS_PACRN_SP0_MASK\fP)"

.SS "#define AIPS_PACRN_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRN_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRN_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP1_SHIFT\fP)) & \fBAIPS_PACRN_SP1_MASK\fP)"

.SS "#define AIPS_PACRN_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRN_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRN_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP2_SHIFT\fP)) & \fBAIPS_PACRN_SP2_MASK\fP)"

.SS "#define AIPS_PACRN_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRN_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRN_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP3_SHIFT\fP)) & \fBAIPS_PACRN_SP3_MASK\fP)"

.SS "#define AIPS_PACRN_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRN_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRN_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP4_SHIFT\fP)) & \fBAIPS_PACRN_SP4_MASK\fP)"

.SS "#define AIPS_PACRN_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRN_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRN_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP5_SHIFT\fP)) & \fBAIPS_PACRN_SP5_MASK\fP)"

.SS "#define AIPS_PACRN_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRN_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRN_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP6_SHIFT\fP)) & \fBAIPS_PACRN_SP6_MASK\fP)"

.SS "#define AIPS_PACRN_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRN_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRN_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_SP7_SHIFT\fP)) & \fBAIPS_PACRN_SP7_MASK\fP)"

.SS "#define AIPS_PACRN_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRN_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRN_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP0_SHIFT\fP)) & \fBAIPS_PACRN_TP0_MASK\fP)"

.SS "#define AIPS_PACRN_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRN_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRN_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP1_SHIFT\fP)) & \fBAIPS_PACRN_TP1_MASK\fP)"

.SS "#define AIPS_PACRN_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRN_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRN_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP2_SHIFT\fP)) & \fBAIPS_PACRN_TP2_MASK\fP)"

.SS "#define AIPS_PACRN_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRN_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRN_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP3_SHIFT\fP)) & \fBAIPS_PACRN_TP3_MASK\fP)"

.SS "#define AIPS_PACRN_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRN_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRN_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP4_SHIFT\fP)) & \fBAIPS_PACRN_TP4_MASK\fP)"

.SS "#define AIPS_PACRN_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRN_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRN_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP5_SHIFT\fP)) & \fBAIPS_PACRN_TP5_MASK\fP)"

.SS "#define AIPS_PACRN_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRN_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRN_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP6_SHIFT\fP)) & \fBAIPS_PACRN_TP6_MASK\fP)"

.SS "#define AIPS_PACRN_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRN_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRN_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_TP7_SHIFT\fP)) & \fBAIPS_PACRN_TP7_MASK\fP)"

.SS "#define AIPS_PACRN_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRN_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRN_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP0_SHIFT\fP)) & \fBAIPS_PACRN_WP0_MASK\fP)"

.SS "#define AIPS_PACRN_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRN_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRN_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP1_SHIFT\fP)) & \fBAIPS_PACRN_WP1_MASK\fP)"

.SS "#define AIPS_PACRN_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRN_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRN_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP2_SHIFT\fP)) & \fBAIPS_PACRN_WP2_MASK\fP)"

.SS "#define AIPS_PACRN_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRN_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRN_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP3_SHIFT\fP)) & \fBAIPS_PACRN_WP3_MASK\fP)"

.SS "#define AIPS_PACRN_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRN_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRN_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP4_SHIFT\fP)) & \fBAIPS_PACRN_WP4_MASK\fP)"

.SS "#define AIPS_PACRN_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRN_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRN_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP5_SHIFT\fP)) & \fBAIPS_PACRN_WP5_MASK\fP)"

.SS "#define AIPS_PACRN_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRN_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRN_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP6_SHIFT\fP)) & \fBAIPS_PACRN_WP6_MASK\fP)"

.SS "#define AIPS_PACRN_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRN_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRN_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRN_WP7_SHIFT\fP)) & \fBAIPS_PACRN_WP7_MASK\fP)"

.SS "#define AIPS_PACRN_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRN_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRO_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP0_SHIFT\fP)) & \fBAIPS_PACRO_SP0_MASK\fP)"

.SS "#define AIPS_PACRO_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRO_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRO_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP1_SHIFT\fP)) & \fBAIPS_PACRO_SP1_MASK\fP)"

.SS "#define AIPS_PACRO_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRO_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRO_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP2_SHIFT\fP)) & \fBAIPS_PACRO_SP2_MASK\fP)"

.SS "#define AIPS_PACRO_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRO_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRO_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP3_SHIFT\fP)) & \fBAIPS_PACRO_SP3_MASK\fP)"

.SS "#define AIPS_PACRO_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRO_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRO_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP4_SHIFT\fP)) & \fBAIPS_PACRO_SP4_MASK\fP)"

.SS "#define AIPS_PACRO_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRO_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRO_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP5_SHIFT\fP)) & \fBAIPS_PACRO_SP5_MASK\fP)"

.SS "#define AIPS_PACRO_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRO_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRO_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP6_SHIFT\fP)) & \fBAIPS_PACRO_SP6_MASK\fP)"

.SS "#define AIPS_PACRO_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRO_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRO_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_SP7_SHIFT\fP)) & \fBAIPS_PACRO_SP7_MASK\fP)"

.SS "#define AIPS_PACRO_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRO_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRO_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP0_SHIFT\fP)) & \fBAIPS_PACRO_TP0_MASK\fP)"

.SS "#define AIPS_PACRO_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRO_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRO_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP1_SHIFT\fP)) & \fBAIPS_PACRO_TP1_MASK\fP)"

.SS "#define AIPS_PACRO_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRO_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRO_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP2_SHIFT\fP)) & \fBAIPS_PACRO_TP2_MASK\fP)"

.SS "#define AIPS_PACRO_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRO_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRO_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP3_SHIFT\fP)) & \fBAIPS_PACRO_TP3_MASK\fP)"

.SS "#define AIPS_PACRO_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRO_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRO_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP4_SHIFT\fP)) & \fBAIPS_PACRO_TP4_MASK\fP)"

.SS "#define AIPS_PACRO_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRO_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRO_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP5_SHIFT\fP)) & \fBAIPS_PACRO_TP5_MASK\fP)"

.SS "#define AIPS_PACRO_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRO_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRO_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP6_SHIFT\fP)) & \fBAIPS_PACRO_TP6_MASK\fP)"

.SS "#define AIPS_PACRO_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRO_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRO_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_TP7_SHIFT\fP)) & \fBAIPS_PACRO_TP7_MASK\fP)"

.SS "#define AIPS_PACRO_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRO_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRO_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP0_SHIFT\fP)) & \fBAIPS_PACRO_WP0_MASK\fP)"

.SS "#define AIPS_PACRO_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRO_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRO_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP1_SHIFT\fP)) & \fBAIPS_PACRO_WP1_MASK\fP)"

.SS "#define AIPS_PACRO_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRO_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRO_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP2_SHIFT\fP)) & \fBAIPS_PACRO_WP2_MASK\fP)"

.SS "#define AIPS_PACRO_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRO_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRO_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP3_SHIFT\fP)) & \fBAIPS_PACRO_WP3_MASK\fP)"

.SS "#define AIPS_PACRO_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRO_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRO_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP4_SHIFT\fP)) & \fBAIPS_PACRO_WP4_MASK\fP)"

.SS "#define AIPS_PACRO_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRO_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRO_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP5_SHIFT\fP)) & \fBAIPS_PACRO_WP5_MASK\fP)"

.SS "#define AIPS_PACRO_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRO_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRO_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP6_SHIFT\fP)) & \fBAIPS_PACRO_WP6_MASK\fP)"

.SS "#define AIPS_PACRO_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRO_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRO_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRO_WP7_SHIFT\fP)) & \fBAIPS_PACRO_WP7_MASK\fP)"

.SS "#define AIPS_PACRO_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRO_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRP_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP0_SHIFT\fP)) & \fBAIPS_PACRP_SP0_MASK\fP)"

.SS "#define AIPS_PACRP_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRP_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRP_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP1_SHIFT\fP)) & \fBAIPS_PACRP_SP1_MASK\fP)"

.SS "#define AIPS_PACRP_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRP_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRP_SP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP2_SHIFT\fP)) & \fBAIPS_PACRP_SP2_MASK\fP)"

.SS "#define AIPS_PACRP_SP2_MASK   (0x400000U)"

.SS "#define AIPS_PACRP_SP2_SHIFT   (22U)"

.SS "#define AIPS_PACRP_SP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP3_SHIFT\fP)) & \fBAIPS_PACRP_SP3_MASK\fP)"

.SS "#define AIPS_PACRP_SP3_MASK   (0x40000U)"

.SS "#define AIPS_PACRP_SP3_SHIFT   (18U)"

.SS "#define AIPS_PACRP_SP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP4_SHIFT\fP)) & \fBAIPS_PACRP_SP4_MASK\fP)"

.SS "#define AIPS_PACRP_SP4_MASK   (0x4000U)"

.SS "#define AIPS_PACRP_SP4_SHIFT   (14U)"

.SS "#define AIPS_PACRP_SP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP5_SHIFT\fP)) & \fBAIPS_PACRP_SP5_MASK\fP)"

.SS "#define AIPS_PACRP_SP5_MASK   (0x400U)"

.SS "#define AIPS_PACRP_SP5_SHIFT   (10U)"

.SS "#define AIPS_PACRP_SP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP6_SHIFT\fP)) & \fBAIPS_PACRP_SP6_MASK\fP)"

.SS "#define AIPS_PACRP_SP6_MASK   (0x40U)"

.SS "#define AIPS_PACRP_SP6_SHIFT   (6U)"

.SS "#define AIPS_PACRP_SP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_SP7_SHIFT\fP)) & \fBAIPS_PACRP_SP7_MASK\fP)"

.SS "#define AIPS_PACRP_SP7_MASK   (0x4U)"

.SS "#define AIPS_PACRP_SP7_SHIFT   (2U)"

.SS "#define AIPS_PACRP_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP0_SHIFT\fP)) & \fBAIPS_PACRP_TP0_MASK\fP)"

.SS "#define AIPS_PACRP_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRP_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRP_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP1_SHIFT\fP)) & \fBAIPS_PACRP_TP1_MASK\fP)"

.SS "#define AIPS_PACRP_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRP_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRP_TP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP2_SHIFT\fP)) & \fBAIPS_PACRP_TP2_MASK\fP)"

.SS "#define AIPS_PACRP_TP2_MASK   (0x100000U)"

.SS "#define AIPS_PACRP_TP2_SHIFT   (20U)"

.SS "#define AIPS_PACRP_TP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP3_SHIFT\fP)) & \fBAIPS_PACRP_TP3_MASK\fP)"

.SS "#define AIPS_PACRP_TP3_MASK   (0x10000U)"

.SS "#define AIPS_PACRP_TP3_SHIFT   (16U)"

.SS "#define AIPS_PACRP_TP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP4_SHIFT\fP)) & \fBAIPS_PACRP_TP4_MASK\fP)"

.SS "#define AIPS_PACRP_TP4_MASK   (0x1000U)"

.SS "#define AIPS_PACRP_TP4_SHIFT   (12U)"

.SS "#define AIPS_PACRP_TP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP5_SHIFT\fP)) & \fBAIPS_PACRP_TP5_MASK\fP)"

.SS "#define AIPS_PACRP_TP5_MASK   (0x100U)"

.SS "#define AIPS_PACRP_TP5_SHIFT   (8U)"

.SS "#define AIPS_PACRP_TP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP6_SHIFT\fP)) & \fBAIPS_PACRP_TP6_MASK\fP)"

.SS "#define AIPS_PACRP_TP6_MASK   (0x10U)"

.SS "#define AIPS_PACRP_TP6_SHIFT   (4U)"

.SS "#define AIPS_PACRP_TP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_TP7_SHIFT\fP)) & \fBAIPS_PACRP_TP7_MASK\fP)"

.SS "#define AIPS_PACRP_TP7_MASK   (0x1U)"

.SS "#define AIPS_PACRP_TP7_SHIFT   (0U)"

.SS "#define AIPS_PACRP_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP0_SHIFT\fP)) & \fBAIPS_PACRP_WP0_MASK\fP)"

.SS "#define AIPS_PACRP_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRP_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRP_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP1_SHIFT\fP)) & \fBAIPS_PACRP_WP1_MASK\fP)"

.SS "#define AIPS_PACRP_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRP_WP1_SHIFT   (25U)"

.SS "#define AIPS_PACRP_WP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP2_SHIFT\fP)) & \fBAIPS_PACRP_WP2_MASK\fP)"

.SS "#define AIPS_PACRP_WP2_MASK   (0x200000U)"

.SS "#define AIPS_PACRP_WP2_SHIFT   (21U)"

.SS "#define AIPS_PACRP_WP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP3_SHIFT\fP)) & \fBAIPS_PACRP_WP3_MASK\fP)"

.SS "#define AIPS_PACRP_WP3_MASK   (0x20000U)"

.SS "#define AIPS_PACRP_WP3_SHIFT   (17U)"

.SS "#define AIPS_PACRP_WP4(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP4_SHIFT\fP)) & \fBAIPS_PACRP_WP4_MASK\fP)"

.SS "#define AIPS_PACRP_WP4_MASK   (0x2000U)"

.SS "#define AIPS_PACRP_WP4_SHIFT   (13U)"

.SS "#define AIPS_PACRP_WP5(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP5_SHIFT\fP)) & \fBAIPS_PACRP_WP5_MASK\fP)"

.SS "#define AIPS_PACRP_WP5_MASK   (0x200U)"

.SS "#define AIPS_PACRP_WP5_SHIFT   (9U)"

.SS "#define AIPS_PACRP_WP6(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP6_SHIFT\fP)) & \fBAIPS_PACRP_WP6_MASK\fP)"

.SS "#define AIPS_PACRP_WP6_MASK   (0x20U)"

.SS "#define AIPS_PACRP_WP6_SHIFT   (5U)"

.SS "#define AIPS_PACRP_WP7(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRP_WP7_SHIFT\fP)) & \fBAIPS_PACRP_WP7_MASK\fP)"

.SS "#define AIPS_PACRP_WP7_MASK   (0x2U)"

.SS "#define AIPS_PACRP_WP7_SHIFT   (1U)"

.SS "#define AIPS_PACRU_SP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRU_SP0_SHIFT\fP)) & \fBAIPS_PACRU_SP0_MASK\fP)"

.SS "#define AIPS_PACRU_SP0_MASK   (0x40000000U)"

.SS "#define AIPS_PACRU_SP0_SHIFT   (30U)"

.SS "#define AIPS_PACRU_SP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRU_SP1_SHIFT\fP)) & \fBAIPS_PACRU_SP1_MASK\fP)"

.SS "#define AIPS_PACRU_SP1_MASK   (0x4000000U)"

.SS "#define AIPS_PACRU_SP1_SHIFT   (26U)"

.SS "#define AIPS_PACRU_TP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRU_TP0_SHIFT\fP)) & \fBAIPS_PACRU_TP0_MASK\fP)"

.SS "#define AIPS_PACRU_TP0_MASK   (0x10000000U)"

.SS "#define AIPS_PACRU_TP0_SHIFT   (28U)"

.SS "#define AIPS_PACRU_TP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRU_TP1_SHIFT\fP)) & \fBAIPS_PACRU_TP1_MASK\fP)"

.SS "#define AIPS_PACRU_TP1_MASK   (0x1000000U)"

.SS "#define AIPS_PACRU_TP1_SHIFT   (24U)"

.SS "#define AIPS_PACRU_WP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRU_WP0_SHIFT\fP)) & \fBAIPS_PACRU_WP0_MASK\fP)"

.SS "#define AIPS_PACRU_WP0_MASK   (0x20000000U)"

.SS "#define AIPS_PACRU_WP0_SHIFT   (29U)"

.SS "#define AIPS_PACRU_WP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBAIPS_PACRU_WP1_SHIFT\fP)) & \fBAIPS_PACRU_WP1_MASK\fP)"

.SS "#define AIPS_PACRU_WP1_MASK   (0x2000000U)"

.SS "#define AIPS_PACRU_WP1_SHIFT   (25U)"

.SH "Author"
.PP 
Generated automatically by Doxygen for TP2_G1 from the source code\&.
