<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: CSIRX SoC Config</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__DRV__CSIRX__SOC__MODULE.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">CSIRX SoC Config<div class="ingroups"><a class="el" href="group__DRV__CSIRX__MODULE.html">CSIRX Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>This is CSIRX documentation specific to J7ES SoC </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:csirx__soc_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="csirx__soc_8h.html">csirx_soc.h</a></td></tr>
<tr class="memdesc:csirx__soc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSIRX Low Level Driver SOC specific file. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">D-PHY configuration structure.  <a href="structCsirx__DPhyCfg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafdd5956592dfaaa9a23b63de3d6abc1d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gafdd5956592dfaaa9a23b63de3d6abc1d">Csirx_initDPhyCfg</a> (<a class="el" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *dphyCfg)</td></tr>
<tr class="memdesc:gafdd5956592dfaaa9a23b63de3d6abc1d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structCsirx__DPhyCfg.html" title="D-PHY configuration structure.">Csirx_DPhyCfg</a> structure init function. Called through 'IOCTL_CSIRX_SET_DPHY_CONFIG' IOCTL.  <a href="#gafdd5956592dfaaa9a23b63de3d6abc1d">More...</a><br /></td></tr>
<tr class="separator:gafdd5956592dfaaa9a23b63de3d6abc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0263fc885770009524c67b3b26f335c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gad0263fc885770009524c67b3b26f335c">CsirxDrv_dphyrxWrapPsmClockConfig</a> (uint32_t <a class="el" href="csl__bcdma_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t <a class="el" href="tisci__otp__revision_8h.html#ae7f66047e6e39ba2bb6af8b95f00d1dd">value</a>)</td></tr>
<tr class="separator:gad0263fc885770009524c67b3b26f335c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268aae561018d312fde8e0427bb8bf7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga268aae561018d312fde8e0427bb8bf7e">CsirxDrv_dphyrxCorePpiClockConfig</a> (uint32_t <a class="el" href="csl__bcdma_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, const <a class="el" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *dphyCfg)</td></tr>
<tr class="separator:ga268aae561018d312fde8e0427bb8bf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae9091e5f63e2d60a81cec74184fad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gae7ae9091e5f63e2d60a81cec74184fad">CsirxDrv_dphyrxCoreLaneReady</a> (uint32_t <a class="el" href="csl__bcdma_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t numLanes)</td></tr>
<tr class="separator:gae7ae9091e5f63e2d60a81cec74184fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d77b66ee3d980db4341c6f5a8c3e742"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga1d77b66ee3d980db4341c6f5a8c3e742">CsirxDrv_dphyrxCoreCommonReady</a> (uint32_t <a class="el" href="csl__bcdma_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>)</td></tr>
<tr class="separator:ga1d77b66ee3d980db4341c6f5a8c3e742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc812b808d35dc3a5208c97f08abf855"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gacc812b808d35dc3a5208c97f08abf855">CsirxDrv_checkDphyrxConfig</a> (const <a class="el" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *programmedCfg, const <a class="el" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *newCfg)</td></tr>
<tr class="separator:gacc812b808d35dc3a5208c97f08abf855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf36ef5c0c95d7a5d6843036d8efc32a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gadf36ef5c0c95d7a5d6843036d8efc32a">CsirxDrv_dphyrxPsoDisable</a> (uint32_t <a class="el" href="csl__bcdma_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t <a class="el" href="tisci__otp__revision_8h.html#ae7f66047e6e39ba2bb6af8b95f00d1dd">value</a>)</td></tr>
<tr class="separator:gadf36ef5c0c95d7a5d6843036d8efc32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702b4d036bf3ac749fe400be460e779f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga702b4d036bf3ac749fe400be460e779f">CsirxDrv_dphyCommonReset</a> (uint32_t <a class="el" href="csl__bcdma_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t <a class="el" href="tisci__otp__revision_8h.html#ae7f66047e6e39ba2bb6af8b95f00d1dd">value</a>)</td></tr>
<tr class="separator:ga702b4d036bf3ac749fe400be460e779f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d30b7824cd52dca2290895fd77ed15"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga72d30b7824cd52dca2290895fd77ed15">CsirxDrv_dphyrxSetLaneBandSpeed</a> (uint32_t <a class="el" href="csl__bcdma_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, const <a class="el" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *dphyCfg)</td></tr>
<tr class="separator:ga72d30b7824cd52dca2290895fd77ed15"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga81020428a1ef9a232639e45b8b3489ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga81020428a1ef9a232639e45b8b3489ab">CSIRX_NUM_VIRTUAL_CONTEXT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:ga81020428a1ef9a232639e45b8b3489ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSIRX DRV Virtual Context: Number of virtual contexts per CSI RX port.  <a href="#ga81020428a1ef9a232639e45b8b3489ab">More...</a><br /></td></tr>
<tr class="separator:ga81020428a1ef9a232639e45b8b3489ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62289b1dfdbdf30fbc76c2a5ce73bf7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga62289b1dfdbdf30fbc76c2a5ce73bf7d">CSIRX_NUM_STREAM</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ga62289b1dfdbdf30fbc76c2a5ce73bf7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSIRX DRV Numbers: Number of stream per CSI RX module.  <a href="#ga62289b1dfdbdf30fbc76c2a5ce73bf7d">More...</a><br /></td></tr>
<tr class="separator:ga62289b1dfdbdf30fbc76c2a5ce73bf7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8708477c20c42c908c22a14dd230c493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga8708477c20c42c908c22a14dd230c493">CSIRX_CORE_PIXEL_OUTPUT_BUS_WIDTH</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="memdesc:ga8708477c20c42c908c22a14dd230c493"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output bus width from CSIRX core in bits.  <a href="#ga8708477c20c42c908c22a14dd230c493">More...</a><br /></td></tr>
<tr class="separator:ga8708477c20c42c908c22a14dd230c493"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CSIRX Module Instance ID</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbf0590c5483526b5fccdb8d889888ed3"></a>Different instances of CSI Rx Module instances.</p>
<p><a class="anchor" id="CSIRX_InstanceId"></a></p>
</td></tr>
<tr class="memitem:gaed9266871b7261bcb97284ffb5871037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gaed9266871b7261bcb97284ffb5871037">CSIRX_INSTANCE_ID_0</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:gaed9266871b7261bcb97284ffb5871037"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSIRX Module Instance ID: CSI2RX Module 0.  <a href="#gaed9266871b7261bcb97284ffb5871037">More...</a><br /></td></tr>
<tr class="separator:gaed9266871b7261bcb97284ffb5871037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1afa0be483b42fdfc76681aba2fa610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gaa1afa0be483b42fdfc76681aba2fa610">CSIRX_INSTANCE_ID_1</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:gaa1afa0be483b42fdfc76681aba2fa610"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSIRX Module Instance ID: CSI2RX Module 1.  <a href="#gaa1afa0be483b42fdfc76681aba2fa610">More...</a><br /></td></tr>
<tr class="separator:gaa1afa0be483b42fdfc76681aba2fa610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb173779428d133347ccee16859e5408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gafb173779428d133347ccee16859e5408">CSIRX_INSTANCE_ID_MAX</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="separator:gafb173779428d133347ccee16859e5408"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CSIRX SoC integration details</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5ec3884cdd8603bdb8df13cde64c01f0"></a>Different instances of CSI Rx capture module supported in the SoC and their configuration/integration supported in the SoC.</p>
<p><a class="anchor" id="CSIRX_SocDetails"></a></p>
</td></tr>
<tr class="memitem:gaf584b712b7128c09543384280ac1201e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gaf584b712b7128c09543384280ac1201e">CSIRX_NUM_STRMS_CAPT</a>&#160;&#160;&#160;<a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gafb173779428d133347ccee16859e5408">CSIRX_INSTANCE_ID_MAX</a></td></tr>
<tr class="memdesc:gaf584b712b7128c09543384280ac1201e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of capture processing streams available in the SoC.  <a href="#gaf584b712b7128c09543384280ac1201e">More...</a><br /></td></tr>
<tr class="separator:gaf584b712b7128c09543384280ac1201e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9e1d1a115513ed47d6295e37a5137a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gae9e1d1a115513ed47d6295e37a5137a9">CSIRX_NUM_STRMS_OTF</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="memdesc:gae9e1d1a115513ed47d6295e37a5137a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of OTF(VP/VISS) streams available in the SoC. Note: OTF stream is only supported on 'CSIRX_INSTANCE_ID_0' only.  <a href="#gae9e1d1a115513ed47d6295e37a5137a9">More...</a><br /></td></tr>
<tr class="separator:gae9e1d1a115513ed47d6295e37a5137a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa44d6bcc8994bc4126258c80847355ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gaa44d6bcc8994bc4126258c80847355ee">CSIRX_NUM_STRMS_LPBK</a>&#160;&#160;&#160;<a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gafb173779428d133347ccee16859e5408">CSIRX_INSTANCE_ID_MAX</a></td></tr>
<tr class="memdesc:gaa44d6bcc8994bc4126258c80847355ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of Loop-back streams available in the SoC.  <a href="#gaa44d6bcc8994bc4126258c80847355ee">More...</a><br /></td></tr>
<tr class="separator:gaa44d6bcc8994bc4126258c80847355ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0f18431c6a2233ec7236e0c40885c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gadf0f18431c6a2233ec7236e0c40885c0">CSIRX_NUM_CH_CAPT</a>&#160;&#160;&#160;((uint32_t) 32U)</td></tr>
<tr class="memdesc:gadf0f18431c6a2233ec7236e0c40885c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of capture channels per CSIRX instance.  <a href="#gadf0f18431c6a2233ec7236e0c40885c0">More...</a><br /></td></tr>
<tr class="separator:gadf0f18431c6a2233ec7236e0c40885c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2873ea4b03179af0597ea34e6a2989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gaaa2873ea4b03179af0597ea34e6a2989">CSIRX_NUM_CH_CAPT_MAX</a></td></tr>
<tr class="memdesc:gaaa2873ea4b03179af0597ea34e6a2989"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of capture channels that can run in parallel in the SoC.  <a href="#gaaa2873ea4b03179af0597ea34e6a2989">More...</a><br /></td></tr>
<tr class="separator:gaaa2873ea4b03179af0597ea34e6a2989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga176a57769b8c080e83a11c047a7df007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga176a57769b8c080e83a11c047a7df007">CSIRX_NUM_CH_OTF_MAX</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="memdesc:ga176a57769b8c080e83a11c047a7df007"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of OTF channels that can run in parallel in the SoC.  <a href="#ga176a57769b8c080e83a11c047a7df007">More...</a><br /></td></tr>
<tr class="separator:ga176a57769b8c080e83a11c047a7df007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef85f44881b577f9a166ddf498921622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gaef85f44881b577f9a166ddf498921622">CSIRX_NUM_CH_LPBK_MAX</a>&#160;&#160;&#160;((uint32_t) 4U)</td></tr>
<tr class="memdesc:gaef85f44881b577f9a166ddf498921622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Loop-back channels that can run in parallel in the SoC. Note: Though each CSI instance have one loop-back stream, only one can be used in the SoC which can be configured on any instance.  <a href="#gaef85f44881b577f9a166ddf498921622">More...</a><br /></td></tr>
<tr class="separator:gaef85f44881b577f9a166ddf498921622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fad98f7f59aaaf17602ae132065fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga99fad98f7f59aaaf17602ae132065fba">CSIRX_NUM_CH_MAX</a></td></tr>
<tr class="memdesc:ga99fad98f7f59aaaf17602ae132065fba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of channels that can be processed per CSIRX module These many valid channel configurations can exists per CSIRX DRV instance.  <a href="#ga99fad98f7f59aaaf17602ae132065fba">More...</a><br /></td></tr>
<tr class="separator:ga99fad98f7f59aaaf17602ae132065fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8548fe98befd26c49c42e52ff165d346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga8548fe98befd26c49c42e52ff165d346">CSIRX_CAPT_DATA_LANES_MAX</a>&#160;&#160;&#160;((uint32_t)4U)</td></tr>
<tr class="memdesc:ga8548fe98befd26c49c42e52ff165d346"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines total number of physical data lanes that can be used per CSIRX instance.  <a href="#ga8548fe98befd26c49c42e52ff165d346">More...</a><br /></td></tr>
<tr class="separator:ga8548fe98befd26c49c42e52ff165d346"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CSIRX D-PHY lane band speed</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpeefff0c961359f9e00ea9b097c9967a2"></a>Lane band speed options for CSIRX D-PHY.</p>
<p><a class="anchor" id="Csirx_LaneBandSpeed"></a></p>
</td></tr>
<tr class="memitem:ga91b1ea5b3574350d629ec6c6e1f2ca81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga91b1ea5b3574350d629ec6c6e1f2ca81">CSIRX_LANE_BAND_SPEED_80_TO_100_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x00U)</td></tr>
<tr class="memdesc:ga91b1ea5b3574350d629ec6c6e1f2ca81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 80 Mbps to 100 Mbps.  <a href="#ga91b1ea5b3574350d629ec6c6e1f2ca81">More...</a><br /></td></tr>
<tr class="separator:ga91b1ea5b3574350d629ec6c6e1f2ca81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a6da9f58c84d807e49f8367e6b8b134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga7a6da9f58c84d807e49f8367e6b8b134">CSIRX_LANE_BAND_SPEED_100_TO_120_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x01U)</td></tr>
<tr class="memdesc:ga7a6da9f58c84d807e49f8367e6b8b134"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 100 Mbps to 120 Mbps.  <a href="#ga7a6da9f58c84d807e49f8367e6b8b134">More...</a><br /></td></tr>
<tr class="separator:ga7a6da9f58c84d807e49f8367e6b8b134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba29a52618d5b80f25fdd9ed1ed0cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gaeba29a52618d5b80f25fdd9ed1ed0cc7">CSIRX_LANE_BAND_SPEED_120_TO_160_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x02U)</td></tr>
<tr class="memdesc:gaeba29a52618d5b80f25fdd9ed1ed0cc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 120 Mbps to 160 Mbps.  <a href="#gaeba29a52618d5b80f25fdd9ed1ed0cc7">More...</a><br /></td></tr>
<tr class="separator:gaeba29a52618d5b80f25fdd9ed1ed0cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22445855ff3ed27298343d71b14e5f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga22445855ff3ed27298343d71b14e5f07">CSIRX_LANE_BAND_SPEED_160_TO_200_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x03U)</td></tr>
<tr class="memdesc:ga22445855ff3ed27298343d71b14e5f07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 160 Mbps to 200 Mbps.  <a href="#ga22445855ff3ed27298343d71b14e5f07">More...</a><br /></td></tr>
<tr class="separator:ga22445855ff3ed27298343d71b14e5f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92001c2b1928b823815a6ff4801419cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga92001c2b1928b823815a6ff4801419cf">CSIRX_LANE_BAND_SPEED_200_TO_240_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x04U)</td></tr>
<tr class="memdesc:ga92001c2b1928b823815a6ff4801419cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 200 Mbps to 240 Mbps.  <a href="#ga92001c2b1928b823815a6ff4801419cf">More...</a><br /></td></tr>
<tr class="separator:ga92001c2b1928b823815a6ff4801419cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cbc28e170af38ad2583c01314f6a0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga6cbc28e170af38ad2583c01314f6a0ac">CSIRX_LANE_BAND_SPEED_240_TO_280_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x05U)</td></tr>
<tr class="memdesc:ga6cbc28e170af38ad2583c01314f6a0ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 240 Mbps to 280 Mbps.  <a href="#ga6cbc28e170af38ad2583c01314f6a0ac">More...</a><br /></td></tr>
<tr class="separator:ga6cbc28e170af38ad2583c01314f6a0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76fd219c78e5f72d24d457fcb24433b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga76fd219c78e5f72d24d457fcb24433b4">CSIRX_LANE_BAND_SPEED_280_TO_320_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x06U)</td></tr>
<tr class="memdesc:ga76fd219c78e5f72d24d457fcb24433b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 280 Mbps to 320 Mbps.  <a href="#ga76fd219c78e5f72d24d457fcb24433b4">More...</a><br /></td></tr>
<tr class="separator:ga76fd219c78e5f72d24d457fcb24433b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3aff55464c815c289ce0a04e722ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga5b3aff55464c815c289ce0a04e722ce4">CSIRX_LANE_BAND_SPEED_320_TO_360_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x07U)</td></tr>
<tr class="memdesc:ga5b3aff55464c815c289ce0a04e722ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 320 Mbps to 360 Mbps.  <a href="#ga5b3aff55464c815c289ce0a04e722ce4">More...</a><br /></td></tr>
<tr class="separator:ga5b3aff55464c815c289ce0a04e722ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053a7ecbc555d31acc151c4133b616b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga053a7ecbc555d31acc151c4133b616b9">CSIRX_LANE_BAND_SPEED_360_TO_400_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x08U)</td></tr>
<tr class="memdesc:ga053a7ecbc555d31acc151c4133b616b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 360 Mbps to 400 Mbps.  <a href="#ga053a7ecbc555d31acc151c4133b616b9">More...</a><br /></td></tr>
<tr class="separator:ga053a7ecbc555d31acc151c4133b616b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b7abea075f8570aca25a789eed7de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga00b7abea075f8570aca25a789eed7de8">CSIRX_LANE_BAND_SPEED_400_TO_480_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x09U)</td></tr>
<tr class="memdesc:ga00b7abea075f8570aca25a789eed7de8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 400 Mbps to 480 Mbps.  <a href="#ga00b7abea075f8570aca25a789eed7de8">More...</a><br /></td></tr>
<tr class="separator:ga00b7abea075f8570aca25a789eed7de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79164ae997cf39702bb6630985382324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga79164ae997cf39702bb6630985382324">CSIRX_LANE_BAND_SPEED_480_TO_560_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x0AU)</td></tr>
<tr class="memdesc:ga79164ae997cf39702bb6630985382324"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 480 Mbps to 560 Mbps.  <a href="#ga79164ae997cf39702bb6630985382324">More...</a><br /></td></tr>
<tr class="separator:ga79164ae997cf39702bb6630985382324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3add2caf15da2714cda87b89e32c6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gac3add2caf15da2714cda87b89e32c6fd">CSIRX_LANE_BAND_SPEED_560_TO_640_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x0BU)</td></tr>
<tr class="memdesc:gac3add2caf15da2714cda87b89e32c6fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 560 Mbps to 640 Mbps.  <a href="#gac3add2caf15da2714cda87b89e32c6fd">More...</a><br /></td></tr>
<tr class="separator:gac3add2caf15da2714cda87b89e32c6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb848ba919b57978797a115a51c96d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gafb848ba919b57978797a115a51c96d68">CSIRX_LANE_BAND_SPEED_640_TO_720_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x0CU)</td></tr>
<tr class="memdesc:gafb848ba919b57978797a115a51c96d68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 640 Mbps to 720 Mbps.  <a href="#gafb848ba919b57978797a115a51c96d68">More...</a><br /></td></tr>
<tr class="separator:gafb848ba919b57978797a115a51c96d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ba417a3a72eb8f34f624386aa0196ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga0ba417a3a72eb8f34f624386aa0196ae">CSIRX_LANE_BAND_SPEED_720_TO_800_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x0DU)</td></tr>
<tr class="memdesc:ga0ba417a3a72eb8f34f624386aa0196ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 720 Mbps to 800 Mbps.  <a href="#ga0ba417a3a72eb8f34f624386aa0196ae">More...</a><br /></td></tr>
<tr class="separator:ga0ba417a3a72eb8f34f624386aa0196ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa41ae1b8a88d870b2c8ba6e56eb66048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gaa41ae1b8a88d870b2c8ba6e56eb66048">CSIRX_LANE_BAND_SPEED_800_TO_880_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x0EU)</td></tr>
<tr class="memdesc:gaa41ae1b8a88d870b2c8ba6e56eb66048"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 800 Mbps to 880 Mbps.  <a href="#gaa41ae1b8a88d870b2c8ba6e56eb66048">More...</a><br /></td></tr>
<tr class="separator:gaa41ae1b8a88d870b2c8ba6e56eb66048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34545c51c045a841afe0555e35e6399e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga34545c51c045a841afe0555e35e6399e">CSIRX_LANE_BAND_SPEED_880_TO_1040_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x0FU)</td></tr>
<tr class="memdesc:ga34545c51c045a841afe0555e35e6399e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 880 Mbps to 1040 Mbps.  <a href="#ga34545c51c045a841afe0555e35e6399e">More...</a><br /></td></tr>
<tr class="separator:ga34545c51c045a841afe0555e35e6399e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753784797beb7372494775f3ab9f362a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga753784797beb7372494775f3ab9f362a">CSIRX_LANE_BAND_SPEED_1040_TO_1200_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x10U)</td></tr>
<tr class="memdesc:ga753784797beb7372494775f3ab9f362a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 1040 Mbps to 1200 Mbps.  <a href="#ga753784797beb7372494775f3ab9f362a">More...</a><br /></td></tr>
<tr class="separator:ga753784797beb7372494775f3ab9f362a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20c9513b9a3db60c8114028246403cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga20c9513b9a3db60c8114028246403cad">CSIRX_LANE_BAND_SPEED_1200_TO_1350_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x11U)</td></tr>
<tr class="memdesc:ga20c9513b9a3db60c8114028246403cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 1200 Mbps to 1350 Mbps.  <a href="#ga20c9513b9a3db60c8114028246403cad">More...</a><br /></td></tr>
<tr class="separator:ga20c9513b9a3db60c8114028246403cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e0e4ca9cbdfb34ac667459c723a3ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga60e0e4ca9cbdfb34ac667459c723a3ac">CSIRX_LANE_BAND_SPEED_1350_TO_1500_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x12U)</td></tr>
<tr class="memdesc:ga60e0e4ca9cbdfb34ac667459c723a3ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 1350 Mbps to 1500 Mbps.  <a href="#ga60e0e4ca9cbdfb34ac667459c723a3ac">More...</a><br /></td></tr>
<tr class="separator:ga60e0e4ca9cbdfb34ac667459c723a3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f8a95c587ea2a2b7e2da1ccea7b696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga13f8a95c587ea2a2b7e2da1ccea7b696">CSIRX_LANE_BAND_SPEED_1500_TO_1750_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x13U)</td></tr>
<tr class="memdesc:ga13f8a95c587ea2a2b7e2da1ccea7b696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 1500 Mbps to 1750 Mbps.  <a href="#ga13f8a95c587ea2a2b7e2da1ccea7b696">More...</a><br /></td></tr>
<tr class="separator:ga13f8a95c587ea2a2b7e2da1ccea7b696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2affb6f533359a338c4a0d095c38bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gaf2affb6f533359a338c4a0d095c38bbc">CSIRX_LANE_BAND_SPEED_1750_TO_2000_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x14U)</td></tr>
<tr class="memdesc:gaf2affb6f533359a338c4a0d095c38bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 1750 Mbps to 2000 Mbps.  <a href="#gaf2affb6f533359a338c4a0d095c38bbc">More...</a><br /></td></tr>
<tr class="separator:gaf2affb6f533359a338c4a0d095c38bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84fbdcc32e60ea1f2e8f0d59e60d30bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#ga84fbdcc32e60ea1f2e8f0d59e60d30bc">CSIRX_LANE_BAND_SPEED_2000_TO_2250_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x15U)</td></tr>
<tr class="memdesc:ga84fbdcc32e60ea1f2e8f0d59e60d30bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 2000 Mbps to 2250 Mbps.  <a href="#ga84fbdcc32e60ea1f2e8f0d59e60d30bc">More...</a><br /></td></tr>
<tr class="separator:ga84fbdcc32e60ea1f2e8f0d59e60d30bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca98fc0d3ade88a16973601b00def200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gaca98fc0d3ade88a16973601b00def200">CSIRX_LANE_BAND_SPEED_2250_TO_2500_MBPS</a>&#160;&#160;&#160;((uint32_t) 0x16U)</td></tr>
<tr class="memdesc:gaca98fc0d3ade88a16973601b00def200"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: 2250 Mbps to 2500 Mbps.  <a href="#gaca98fc0d3ade88a16973601b00def200">More...</a><br /></td></tr>
<tr class="separator:gaca98fc0d3ade88a16973601b00def200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac971f0141b9930d3abbaf66f994cbe66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gac971f0141b9930d3abbaf66f994cbe66">CSIRX_LANE_BAND_SPEED_RESERVED</a>&#160;&#160;&#160;((uint32_t) 0x17U)</td></tr>
<tr class="memdesc:gac971f0141b9930d3abbaf66f994cbe66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Band Speed: Reserved.  <a href="#gac971f0141b9930d3abbaf66f994cbe66">More...</a><br /></td></tr>
<tr class="separator:gac971f0141b9930d3abbaf66f994cbe66"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaed9266871b7261bcb97284ffb5871037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed9266871b7261bcb97284ffb5871037">&#9670;&nbsp;</a></span>CSIRX_INSTANCE_ID_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_INSTANCE_ID_0&#160;&#160;&#160;((uint32_t) 0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSIRX Module Instance ID: CSI2RX Module 0. </p>

</div>
</div>
<a id="gaa1afa0be483b42fdfc76681aba2fa610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1afa0be483b42fdfc76681aba2fa610">&#9670;&nbsp;</a></span>CSIRX_INSTANCE_ID_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_INSTANCE_ID_1&#160;&#160;&#160;((uint32_t) 0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSIRX Module Instance ID: CSI2RX Module 1. </p>

</div>
</div>
<a id="gafb173779428d133347ccee16859e5408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb173779428d133347ccee16859e5408">&#9670;&nbsp;</a></span>CSIRX_INSTANCE_ID_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_INSTANCE_ID_MAX&#160;&#160;&#160;((uint32_t) 0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga81020428a1ef9a232639e45b8b3489ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81020428a1ef9a232639e45b8b3489ab">&#9670;&nbsp;</a></span>CSIRX_NUM_VIRTUAL_CONTEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_NUM_VIRTUAL_CONTEXT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSIRX DRV Virtual Context: Number of virtual contexts per CSI RX port. </p>

</div>
</div>
<a id="ga62289b1dfdbdf30fbc76c2a5ce73bf7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62289b1dfdbdf30fbc76c2a5ce73bf7d">&#9670;&nbsp;</a></span>CSIRX_NUM_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_NUM_STREAM&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSIRX DRV Numbers: Number of stream per CSI RX module. </p>

</div>
</div>
<a id="gaf584b712b7128c09543384280ac1201e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf584b712b7128c09543384280ac1201e">&#9670;&nbsp;</a></span>CSIRX_NUM_STRMS_CAPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_NUM_STRMS_CAPT&#160;&#160;&#160;<a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gafb173779428d133347ccee16859e5408">CSIRX_INSTANCE_ID_MAX</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of capture processing streams available in the SoC. </p>

</div>
</div>
<a id="gae9e1d1a115513ed47d6295e37a5137a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9e1d1a115513ed47d6295e37a5137a9">&#9670;&nbsp;</a></span>CSIRX_NUM_STRMS_OTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_NUM_STRMS_OTF&#160;&#160;&#160;((uint32_t) 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of OTF(VP/VISS) streams available in the SoC. Note: OTF stream is only supported on 'CSIRX_INSTANCE_ID_0' only. </p>

</div>
</div>
<a id="gaa44d6bcc8994bc4126258c80847355ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa44d6bcc8994bc4126258c80847355ee">&#9670;&nbsp;</a></span>CSIRX_NUM_STRMS_LPBK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_NUM_STRMS_LPBK&#160;&#160;&#160;<a class="el" href="group__DRV__CSIRX__SOC__MODULE.html#gafb173779428d133347ccee16859e5408">CSIRX_INSTANCE_ID_MAX</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of Loop-back streams available in the SoC. </p>

</div>
</div>
<a id="gadf0f18431c6a2233ec7236e0c40885c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf0f18431c6a2233ec7236e0c40885c0">&#9670;&nbsp;</a></span>CSIRX_NUM_CH_CAPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_NUM_CH_CAPT&#160;&#160;&#160;((uint32_t) 32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of capture channels per CSIRX instance. </p>

</div>
</div>
<a id="gaaa2873ea4b03179af0597ea34e6a2989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa2873ea4b03179af0597ea34e6a2989">&#9670;&nbsp;</a></span>CSIRX_NUM_CH_CAPT_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_NUM_CH_CAPT_MAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) (<a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#gadf0f18431c6a2233ec7236e0c40885c0">CSIRX_NUM_CH_CAPT</a> *\</div><div class="line">                                                        <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#gafb173779428d133347ccee16859e5408">CSIRX_INSTANCE_ID_MAX</a>))</div><div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_gadf0f18431c6a2233ec7236e0c40885c0"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#gadf0f18431c6a2233ec7236e0c40885c0">CSIRX_NUM_CH_CAPT</a></div><div class="ttdeci">#define CSIRX_NUM_CH_CAPT</div><div class="ttdoc">Number of capture channels per CSIRX instance.</div><div class="ttdef"><b>Definition:</b> csirx_soc.h:112</div></div>
<div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_gafb173779428d133347ccee16859e5408"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#gafb173779428d133347ccee16859e5408">CSIRX_INSTANCE_ID_MAX</a></div><div class="ttdeci">#define CSIRX_INSTANCE_ID_MAX</div><div class="ttdef"><b>Definition:</b> csirx_soc.h:83</div></div>
</div><!-- fragment -->
<p>Number of capture channels that can run in parallel in the SoC. </p>

</div>
</div>
<a id="ga176a57769b8c080e83a11c047a7df007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga176a57769b8c080e83a11c047a7df007">&#9670;&nbsp;</a></span>CSIRX_NUM_CH_OTF_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_NUM_CH_OTF_MAX&#160;&#160;&#160;((uint32_t) 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of OTF channels that can run in parallel in the SoC. </p>

</div>
</div>
<a id="gaef85f44881b577f9a166ddf498921622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef85f44881b577f9a166ddf498921622">&#9670;&nbsp;</a></span>CSIRX_NUM_CH_LPBK_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_NUM_CH_LPBK_MAX&#160;&#160;&#160;((uint32_t) 4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Loop-back channels that can run in parallel in the SoC. Note: Though each CSI instance have one loop-back stream, only one can be used in the SoC which can be configured on any instance. </p>

</div>
</div>
<a id="ga99fad98f7f59aaaf17602ae132065fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99fad98f7f59aaaf17602ae132065fba">&#9670;&nbsp;</a></span>CSIRX_NUM_CH_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_NUM_CH_MAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) (<a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#gadf0f18431c6a2233ec7236e0c40885c0">CSIRX_NUM_CH_CAPT</a> +\</div><div class="line">                                              <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#ga176a57769b8c080e83a11c047a7df007">CSIRX_NUM_CH_OTF_MAX</a> +\</div><div class="line">                                              <a class="code" href="group__DRV__CSIRX__SOC__MODULE.html#gaef85f44881b577f9a166ddf498921622">CSIRX_NUM_CH_LPBK_MAX</a>))</div><div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_gaef85f44881b577f9a166ddf498921622"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#gaef85f44881b577f9a166ddf498921622">CSIRX_NUM_CH_LPBK_MAX</a></div><div class="ttdeci">#define CSIRX_NUM_CH_LPBK_MAX</div><div class="ttdoc">Number of Loop-back channels that can run in parallel in the SoC. Note: Though each CSI instance have...</div><div class="ttdef"><b>Definition:</b> csirx_soc.h:122</div></div>
<div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_gadf0f18431c6a2233ec7236e0c40885c0"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#gadf0f18431c6a2233ec7236e0c40885c0">CSIRX_NUM_CH_CAPT</a></div><div class="ttdeci">#define CSIRX_NUM_CH_CAPT</div><div class="ttdoc">Number of capture channels per CSIRX instance.</div><div class="ttdef"><b>Definition:</b> csirx_soc.h:112</div></div>
<div class="ttc" id="group__DRV__CSIRX__SOC__MODULE_html_ga176a57769b8c080e83a11c047a7df007"><div class="ttname"><a href="group__DRV__CSIRX__SOC__MODULE.html#ga176a57769b8c080e83a11c047a7df007">CSIRX_NUM_CH_OTF_MAX</a></div><div class="ttdeci">#define CSIRX_NUM_CH_OTF_MAX</div><div class="ttdoc">Number of OTF channels that can run in parallel in the SoC.</div><div class="ttdef"><b>Definition:</b> csirx_soc.h:117</div></div>
</div><!-- fragment -->
<p>Maximum number of channels that can be processed per CSIRX module These many valid channel configurations can exists per CSIRX DRV instance. </p>

</div>
</div>
<a id="ga8548fe98befd26c49c42e52ff165d346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8548fe98befd26c49c42e52ff165d346">&#9670;&nbsp;</a></span>CSIRX_CAPT_DATA_LANES_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_CAPT_DATA_LANES_MAX&#160;&#160;&#160;((uint32_t)4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines total number of physical data lanes that can be used per CSIRX instance. </p>

</div>
</div>
<a id="ga91b1ea5b3574350d629ec6c6e1f2ca81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91b1ea5b3574350d629ec6c6e1f2ca81">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_80_TO_100_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_80_TO_100_MBPS&#160;&#160;&#160;((uint32_t) 0x00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 80 Mbps to 100 Mbps. </p>

</div>
</div>
<a id="ga7a6da9f58c84d807e49f8367e6b8b134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a6da9f58c84d807e49f8367e6b8b134">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_100_TO_120_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_100_TO_120_MBPS&#160;&#160;&#160;((uint32_t) 0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 100 Mbps to 120 Mbps. </p>

</div>
</div>
<a id="gaeba29a52618d5b80f25fdd9ed1ed0cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeba29a52618d5b80f25fdd9ed1ed0cc7">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_120_TO_160_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_120_TO_160_MBPS&#160;&#160;&#160;((uint32_t) 0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 120 Mbps to 160 Mbps. </p>

</div>
</div>
<a id="ga22445855ff3ed27298343d71b14e5f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22445855ff3ed27298343d71b14e5f07">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_160_TO_200_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_160_TO_200_MBPS&#160;&#160;&#160;((uint32_t) 0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 160 Mbps to 200 Mbps. </p>

</div>
</div>
<a id="ga92001c2b1928b823815a6ff4801419cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92001c2b1928b823815a6ff4801419cf">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_200_TO_240_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_200_TO_240_MBPS&#160;&#160;&#160;((uint32_t) 0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 200 Mbps to 240 Mbps. </p>

</div>
</div>
<a id="ga6cbc28e170af38ad2583c01314f6a0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cbc28e170af38ad2583c01314f6a0ac">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_240_TO_280_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_240_TO_280_MBPS&#160;&#160;&#160;((uint32_t) 0x05U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 240 Mbps to 280 Mbps. </p>

</div>
</div>
<a id="ga76fd219c78e5f72d24d457fcb24433b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76fd219c78e5f72d24d457fcb24433b4">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_280_TO_320_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_280_TO_320_MBPS&#160;&#160;&#160;((uint32_t) 0x06U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 280 Mbps to 320 Mbps. </p>

</div>
</div>
<a id="ga5b3aff55464c815c289ce0a04e722ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b3aff55464c815c289ce0a04e722ce4">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_320_TO_360_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_320_TO_360_MBPS&#160;&#160;&#160;((uint32_t) 0x07U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 320 Mbps to 360 Mbps. </p>

</div>
</div>
<a id="ga053a7ecbc555d31acc151c4133b616b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga053a7ecbc555d31acc151c4133b616b9">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_360_TO_400_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_360_TO_400_MBPS&#160;&#160;&#160;((uint32_t) 0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 360 Mbps to 400 Mbps. </p>

</div>
</div>
<a id="ga00b7abea075f8570aca25a789eed7de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00b7abea075f8570aca25a789eed7de8">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_400_TO_480_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_400_TO_480_MBPS&#160;&#160;&#160;((uint32_t) 0x09U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 400 Mbps to 480 Mbps. </p>

</div>
</div>
<a id="ga79164ae997cf39702bb6630985382324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79164ae997cf39702bb6630985382324">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_480_TO_560_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_480_TO_560_MBPS&#160;&#160;&#160;((uint32_t) 0x0AU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 480 Mbps to 560 Mbps. </p>

</div>
</div>
<a id="gac3add2caf15da2714cda87b89e32c6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3add2caf15da2714cda87b89e32c6fd">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_560_TO_640_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_560_TO_640_MBPS&#160;&#160;&#160;((uint32_t) 0x0BU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 560 Mbps to 640 Mbps. </p>

</div>
</div>
<a id="gafb848ba919b57978797a115a51c96d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb848ba919b57978797a115a51c96d68">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_640_TO_720_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_640_TO_720_MBPS&#160;&#160;&#160;((uint32_t) 0x0CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 640 Mbps to 720 Mbps. </p>

</div>
</div>
<a id="ga0ba417a3a72eb8f34f624386aa0196ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ba417a3a72eb8f34f624386aa0196ae">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_720_TO_800_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_720_TO_800_MBPS&#160;&#160;&#160;((uint32_t) 0x0DU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 720 Mbps to 800 Mbps. </p>

</div>
</div>
<a id="gaa41ae1b8a88d870b2c8ba6e56eb66048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa41ae1b8a88d870b2c8ba6e56eb66048">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_800_TO_880_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_800_TO_880_MBPS&#160;&#160;&#160;((uint32_t) 0x0EU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 800 Mbps to 880 Mbps. </p>

</div>
</div>
<a id="ga34545c51c045a841afe0555e35e6399e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34545c51c045a841afe0555e35e6399e">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_880_TO_1040_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_880_TO_1040_MBPS&#160;&#160;&#160;((uint32_t) 0x0FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 880 Mbps to 1040 Mbps. </p>

</div>
</div>
<a id="ga753784797beb7372494775f3ab9f362a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga753784797beb7372494775f3ab9f362a">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_1040_TO_1200_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_1040_TO_1200_MBPS&#160;&#160;&#160;((uint32_t) 0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 1040 Mbps to 1200 Mbps. </p>

</div>
</div>
<a id="ga20c9513b9a3db60c8114028246403cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20c9513b9a3db60c8114028246403cad">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_1200_TO_1350_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_1200_TO_1350_MBPS&#160;&#160;&#160;((uint32_t) 0x11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 1200 Mbps to 1350 Mbps. </p>

</div>
</div>
<a id="ga60e0e4ca9cbdfb34ac667459c723a3ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60e0e4ca9cbdfb34ac667459c723a3ac">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_1350_TO_1500_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_1350_TO_1500_MBPS&#160;&#160;&#160;((uint32_t) 0x12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 1350 Mbps to 1500 Mbps. </p>

</div>
</div>
<a id="ga13f8a95c587ea2a2b7e2da1ccea7b696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13f8a95c587ea2a2b7e2da1ccea7b696">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_1500_TO_1750_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_1500_TO_1750_MBPS&#160;&#160;&#160;((uint32_t) 0x13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 1500 Mbps to 1750 Mbps. </p>

</div>
</div>
<a id="gaf2affb6f533359a338c4a0d095c38bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2affb6f533359a338c4a0d095c38bbc">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_1750_TO_2000_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_1750_TO_2000_MBPS&#160;&#160;&#160;((uint32_t) 0x14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 1750 Mbps to 2000 Mbps. </p>

</div>
</div>
<a id="ga84fbdcc32e60ea1f2e8f0d59e60d30bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84fbdcc32e60ea1f2e8f0d59e60d30bc">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_2000_TO_2250_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_2000_TO_2250_MBPS&#160;&#160;&#160;((uint32_t) 0x15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 2000 Mbps to 2250 Mbps. </p>

</div>
</div>
<a id="gaca98fc0d3ade88a16973601b00def200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca98fc0d3ade88a16973601b00def200">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_2250_TO_2500_MBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_2250_TO_2500_MBPS&#160;&#160;&#160;((uint32_t) 0x16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: 2250 Mbps to 2500 Mbps. </p>

</div>
</div>
<a id="gac971f0141b9930d3abbaf66f994cbe66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac971f0141b9930d3abbaf66f994cbe66">&#9670;&nbsp;</a></span>CSIRX_LANE_BAND_SPEED_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_LANE_BAND_SPEED_RESERVED&#160;&#160;&#160;((uint32_t) 0x17U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Band Speed: Reserved. </p>

</div>
</div>
<a id="ga8708477c20c42c908c22a14dd230c493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8708477c20c42c908c22a14dd230c493">&#9670;&nbsp;</a></span>CSIRX_CORE_PIXEL_OUTPUT_BUS_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSIRX_CORE_PIXEL_OUTPUT_BUS_WIDTH&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output bus width from CSIRX core in bits. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gafdd5956592dfaaa9a23b63de3d6abc1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdd5956592dfaaa9a23b63de3d6abc1d">&#9670;&nbsp;</a></span>Csirx_initDPhyCfg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Csirx_initDPhyCfg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *&#160;</td>
          <td class="paramname"><em>dphyCfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="structCsirx__DPhyCfg.html" title="D-PHY configuration structure.">Csirx_DPhyCfg</a> structure init function. Called through 'IOCTL_CSIRX_SET_DPHY_CONFIG' IOCTL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dphyCfg</td><td>[IN] Pointer to <a class="el" href="structCsirx__DPhyCfg.html" title="D-PHY configuration structure.">Csirx_DPhyCfg</a> structure. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad0263fc885770009524c67b3b26f335c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0263fc885770009524c67b3b26f335c">&#9670;&nbsp;</a></span>CsirxDrv_dphyrxWrapPsmClockConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CsirxDrv_dphyrxWrapPsmClockConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga268aae561018d312fde8e0427bb8bf7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga268aae561018d312fde8e0427bb8bf7e">&#9670;&nbsp;</a></span>CsirxDrv_dphyrxCorePpiClockConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CsirxDrv_dphyrxCorePpiClockConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *&#160;</td>
          <td class="paramname"><em>dphyCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae7ae9091e5f63e2d60a81cec74184fad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7ae9091e5f63e2d60a81cec74184fad">&#9670;&nbsp;</a></span>CsirxDrv_dphyrxCoreLaneReady()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CsirxDrv_dphyrxCoreLaneReady </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>numLanes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1d77b66ee3d980db4341c6f5a8c3e742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d77b66ee3d980db4341c6f5a8c3e742">&#9670;&nbsp;</a></span>CsirxDrv_dphyrxCoreCommonReady()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CsirxDrv_dphyrxCoreCommonReady </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc812b808d35dc3a5208c97f08abf855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc812b808d35dc3a5208c97f08abf855">&#9670;&nbsp;</a></span>CsirxDrv_checkDphyrxConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t CsirxDrv_checkDphyrxConfig </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *&#160;</td>
          <td class="paramname"><em>programmedCfg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *&#160;</td>
          <td class="paramname"><em>newCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadf36ef5c0c95d7a5d6843036d8efc32a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf36ef5c0c95d7a5d6843036d8efc32a">&#9670;&nbsp;</a></span>CsirxDrv_dphyrxPsoDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CsirxDrv_dphyrxPsoDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga702b4d036bf3ac749fe400be460e779f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga702b4d036bf3ac749fe400be460e779f">&#9670;&nbsp;</a></span>CsirxDrv_dphyCommonReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CsirxDrv_dphyCommonReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga72d30b7824cd52dca2290895fd77ed15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72d30b7824cd52dca2290895fd77ed15">&#9670;&nbsp;</a></span>CsirxDrv_dphyrxSetLaneBandSpeed()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CsirxDrv_dphyrxSetLaneBandSpeed </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structCsirx__DPhyCfg.html">Csirx_DPhyCfg</a> *&#160;</td>
          <td class="paramname"><em>dphyCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
