<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.152 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../HE_level_NTT_large_int_mul_src/ntt8192_tables.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../HE_level_NTT_large_int_mul_src/ntt.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-4610]" key="HLS 207-4610" tag="" content="the argument to &apos;__builtin_assume&apos; has side effects that will be discarded: ../HE_level_NTT_large_int_mul_src/ntt.cpp:49:21" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-4610]" key="HLS 207-4610" tag="" content="the argument to &apos;__builtin_assume&apos; has side effects that will be discarded: ../HE_level_NTT_large_int_mul_src/ntt.cpp:92:21" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-4610]" key="HLS 207-4610" tag="" content="the argument to &apos;__builtin_assume&apos; has side effects that will be discarded: ../HE_level_NTT_large_int_mul_src/ntt.cpp:107:21" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../HE_level_NTT_large_int_mul_src/ntt8192.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 66.94 seconds. CPU system time: 1.69 seconds. Elapsed time: 69.72 seconds; current allocated memory: 193.466 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;multiplication_1024(ap_int&lt;1024&gt;, ap_int&lt;1024&gt;)&apos; into &apos;divq(ap_int&lt;1024&gt;)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:118:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;divq(ap_int&lt;1024&gt;)&apos; into &apos;modq(ap_int&lt;1024&gt;)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:122:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;multiplication_1024(ap_int&lt;1024&gt;, ap_int&lt;1024&gt;)&apos; into &apos;modq(ap_int&lt;1024&gt;)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:122:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;sub_mod(ap_int&lt;1024&gt;, ap_int&lt;1024&gt;)&apos; into &apos;ntt_ct_std2rev(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:290:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;add_mod(ap_int&lt;1024&gt;, ap_int&lt;1024&gt;)&apos; into &apos;ntt_ct_std2rev(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:290:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;multiplication_512(ap_int&lt;512&gt;, ap_int&lt;512&gt;)&apos; into &apos;ntt_ct_std2rev(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:290:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;modq(ap_int&lt;1024&gt;)&apos; into &apos;ntt_ct_std2rev(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:290:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;multiplication_512(ap_int&lt;512&gt;, ap_int&lt;512&gt;)&apos; into &apos;mul_array(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_int&lt;512&gt;*, ap_int&lt;512&gt;*)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:150:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;modq(ap_int&lt;1024&gt;)&apos; into &apos;mul_array(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_int&lt;512&gt;*, ap_int&lt;512&gt;*)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:150:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;sub_mod(ap_int&lt;1024&gt;, ap_int&lt;1024&gt;)&apos; into &apos;ntt_ct_rev2std(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:239:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;add_mod(ap_int&lt;1024&gt;, ap_int&lt;1024&gt;)&apos; into &apos;ntt_ct_rev2std(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:239:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;multiplication_512(ap_int&lt;512&gt;, ap_int&lt;512&gt;)&apos; into &apos;ntt_ct_rev2std(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:239:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;modq(ap_int&lt;1024&gt;)&apos; into &apos;ntt_ct_rev2std(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:239:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;multiplication_512(ap_int&lt;512&gt;, ap_int&lt;512&gt;)&apos; into &apos;scalar_mul_array(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_int&lt;512&gt;)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:170:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;modq(ap_int&lt;1024&gt;)&apos; into &apos;scalar_mul_array(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_int&lt;512&gt;)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:170:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ntt8192_ct_std2rev(ap_int&lt;512&gt;*)&apos; into &apos;ntt8192_int_product(ap_int&lt;512&gt;*, ap_int&lt;512&gt;*, ap_int&lt;512&gt;*)&apos; (../HE_level_NTT_large_int_mul_src/ntt8192.cpp:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;mul_array(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_int&lt;512&gt;*, ap_int&lt;512&gt;*)&apos; into &apos;ntt8192_int_product(ap_int&lt;512&gt;*, ap_int&lt;512&gt;*, ap_int&lt;512&gt;*)&apos; (../HE_level_NTT_large_int_mul_src/ntt8192.cpp:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;intt8192_ct_rev2std(ap_int&lt;512&gt;*)&apos; into &apos;ntt8192_int_product(ap_int&lt;512&gt;*, ap_int&lt;512&gt;*, ap_int&lt;512&gt;*)&apos; (../HE_level_NTT_large_int_mul_src/ntt8192.cpp:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;scalar_mul_array(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_int&lt;512&gt;)&apos; into &apos;ntt8192_int_product(ap_int&lt;512&gt;*, ap_int&lt;512&gt;*, ap_int&lt;512&gt;*)&apos; (../HE_level_NTT_large_int_mul_src/ntt8192.cpp:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 8192 and bit width 512 in loop &apos;VITIS_LOOP_153_1&apos;(../HE_level_NTT_large_int_mul_src/ntt.cpp:153:21) has been inferred on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:153:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i512.s_struct.ap_uints&apos; into &apos;ntt_ct_std2rev(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*) (.1)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i512.s_struct.ap_uints&apos; into &apos;ntt_ct_std2rev(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*) (.1)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:320:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i512.s_struct.ap_uints&apos; into &apos;ntt_ct_std2rev(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*) (.1)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i512.s_struct.ap_uints&apos; into &apos;ntt_ct_std2rev(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*) (.1)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:311:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i512.s_struct.ap_uints&apos; into &apos;ntt_ct_rev2std(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*) (.1)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i512.s_struct.ap_uints&apos; into &apos;ntt_ct_rev2std(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*) (.1)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:262:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i512.s_struct.ap_uints&apos; into &apos;ntt_ct_rev2std(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*) (.1)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i512.s_struct.ap_uints&apos; into &apos;ntt_ct_rev2std(ap_int&lt;512&gt;*, ap_uint&lt;512&gt;, ap_uint&lt;512&gt; const*) (.1)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:253:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i512.s_struct.ap_uints&apos; into &apos;ntt8192_int_product(ap_int&lt;512&gt;*, ap_int&lt;512&gt;*, ap_int&lt;512&gt;*)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:154:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i512.s_struct.ap_uints&apos; into &apos;ntt8192_int_product(ap_int&lt;512&gt;*, ap_int&lt;512&gt;*, ap_int&lt;512&gt;*)&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:174:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 22.47 seconds. CPU system time: 1.25 seconds. Elapsed time: 25.09 seconds; current allocated memory: 195.447 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.449 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 210.085 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 225.552 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_250_2&apos; in function &apos;ntt_ct_rev2std&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_258_4&apos; in function &apos;ntt_ct_rev2std&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_308_2&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:291) in function &apos;ntt_ct_std2rev&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_317_4&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:291) in function &apos;ntt_ct_std2rev&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_153_1&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:151) in function &apos;ntt8192_int_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_173_1&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:171) in function &apos;ntt8192_int_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 266.801 MB." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_314_3&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:291:24) in function &apos;ntt_ct_std2rev&apos; the outer loop is not a perfect loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_295_1&apos; in function &apos;ntt_ct_std2rev&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_256_3&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:240:15) in function &apos;ntt_ct_rev2std&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_243_1&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:240:18) in function &apos;ntt_ct_rev2std&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 290.450 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;ntt8192_int_product&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ntt_ct_std2rev&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_308_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:309)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:309)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:309)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:309)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:309)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:311) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:309)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:311) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:309)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:311) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:309)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:311) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:309)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:311) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:309)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:311) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:309)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:311) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:309)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_308_2&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:310)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;VITIS_LOOP_308_2&apos;: unable to pipeline." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_317_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:318)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:318)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:318)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:318)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:318)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:320) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:318)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:320) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:318)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:320) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:318)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:320) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:318)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:320) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:318)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:320) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:318)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:320) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:318)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_std2rev&apos; (loop &apos;VITIS_LOOP_317_4&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:319)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;VITIS_LOOP_317_4&apos;: unable to pipeline." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (2.028ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;ntt_ct_std2rev&apos; consists of the following:	&apos;mul&apos; operation (&apos;ret&apos;) [109]  (2.03 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 292.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.99 seconds; current allocated memory: 296.164 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ntt_ct_rev2std&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_250_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:251)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:251)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:251)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:251)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:251)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:253) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:251)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:253) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:251)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:253) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:251)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:253) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:251)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:253) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:251)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:253) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:251)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:253) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:251)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_250_2&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:252)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;VITIS_LOOP_250_2&apos;: unable to pipeline." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_258_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:260)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:260)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:260)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:260)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:260)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:262) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:260)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:262) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:260)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:262) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:260)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:262) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:260)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:262) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:260)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:262) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:260)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:262) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:260)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt_ct_rev2std&apos; (loop &apos;VITIS_LOOP_258_4&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 0, offset = 1) between bus request on port &apos;gmem&apos; and bus write on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:261)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;VITIS_LOOP_258_4&apos;: unable to pipeline." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (2.028ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;ntt_ct_rev2std&apos; consists of the following:	&apos;mul&apos; operation (&apos;ret&apos;) [106]  (2.03 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.05 seconds; current allocated memory: 297.866 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.18 seconds; current allocated memory: 301.549 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ntt8192_int_product&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_153_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 100, loop &apos;VITIS_LOOP_153_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_173_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt8192_int_product&apos; (loop &apos;VITIS_LOOP_173_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:174)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt8192_int_product&apos; (loop &apos;VITIS_LOOP_173_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:174)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt8192_int_product&apos; (loop &apos;VITIS_LOOP_173_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:174)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt8192_int_product&apos; (loop &apos;VITIS_LOOP_173_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:174)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt8192_int_product&apos; (loop &apos;VITIS_LOOP_173_1&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:174)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt8192_int_product&apos; (loop &apos;VITIS_LOOP_173_1&apos;): Unable to enforce a carried dependence constraint (II = 161, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:174)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ntt8192_int_product&apos; (loop &apos;VITIS_LOOP_173_1&apos;): Unable to enforce a carried dependence constraint (II = 165, distance = 1, offset = 1) between bus response on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) and bus request on port &apos;gmem&apos; (../HE_level_NTT_large_int_mul_src/ntt.cpp:174)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 166, Depth = 167, loop &apos;VITIS_LOOP_173_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (2.028ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;ntt8192_int_product&apos; consists of the following:	&apos;mul&apos; operation (&apos;ret&apos;) [56]  (2.03 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 302.602 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.79 seconds; current allocated memory: 304.465 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ntt_ct_std2rev&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_13ns_13ns_13_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_14ns_14ns_14_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_32ns_32ns_32_1_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_33ns_33ns_33_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_512ns_512ns_512_2_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_512ns_512s_512_2_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_512s_512s_512_2_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_513ns_513ns_513_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_513s_513s_513_2_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_64ns_64ns_64_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_1017s_507ns_1522_7_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_512s_505ns_1017_7_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_512s_506s_513_7_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sub_513s_513s_513_2_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ntt_ct_std2rev&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 310.596 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ntt_ct_rev2std&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_13ns_13ns_13_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_14ns_14ns_14_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_15ns_15ns_15_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_32ns_32ns_32_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_512ns_512ns_512_2_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_512ns_512s_512_2_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_512s_512s_512_2_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_513ns_513ns_513_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_513s_513s_513_2_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_64ns_64ns_64_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_1017s_507ns_1522_7_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_512s_505ns_1017_7_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_512s_506s_513_7_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sub_513s_513s_513_2_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ntt_ct_rev2std&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.89 seconds; current allocated memory: 320.942 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ntt8192_int_product&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ntt8192_int_product/gmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ntt8192_int_product/c&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ntt8192_int_product/a&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ntt8192_int_product/b&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;ntt8192_int_product&apos; to &apos;s_axilite &amp; ap_ctrl_chain&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;c&apos;, &apos;a&apos;, &apos;b&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;ntt8192_int_product&apos; is 7438 from HDL expression: ((1&apos;b1 == ap_CS_fsm_state174) | (1&apos;b1 == ap_CS_fsm_state175))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_14ns_14ns_14_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_512ns_512s_512_2_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_513ns_513ns_513_2_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_59ns_59s_59_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_64ns_64ns_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_1016s_507ns_1522_7_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_1017s_507ns_1522_7_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_1024s_507ns_1523_7_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_512s_505ns_1016_7_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_512s_505ns_1017_7_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_512s_506s_513_7_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_512s_512s_1024_7_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_513s_506s_513_7_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ntt8192_int_product&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 330.059 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-283]" key="RTMG_283_1797" tag="" content="Generating pipelined adder/subtractor : &apos;ntt8192_int_product_sub_513s_513s_513_2_1_Adder_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-283]" key="RTMG_283_1797" tag="" content="Generating pipelined adder/subtractor : &apos;ntt8192_int_product_add_512ns_512ns_512_2_1_Adder_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-283]" key="RTMG_283_1797" tag="" content="Generating pipelined adder/subtractor : &apos;ntt8192_int_product_add_513s_513s_513_2_1_Adder_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-283]" key="RTMG_283_1797" tag="" content="Generating pipelined adder/subtractor : &apos;ntt8192_int_product_add_512s_512s_512_2_1_Adder_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-283]" key="RTMG_283_1797" tag="" content="Generating pipelined adder/subtractor : &apos;ntt8192_int_product_add_512ns_512s_512_2_1_Adder_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;ntt8192_int_product_mul_512s_505ns_1017_7_1_Multiplier_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;ntt8192_int_product_mul_1017s_507ns_1522_7_1_Multiplier_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;ntt8192_int_product_mul_512s_506s_513_7_1_Multiplier_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-283]" key="RTMG_283_1797" tag="" content="Generating pipelined adder/subtractor : &apos;ntt8192_int_product_add_513ns_513ns_513_2_1_Adder_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;ntt8192_int_product_ntt_ct_std2rev_ntt8192_omega_powers_rev_V_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;ntt8192_int_product_ntt_ct_rev2std_ntt8192_inv_omega_powers_V_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;ntt8192_int_product_mul_512s_512s_1024_7_1_Multiplier_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;ntt8192_int_product_mul_1024s_507ns_1523_7_1_Multiplier_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;ntt8192_int_product_mul_513s_506s_513_7_1_Multiplier_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;ntt8192_int_product_mul_512s_505ns_1016_7_1_Multiplier_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;ntt8192_int_product_mul_1016s_507ns_1522_7_1_Multiplier_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 12.37 seconds. CPU system time: 0.25 seconds. Elapsed time: 12.84 seconds; current allocated memory: 349.617 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for ntt8192_int_product." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for ntt8192_int_product." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 493.10 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 120.56 seconds. CPU system time: 3.57 seconds. Elapsed time: 127.46 seconds; current allocated memory: 350.465 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1510]" key="HLS 200-1510" tag="" content="Running: cosim_design" resolution=""/>
</Messages>
