example-0: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.

always @ (posedge clk) begin
if (reset) begin
q <= 4'b0000;
end
else begin
if (slowena) begin
if (q != 9) begin
q <= q + 1'b1;
end
else begin
q <= 4'b0000;
end
end
end
end


================================================================
example-1: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
always @(posedge clk)
begin
	if (reset)
	begin
	q <= 4'b0000;
	end
	else
	begin
	if (slowena)
	begin
	if (q == 9)
	begin
	q <= 4'b0000;
	end
	else
	begin
	q <= q + 1;
	end
	end
	end
end

// On the negedge of the clock, the output q is reset to 0.

always @(negedge clk)
begin
	q <= 4'b0000;
end


================================================================
example-2: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
always @(posedge clk or posedge reset) begin
	if (reset) begin
	
	end
	else begin
	
	end
end

// On the positive edge of the slowena input:
// if slowena is high, then let q increment.
// If slowena is low, then let q stay at the same value.
always @(posedge clk or posedge reset) begin
	if (reset) begin
	
	end
	else begin
	
	end
end


================================================================
