// Seed: 2799657267
module module_0;
  logic [7:0] id_1;
  assign id_1[1'b0] = 1'b0;
  wire id_2, id_3 = 1;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input uwire id_2,
    output supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    output wand id_6,
    input tri0 id_7,
    input uwire id_8,
    input tri0 id_9,
    output wor id_10,
    input tri1 id_11,
    output uwire id_12,
    output uwire id_13
);
  assign id_10 = id_7;
  or primCall (id_10, id_11, id_2, id_4, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
