{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683876113137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683876113137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 15:21:53 2023 " "Processing started: Fri May 12 15:21:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683876113137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683876113137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683876113137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683876113621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683876113621 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "finalproject.v(460) " "Verilog HDL information at finalproject.v(460): always construct contains both blocking and non-blocking assignments" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 460 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683876119932 ""}
{ "Warning" "WSGN_SEARCH_FILE" "finalproject.v 2 2 " "Using design file finalproject.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject " "Found entity 1: finalProject" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683876119932 ""} { "Info" "ISGN_ENTITY_NAME" "2 GAME_CLK " "Found entity 2: GAME_CLK" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683876119932 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683876119932 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "finalproject.v(60) " "Verilog HDL Instantiation warning at finalproject.v(60): instance has no name" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683876119948 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "finalproject.v(61) " "Verilog HDL Instantiation warning at finalproject.v(61): instance has no name" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683876119948 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalProject " "Elaborating entity \"finalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683876119948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 finalproject.v(28) " "Verilog HDL assignment warning at finalproject.v(28): truncated value with size 32 to match size of target (11)" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683876119948 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 finalproject.v(29) " "Verilog HDL assignment warning at finalproject.v(29): truncated value with size 32 to match size of target (11)" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683876119948 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 finalproject.v(49) " "Verilog HDL assignment warning at finalproject.v(49): truncated value with size 32 to match size of target (11)" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683876119948 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 finalproject.v(56) " "Verilog HDL assignment warning at finalproject.v(56): truncated value with size 32 to match size of target (11)" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683876119948 "|finalProject"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "player_input finalproject.v(21) " "Verilog HDL or VHDL warning at finalproject.v(21): object \"player_input\" assigned a value but never read" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683876119948 "|finalProject"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bullet_stats finalproject.v(33) " "Verilog HDL or VHDL warning at finalproject.v(33): object \"bullet_stats\" assigned a value but never read" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683876119948 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 finalproject.v(37) " "Verilog HDL assignment warning at finalproject.v(37): truncated value with size 32 to match size of target (6)" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683876119948 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 finalproject.v(65) " "Verilog HDL assignment warning at finalproject.v(65): truncated value with size 32 to match size of target (16)" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683876119948 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 finalproject.v(70) " "Verilog HDL assignment warning at finalproject.v(70): truncated value with size 32 to match size of target (16)" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683876119948 "|finalProject"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "finalproject.v(370) " "Verilog HDL error at finalproject.v(370): constant value overflow" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 370 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1683876119963 "|finalProject"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "finalproject.v(371) " "Verilog HDL error at finalproject.v(371): constant value overflow" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 371 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1683876119963 "|finalProject"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "finalproject.v(373) " "Verilog HDL error at finalproject.v(373): constant value overflow" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 373 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1683876119963 "|finalProject"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "finalproject.v(374) " "Verilog HDL error at finalproject.v(374): constant value overflow" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 374 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1683876119963 "|finalProject"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "finalproject.v(378) " "Verilog HDL error at finalproject.v(378): constant value overflow" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 378 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1683876119963 "|finalProject"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "finalproject.v(379) " "Verilog HDL error at finalproject.v(379): constant value overflow" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 379 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1683876119963 "|finalProject"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "finalproject.v(393) " "Verilog HDL error at finalproject.v(393): constant value overflow" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 393 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1683876119963 "|finalProject"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "finalproject.v(394) " "Verilog HDL error at finalproject.v(394): constant value overflow" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 394 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1683876119963 "|finalProject"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "finalproject.v(396) " "Verilog HDL error at finalproject.v(396): constant value overflow" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 396 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1683876119963 "|finalProject"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "finalproject.v(397) " "Verilog HDL error at finalproject.v(397): constant value overflow" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 397 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1683876119963 "|finalProject"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "finalproject.v(401) " "Verilog HDL error at finalproject.v(401): constant value overflow" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 401 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1683876119963 "|finalProject"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "finalproject.v(402) " "Verilog HDL error at finalproject.v(402): constant value overflow" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 402 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1683876119979 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 finalproject.v(478) " "Verilog HDL assignment warning at finalproject.v(478): truncated value with size 32 to match size of target (4)" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683876120041 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 finalproject.v(486) " "Verilog HDL assignment warning at finalproject.v(486): truncated value with size 32 to match size of target (13)" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683876120041 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 finalproject.v(490) " "Verilog HDL assignment warning at finalproject.v(490): truncated value with size 32 to match size of target (6)" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683876120041 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 finalproject.v(498) " "Verilog HDL assignment warning at finalproject.v(498): truncated value with size 32 to match size of target (4)" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683876120041 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 finalproject.v(503) " "Verilog HDL assignment warning at finalproject.v(503): truncated value with size 32 to match size of target (4)" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683876120041 "|finalProject"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "finalproject.v(523) " "Verilog HDL or VHDL warning at the finalproject.v(523): index expression is not wide enough to address all of the elements in the array" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 523 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1683876120041 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 finalproject.v(537) " "Verilog HDL assignment warning at finalproject.v(537): truncated value with size 32 to match size of target (4)" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683876120041 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 finalproject.v(541) " "Verilog HDL assignment warning at finalproject.v(541): truncated value with size 32 to match size of target (4)" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683876120041 "|finalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_debug\[8..7\] finalproject.v(12) " "Output port \"led_debug\[8..7\]\" at finalproject.v(12) has no driver" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683876120057 "|finalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_debug\[5..1\] finalproject.v(12) " "Output port \"led_debug\[5..1\]\" at finalproject.v(12) has no driver" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683876120057 "|finalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GAME_CLK GAME_CLK:comb_4 " "Elaborating entity \"GAME_CLK\" for hierarchy \"GAME_CLK:comb_4\"" {  } { { "finalproject.v" "comb_4" { Text "F:/111-2/DLE/finalProject/finalproject.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683876120229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 finalproject.v(568) " "Verilog HDL assignment warning at finalproject.v(568): truncated value with size 32 to match size of target (28)" {  } { { "finalproject.v" "" { Text "F:/111-2/DLE/finalProject/finalproject.v" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683876120229 "|finalProject|GAME_CLK:comb_4"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "comb_3 freq_divider_40MHz " "Node instance \"comb_3\" instantiates undefined entity \"freq_divider_40MHz\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "finalproject.v" "comb_3" { Text "F:/111-2/DLE/finalProject/finalproject.v" 60 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1683876120276 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/111-2/DLE/finalProject/output_files/finalProject.map.smsg " "Generated suppressed messages file F:/111-2/DLE/finalProject/output_files/finalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683876120416 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 36 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683876120869 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 12 15:22:00 2023 " "Processing ended: Fri May 12 15:22:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683876120869 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683876120869 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683876120869 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683876120869 ""}
