|System
CLOCK_50 => CLOCK_50.IN3
LED[0] << B_Left.DB_MAX_OUTPUT_PORT_TYPE
LED[1] << B_Right.DB_MAX_OUTPUT_PORT_TYPE
LED[2] << B_Up.DB_MAX_OUTPUT_PORT_TYPE
LED[3] << B_Down.DB_MAX_OUTPUT_PORT_TYPE
LED[4] << <GND>
LED[5] << <GND>
LED[6] << RESET_S.DB_MAX_OUTPUT_PORT_TYPE
LED[7] << B_Start.DB_MAX_OUTPUT_PORT_TYPE
MAX7219_DIN << control_matriz:control_matriz_u0.MAX7219_DIN
MAX7219_CS << control_matriz:control_matriz_u0.MAX7219_CS
MAX7219_CLK << control_matriz:control_matriz_u0.MAX7219_CLK
B_Left => B_Left.IN1
B_Right => B_Right.IN1
B_Up => B_Up.IN1
B_Down => B_Down.IN1
B_Start => B_Start.IN1
RESET => RESET.IN1


|System|CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0
CLOCK_50 => CLOCK_50.IN11
B_Left => _.IN1
B_Right => _.IN1
B_Up => _.IN1
B_Down => _.IN1
B_Start => B_Start.IN1
B_RESET => _.IN1
LEFT <= FILTRO:FILTRO_0.F_OUT
RIGHT <= FILTRO:FILTRO_1.F_OUT
UP <= FILTRO:FILTRO_2.F_OUT
DOWN <= FILTRO:FILTRO_3.F_OUT
START <= FILTRO:FILTRO_4.F_OUT
RESET <= RESET_W.DB_MAX_OUTPUT_PORT_TYPE


|System|CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0|DeBounce:DeBounce_1
D_CLOCK_50 => D_Button_Out~reg0.CLK
D_CLOCK_50 => q_reg[0].CLK
D_CLOCK_50 => q_reg[1].CLK
D_CLOCK_50 => q_reg[2].CLK
D_CLOCK_50 => q_reg[3].CLK
D_CLOCK_50 => q_reg[4].CLK
D_CLOCK_50 => q_reg[5].CLK
D_CLOCK_50 => q_reg[6].CLK
D_CLOCK_50 => q_reg[7].CLK
D_CLOCK_50 => q_reg[8].CLK
D_CLOCK_50 => q_reg[9].CLK
D_CLOCK_50 => q_reg[10].CLK
D_CLOCK_50 => DFF2.CLK
D_CLOCK_50 => DFF1.CLK
D_Reset => DFF1.OUTPUTSELECT
D_Reset => DFF2.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Button_In => DFF1.DATAA
D_Button_Out <= D_Button_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|System|CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0|DeBounce:DeBounce_2
D_CLOCK_50 => D_Button_Out~reg0.CLK
D_CLOCK_50 => q_reg[0].CLK
D_CLOCK_50 => q_reg[1].CLK
D_CLOCK_50 => q_reg[2].CLK
D_CLOCK_50 => q_reg[3].CLK
D_CLOCK_50 => q_reg[4].CLK
D_CLOCK_50 => q_reg[5].CLK
D_CLOCK_50 => q_reg[6].CLK
D_CLOCK_50 => q_reg[7].CLK
D_CLOCK_50 => q_reg[8].CLK
D_CLOCK_50 => q_reg[9].CLK
D_CLOCK_50 => q_reg[10].CLK
D_CLOCK_50 => DFF2.CLK
D_CLOCK_50 => DFF1.CLK
D_Reset => DFF1.OUTPUTSELECT
D_Reset => DFF2.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Button_In => DFF1.DATAA
D_Button_Out <= D_Button_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|System|CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0|DeBounce:DeBounce_3
D_CLOCK_50 => D_Button_Out~reg0.CLK
D_CLOCK_50 => q_reg[0].CLK
D_CLOCK_50 => q_reg[1].CLK
D_CLOCK_50 => q_reg[2].CLK
D_CLOCK_50 => q_reg[3].CLK
D_CLOCK_50 => q_reg[4].CLK
D_CLOCK_50 => q_reg[5].CLK
D_CLOCK_50 => q_reg[6].CLK
D_CLOCK_50 => q_reg[7].CLK
D_CLOCK_50 => q_reg[8].CLK
D_CLOCK_50 => q_reg[9].CLK
D_CLOCK_50 => q_reg[10].CLK
D_CLOCK_50 => DFF2.CLK
D_CLOCK_50 => DFF1.CLK
D_Reset => DFF1.OUTPUTSELECT
D_Reset => DFF2.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Button_In => DFF1.DATAA
D_Button_Out <= D_Button_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|System|CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0|DeBounce:DeBounce_4
D_CLOCK_50 => D_Button_Out~reg0.CLK
D_CLOCK_50 => q_reg[0].CLK
D_CLOCK_50 => q_reg[1].CLK
D_CLOCK_50 => q_reg[2].CLK
D_CLOCK_50 => q_reg[3].CLK
D_CLOCK_50 => q_reg[4].CLK
D_CLOCK_50 => q_reg[5].CLK
D_CLOCK_50 => q_reg[6].CLK
D_CLOCK_50 => q_reg[7].CLK
D_CLOCK_50 => q_reg[8].CLK
D_CLOCK_50 => q_reg[9].CLK
D_CLOCK_50 => q_reg[10].CLK
D_CLOCK_50 => DFF2.CLK
D_CLOCK_50 => DFF1.CLK
D_Reset => DFF1.OUTPUTSELECT
D_Reset => DFF2.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Button_In => DFF1.DATAA
D_Button_Out <= D_Button_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|System|CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0|DeBounce:DeBounce_5
D_CLOCK_50 => D_Button_Out~reg0.CLK
D_CLOCK_50 => q_reg[0].CLK
D_CLOCK_50 => q_reg[1].CLK
D_CLOCK_50 => q_reg[2].CLK
D_CLOCK_50 => q_reg[3].CLK
D_CLOCK_50 => q_reg[4].CLK
D_CLOCK_50 => q_reg[5].CLK
D_CLOCK_50 => q_reg[6].CLK
D_CLOCK_50 => q_reg[7].CLK
D_CLOCK_50 => q_reg[8].CLK
D_CLOCK_50 => q_reg[9].CLK
D_CLOCK_50 => q_reg[10].CLK
D_CLOCK_50 => DFF2.CLK
D_CLOCK_50 => DFF1.CLK
D_Reset => DFF1.OUTPUTSELECT
D_Reset => DFF2.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Button_In => DFF1.DATAA
D_Button_Out <= D_Button_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|System|CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0|FILTRO:FILTRO_0
F_CLOCK_50 => St_Register~1.DATAIN
F_RESET => St_Register~3.DATAIN
F_OUT <= F_OUT.DB_MAX_OUTPUT_PORT_TYPE
F_IN => St_Signal.St_Count1.DATAB
F_IN => Selector1.IN3
F_IN => Selector0.IN2
F_IN => Selector0.IN3


|System|CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0|FILTRO:FILTRO_1
F_CLOCK_50 => St_Register~1.DATAIN
F_RESET => St_Register~3.DATAIN
F_OUT <= F_OUT.DB_MAX_OUTPUT_PORT_TYPE
F_IN => St_Signal.St_Count1.DATAB
F_IN => Selector1.IN3
F_IN => Selector0.IN2
F_IN => Selector0.IN3


|System|CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0|FILTRO:FILTRO_2
F_CLOCK_50 => St_Register~1.DATAIN
F_RESET => St_Register~3.DATAIN
F_OUT <= F_OUT.DB_MAX_OUTPUT_PORT_TYPE
F_IN => St_Signal.St_Count1.DATAB
F_IN => Selector1.IN3
F_IN => Selector0.IN2
F_IN => Selector0.IN3


|System|CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0|FILTRO:FILTRO_3
F_CLOCK_50 => St_Register~1.DATAIN
F_RESET => St_Register~3.DATAIN
F_OUT <= F_OUT.DB_MAX_OUTPUT_PORT_TYPE
F_IN => St_Signal.St_Count1.DATAB
F_IN => Selector1.IN3
F_IN => Selector0.IN2
F_IN => Selector0.IN3


|System|CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0|FILTRO:FILTRO_4
F_CLOCK_50 => St_Register~1.DATAIN
F_RESET => St_Register~3.DATAIN
F_OUT <= F_OUT.DB_MAX_OUTPUT_PORT_TYPE
F_IN => St_Signal.St_Count1.DATAB
F_IN => Selector1.IN3
F_IN => Selector0.IN2
F_IN => Selector0.IN3


|System|CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0|DeBounce:DeBounce_0
D_CLOCK_50 => D_Button_Out~reg0.CLK
D_CLOCK_50 => q_reg[0].CLK
D_CLOCK_50 => q_reg[1].CLK
D_CLOCK_50 => q_reg[2].CLK
D_CLOCK_50 => q_reg[3].CLK
D_CLOCK_50 => q_reg[4].CLK
D_CLOCK_50 => q_reg[5].CLK
D_CLOCK_50 => q_reg[6].CLK
D_CLOCK_50 => q_reg[7].CLK
D_CLOCK_50 => q_reg[8].CLK
D_CLOCK_50 => q_reg[9].CLK
D_CLOCK_50 => q_reg[10].CLK
D_CLOCK_50 => DFF2.CLK
D_CLOCK_50 => DFF1.CLK
D_Reset => DFF1.OUTPUTSELECT
D_Reset => DFF2.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Reset => q_reg.OUTPUTSELECT
D_Button_In => DFF1.DATAA
D_Button_Out <= D_Button_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|System|JUEGO:JUEGO_u0
JUEGO_7_OUT[0] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_7_OUT
JUEGO_7_OUT[1] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_7_OUT
JUEGO_7_OUT[2] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_7_OUT
JUEGO_7_OUT[3] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_7_OUT
JUEGO_7_OUT[4] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_7_OUT
JUEGO_7_OUT[5] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_7_OUT
JUEGO_7_OUT[6] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_7_OUT
JUEGO_7_OUT[7] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_7_OUT
JUEGO_6_OUT[0] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_6_OUT
JUEGO_6_OUT[1] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_6_OUT
JUEGO_6_OUT[2] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_6_OUT
JUEGO_6_OUT[3] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_6_OUT
JUEGO_6_OUT[4] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_6_OUT
JUEGO_6_OUT[5] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_6_OUT
JUEGO_6_OUT[6] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_6_OUT
JUEGO_6_OUT[7] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_6_OUT
JUEGO_5_OUT[0] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_5_OUT
JUEGO_5_OUT[1] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_5_OUT
JUEGO_5_OUT[2] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_5_OUT
JUEGO_5_OUT[3] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_5_OUT
JUEGO_5_OUT[4] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_5_OUT
JUEGO_5_OUT[5] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_5_OUT
JUEGO_5_OUT[6] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_5_OUT
JUEGO_5_OUT[7] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_5_OUT
JUEGO_4_OUT[0] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_4_OUT
JUEGO_4_OUT[1] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_4_OUT
JUEGO_4_OUT[2] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_4_OUT
JUEGO_4_OUT[3] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_4_OUT
JUEGO_4_OUT[4] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_4_OUT
JUEGO_4_OUT[5] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_4_OUT
JUEGO_4_OUT[6] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_4_OUT
JUEGO_4_OUT[7] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_4_OUT
JUEGO_3_OUT[0] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_3_OUT
JUEGO_3_OUT[1] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_3_OUT
JUEGO_3_OUT[2] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_3_OUT
JUEGO_3_OUT[3] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_3_OUT
JUEGO_3_OUT[4] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_3_OUT
JUEGO_3_OUT[5] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_3_OUT
JUEGO_3_OUT[6] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_3_OUT
JUEGO_3_OUT[7] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_3_OUT
JUEGO_2_OUT[0] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_2_OUT
JUEGO_2_OUT[1] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_2_OUT
JUEGO_2_OUT[2] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_2_OUT
JUEGO_2_OUT[3] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_2_OUT
JUEGO_2_OUT[4] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_2_OUT
JUEGO_2_OUT[5] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_2_OUT
JUEGO_2_OUT[6] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_2_OUT
JUEGO_2_OUT[7] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_2_OUT
JUEGO_1_OUT[0] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_1_OUT
JUEGO_1_OUT[1] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_1_OUT
JUEGO_1_OUT[2] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_1_OUT
JUEGO_1_OUT[3] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_1_OUT
JUEGO_1_OUT[4] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_1_OUT
JUEGO_1_OUT[5] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_1_OUT
JUEGO_1_OUT[6] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_1_OUT
JUEGO_1_OUT[7] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_1_OUT
JUEGO_0_OUT[0] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_0_OUT
JUEGO_0_OUT[1] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_0_OUT
JUEGO_0_OUT[2] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_0_OUT
JUEGO_0_OUT[3] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_0_OUT
JUEGO_0_OUT[4] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_0_OUT
JUEGO_0_OUT[5] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_0_OUT
JUEGO_0_OUT[6] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_0_OUT
JUEGO_0_OUT[7] <= PINTAR_MATRIZ:PINTAR_MATRIZ_u0.PINTAR_0_OUT
JUEGO_CLOCK => JUEGO_CLOCK.IN5
JUEGO_RESET => JUEGO_RESET.IN5
JUEGO_START => JUEGO_START.IN1
JUEGO_LEFT => JUEGO_LEFT.IN1
JUEGO_RIGHT => JUEGO_RIGHT.IN1
JUEGO_UP => JUEGO_UP.IN2
JUEGO_DOWN => JUEGO_DOWN.IN2


|System|JUEGO:JUEGO_u0|MENU_PRINCIPAL:MENU_PRINCIPAL_u0
MP_ESTADO_OUT[0] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
MP_ESTADO_OUT[1] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
MP_ESTADO_OUT[2] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
MP_NVL_OUT[0] <= MP_NVL_OUT.DB_MAX_OUTPUT_PORT_TYPE
MP_NVL_OUT[1] <= MP_NVL_OUT.DB_MAX_OUTPUT_PORT_TYPE
MP_CN_OUT <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
MP_GANO => St_Signal.OUTPUTSELECT
MP_GANO => St_Signal.OUTPUTSELECT
MP_GANO => Selector1.IN3
MP_PERDIO => St_Signal.DATAA
MP_PERDIO => St_Signal.DATAA
MP_DOWN => St_Signal.OUTPUTSELECT
MP_DOWN => St_Signal.OUTPUTSELECT
MP_DOWN => St_Signal.DATAA
MP_UP => St_Signal.DATAA
MP_UP => St_Signal.DATAA
MP_START => St_Signal.OUTPUTSELECT
MP_START => St_Signal.OUTPUTSELECT
MP_START => St_Signal.OUTPUTSELECT
MP_START => Selector3.IN5
MP_START => Selector0.IN3
MP_START => Selector0.IN4
MP_START => St_Signal.Nivel1.DATAB
MP_START => St_Signal.Nivel2.DATAB
MP_START => St_Signal.Nivel3.DATAB
MP_START => St_Signal.Nivel4.DATAB
MP_START => Selector0.IN1
MP_START => Selector1.IN1
MP_START => Selector2.IN1
MP_CLOCK_50 => St_Register~1.DATAIN
MP_RESET => St_Register~3.DATAIN


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0
NVE_REG_5_OUT[0] <= REGDD_NV:REGDD_NV_u2.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_5_OUT[1] <= REGDD_NV:REGDD_NV_u2.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_5_OUT[2] <= REGDD_NV:REGDD_NV_u2.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_5_OUT[3] <= REGDD_NV:REGDD_NV_u2.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_5_OUT[4] <= REGDD_NV:REGDD_NV_u2.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_5_OUT[5] <= REGDD_NV:REGDD_NV_u2.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_5_OUT[6] <= REGDD_NV:REGDD_NV_u2.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_5_OUT[7] <= REGDD_NV:REGDD_NV_u2.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_4_OUT[0] <= REGDI_NV:REGDI_NV_u2.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_4_OUT[1] <= REGDI_NV:REGDI_NV_u2.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_4_OUT[2] <= REGDI_NV:REGDI_NV_u2.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_4_OUT[3] <= REGDI_NV:REGDI_NV_u2.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_4_OUT[4] <= REGDI_NV:REGDI_NV_u2.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_4_OUT[5] <= REGDI_NV:REGDI_NV_u2.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_4_OUT[6] <= REGDI_NV:REGDI_NV_u2.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_4_OUT[7] <= REGDI_NV:REGDI_NV_u2.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_3_OUT[0] <= REGDD_NV:REGDD_NV_u1.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_3_OUT[1] <= REGDD_NV:REGDD_NV_u1.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_3_OUT[2] <= REGDD_NV:REGDD_NV_u1.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_3_OUT[3] <= REGDD_NV:REGDD_NV_u1.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_3_OUT[4] <= REGDD_NV:REGDD_NV_u1.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_3_OUT[5] <= REGDD_NV:REGDD_NV_u1.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_3_OUT[6] <= REGDD_NV:REGDD_NV_u1.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_3_OUT[7] <= REGDD_NV:REGDD_NV_u1.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_2_OUT[0] <= REGDI_NV:REGDI_NV_u1.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_2_OUT[1] <= REGDI_NV:REGDI_NV_u1.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_2_OUT[2] <= REGDI_NV:REGDI_NV_u1.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_2_OUT[3] <= REGDI_NV:REGDI_NV_u1.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_2_OUT[4] <= REGDI_NV:REGDI_NV_u1.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_2_OUT[5] <= REGDI_NV:REGDI_NV_u1.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_2_OUT[6] <= REGDI_NV:REGDI_NV_u1.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_2_OUT[7] <= REGDI_NV:REGDI_NV_u1.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_1_OUT[0] <= REGDD_NV:REGDD_NV_u0.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_1_OUT[1] <= REGDD_NV:REGDD_NV_u0.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_1_OUT[2] <= REGDD_NV:REGDD_NV_u0.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_1_OUT[3] <= REGDD_NV:REGDD_NV_u0.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_1_OUT[4] <= REGDD_NV:REGDD_NV_u0.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_1_OUT[5] <= REGDD_NV:REGDD_NV_u0.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_1_OUT[6] <= REGDD_NV:REGDD_NV_u0.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_1_OUT[7] <= REGDD_NV:REGDD_NV_u0.REGDD_NV_DATAPARALLEL_OUT
NVE_REG_0_OUT[0] <= REGDI_NV:REGDI_NV_u0.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_0_OUT[1] <= REGDI_NV:REGDI_NV_u0.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_0_OUT[2] <= REGDI_NV:REGDI_NV_u0.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_0_OUT[3] <= REGDI_NV:REGDI_NV_u0.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_0_OUT[4] <= REGDI_NV:REGDI_NV_u0.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_0_OUT[5] <= REGDI_NV:REGDI_NV_u0.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_0_OUT[6] <= REGDI_NV:REGDI_NV_u0.REGDI_NV_DATAPARALLEL_OUT
NVE_REG_0_OUT[7] <= REGDI_NV:REGDI_NV_u0.REGDI_NV_DATAPARALLEL_OUT
NVE_CLOCK => NVE_CLOCK.IN6
NVE_RESET => NVE_RESET.IN6
NVE_ESTADO_IN[0] => NVE_ESTADO_IN[0].IN6
NVE_ESTADO_IN[1] => NVE_ESTADO_IN[1].IN6
NVE_ESTADO_IN[2] => NVE_ESTADO_IN[2].IN6
NVE_NV_IN[0] => NVE_NV_IN[0].IN6
NVE_NV_IN[1] => NVE_NV_IN[1].IN6
NVE_CN_IN => NVE_CN_IN.IN6


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u0
REGDD_NV_DATAPARALLEL_OUT[0] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[1] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[2] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[3] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[4] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[5] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[6] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[7] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_CLOCK => REGDD_NV_CLOCK.IN4
REGDD_NV_RESET => REGDD_NV_RESET.IN4
REGDD_NV_ESTADO_IN[0] => REGDD_NV_ESTADO_IN[0].IN1
REGDD_NV_ESTADO_IN[1] => REGDD_NV_ESTADO_IN[1].IN1
REGDD_NV_ESTADO_IN[2] => REGDD_NV_ESTADO_IN[2].IN1
REGDD_NV_NVL_IN[0] => REGDD_NV_NVL_IN[0].IN1
REGDD_NV_NVL_IN[1] => REGDD_NV_NVL_IN[1].IN1
REGDD_NV_CN_IN => REGDD_NV_CN_IN.IN1


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u0|SC_REGDD:SC_REGDD_u0
SC_REGDD_DATAPARALLEL_BUS_OUT[0] <= REGDD_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[1] <= REGDD_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[2] <= REGDD_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[3] <= REGDD_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[4] <= REGDD_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[5] <= REGDD_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[6] <= REGDD_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[7] <= REGDD_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_CLOCK => REGDD_Register[0].CLK
SC_REGDD_CLOCK => REGDD_Register[1].CLK
SC_REGDD_CLOCK => REGDD_Register[2].CLK
SC_REGDD_CLOCK => REGDD_Register[3].CLK
SC_REGDD_CLOCK => REGDD_Register[4].CLK
SC_REGDD_CLOCK => REGDD_Register[5].CLK
SC_REGDD_CLOCK => REGDD_Register[6].CLK
SC_REGDD_CLOCK => REGDD_Register[7].CLK
SC_REGDD_RESET => REGDD_Register[0].ACLR
SC_REGDD_RESET => REGDD_Register[1].ACLR
SC_REGDD_RESET => REGDD_Register[2].ACLR
SC_REGDD_RESET => REGDD_Register[3].ACLR
SC_REGDD_RESET => REGDD_Register[4].ACLR
SC_REGDD_RESET => REGDD_Register[5].ACLR
SC_REGDD_RESET => REGDD_Register[6].ACLR
SC_REGDD_RESET => REGDD_Register[7].ACLR
SC_REGDD_VEL => always0.IN0
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => always0.IN1
SC_REGDD_DATAPARALLEL_BUS_IN[0] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[1] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[2] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[3] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[4] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[5] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[6] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[7] => REGDD_Signal.DATAB


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u0|SC_VEL:SC_VEL_u0
SC_VEL_OUT <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SC_VEL_CLOCK_50 => COUNTER_Register[0].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[1].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[2].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[3].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[4].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[5].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[6].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[7].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[8].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[9].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[10].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[11].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[12].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[13].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[14].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[15].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[16].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[17].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[18].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[19].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[20].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[21].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[22].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[23].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[24].CLK
SC_VEL_RESET => COUNTER_Register[0].ACLR
SC_VEL_RESET => COUNTER_Register[1].ACLR
SC_VEL_RESET => COUNTER_Register[2].ACLR
SC_VEL_RESET => COUNTER_Register[3].ACLR
SC_VEL_RESET => COUNTER_Register[4].ACLR
SC_VEL_RESET => COUNTER_Register[5].ACLR
SC_VEL_RESET => COUNTER_Register[6].ACLR
SC_VEL_RESET => COUNTER_Register[7].ACLR
SC_VEL_RESET => COUNTER_Register[8].ACLR
SC_VEL_RESET => COUNTER_Register[9].ACLR
SC_VEL_RESET => COUNTER_Register[10].ACLR
SC_VEL_RESET => COUNTER_Register[11].ACLR
SC_VEL_RESET => COUNTER_Register[12].ACLR
SC_VEL_RESET => COUNTER_Register[13].ACLR
SC_VEL_RESET => COUNTER_Register[14].ACLR
SC_VEL_RESET => COUNTER_Register[15].ACLR
SC_VEL_RESET => COUNTER_Register[16].ACLR
SC_VEL_RESET => COUNTER_Register[17].ACLR
SC_VEL_RESET => COUNTER_Register[18].ACLR
SC_VEL_RESET => COUNTER_Register[19].ACLR
SC_VEL_RESET => COUNTER_Register[20].ACLR
SC_VEL_RESET => COUNTER_Register[21].ACLR
SC_VEL_RESET => COUNTER_Register[22].ACLR
SC_VEL_RESET => COUNTER_Register[23].ACLR
SC_VEL_RESET => COUNTER_Register[24].ACLR
SC_VEL_HAB_IN => COUNTER_Signal[24].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[23].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[22].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[21].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[20].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[19].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[18].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[17].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[16].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[15].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[14].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[13].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[12].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[11].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[10].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[9].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[8].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[7].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[6].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[5].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[4].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[3].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[2].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[1].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[0].OUTPUTSELECT


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u0|SC_VEL:SC_VEL_u1
SC_VEL_OUT <= COUNTER_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_VEL_CLOCK_50 => COUNTER_Register[0].CLK
SC_VEL_RESET => COUNTER_Register[0].ACLR
SC_VEL_HAB_IN => COUNTER_Signal[0].OUTPUTSELECT


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u0|MUXX21:MUXX21_u0
MUXX21_BIT_OUT <= MUXX21_BIT_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUXX21_SELECT_IN => MUXX21_BIT_OUT.OUTPUTSELECT
MUXX21_IN0 => MUXX21_BIT_OUT.DATAB
MUXX21_IN1 => MUXX21_BIT_OUT.DATAA


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u0|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0
SC_STATEMACHINE_NVE_LOAD_SHIFT_OUT <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_VEL_SELECT <= SC_STATEMACHINE_NVE_VEL_SELECT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_HAB_VEL_OUT <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[0] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[1] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[2] <= <GND>
SC_STATEMACHINE_NVE_REGNIVEL_OUT[3] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[4] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[5] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[6] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[7] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_ESTADO_IN[0] => Equal4.IN2
SC_STATEMACHINE_NVE_ESTADO_IN[0] => Equal5.IN1
SC_STATEMACHINE_NVE_ESTADO_IN[1] => Equal4.IN1
SC_STATEMACHINE_NVE_ESTADO_IN[1] => Equal5.IN2
SC_STATEMACHINE_NVE_ESTADO_IN[2] => Equal4.IN0
SC_STATEMACHINE_NVE_ESTADO_IN[2] => Equal5.IN0
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal0.IN1
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal1.IN0
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal2.IN1
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal3.IN1
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal0.IN0
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal1.IN1
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal2.IN0
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal3.IN0
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => St_Signal.Inicio.DATAB
SC_STATEMACHINE_NVE_CN_IN => Selector0.IN1
SC_STATEMACHINE_NVE_CLOCK_50 => St_Register~1.DATAIN
SC_STATEMACHINE_NVE_RESET => St_Register~3.DATAIN


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u1
REGDD_NV_DATAPARALLEL_OUT[0] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[1] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[2] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[3] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[4] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[5] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[6] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[7] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_CLOCK => REGDD_NV_CLOCK.IN4
REGDD_NV_RESET => REGDD_NV_RESET.IN4
REGDD_NV_ESTADO_IN[0] => REGDD_NV_ESTADO_IN[0].IN1
REGDD_NV_ESTADO_IN[1] => REGDD_NV_ESTADO_IN[1].IN1
REGDD_NV_ESTADO_IN[2] => REGDD_NV_ESTADO_IN[2].IN1
REGDD_NV_NVL_IN[0] => REGDD_NV_NVL_IN[0].IN1
REGDD_NV_NVL_IN[1] => REGDD_NV_NVL_IN[1].IN1
REGDD_NV_CN_IN => REGDD_NV_CN_IN.IN1


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u1|SC_REGDD:SC_REGDD_u0
SC_REGDD_DATAPARALLEL_BUS_OUT[0] <= REGDD_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[1] <= REGDD_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[2] <= REGDD_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[3] <= REGDD_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[4] <= REGDD_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[5] <= REGDD_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[6] <= REGDD_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[7] <= REGDD_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_CLOCK => REGDD_Register[0].CLK
SC_REGDD_CLOCK => REGDD_Register[1].CLK
SC_REGDD_CLOCK => REGDD_Register[2].CLK
SC_REGDD_CLOCK => REGDD_Register[3].CLK
SC_REGDD_CLOCK => REGDD_Register[4].CLK
SC_REGDD_CLOCK => REGDD_Register[5].CLK
SC_REGDD_CLOCK => REGDD_Register[6].CLK
SC_REGDD_CLOCK => REGDD_Register[7].CLK
SC_REGDD_RESET => REGDD_Register[0].ACLR
SC_REGDD_RESET => REGDD_Register[1].ACLR
SC_REGDD_RESET => REGDD_Register[2].ACLR
SC_REGDD_RESET => REGDD_Register[3].ACLR
SC_REGDD_RESET => REGDD_Register[4].ACLR
SC_REGDD_RESET => REGDD_Register[5].ACLR
SC_REGDD_RESET => REGDD_Register[6].ACLR
SC_REGDD_RESET => REGDD_Register[7].ACLR
SC_REGDD_VEL => always0.IN0
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => always0.IN1
SC_REGDD_DATAPARALLEL_BUS_IN[0] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[1] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[2] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[3] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[4] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[5] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[6] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[7] => REGDD_Signal.DATAB


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u1|SC_VEL:SC_VEL_u0
SC_VEL_OUT <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SC_VEL_CLOCK_50 => COUNTER_Register[0].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[1].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[2].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[3].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[4].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[5].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[6].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[7].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[8].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[9].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[10].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[11].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[12].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[13].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[14].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[15].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[16].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[17].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[18].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[19].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[20].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[21].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[22].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[23].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[24].CLK
SC_VEL_RESET => COUNTER_Register[0].ACLR
SC_VEL_RESET => COUNTER_Register[1].ACLR
SC_VEL_RESET => COUNTER_Register[2].ACLR
SC_VEL_RESET => COUNTER_Register[3].ACLR
SC_VEL_RESET => COUNTER_Register[4].ACLR
SC_VEL_RESET => COUNTER_Register[5].ACLR
SC_VEL_RESET => COUNTER_Register[6].ACLR
SC_VEL_RESET => COUNTER_Register[7].ACLR
SC_VEL_RESET => COUNTER_Register[8].ACLR
SC_VEL_RESET => COUNTER_Register[9].ACLR
SC_VEL_RESET => COUNTER_Register[10].ACLR
SC_VEL_RESET => COUNTER_Register[11].ACLR
SC_VEL_RESET => COUNTER_Register[12].ACLR
SC_VEL_RESET => COUNTER_Register[13].ACLR
SC_VEL_RESET => COUNTER_Register[14].ACLR
SC_VEL_RESET => COUNTER_Register[15].ACLR
SC_VEL_RESET => COUNTER_Register[16].ACLR
SC_VEL_RESET => COUNTER_Register[17].ACLR
SC_VEL_RESET => COUNTER_Register[18].ACLR
SC_VEL_RESET => COUNTER_Register[19].ACLR
SC_VEL_RESET => COUNTER_Register[20].ACLR
SC_VEL_RESET => COUNTER_Register[21].ACLR
SC_VEL_RESET => COUNTER_Register[22].ACLR
SC_VEL_RESET => COUNTER_Register[23].ACLR
SC_VEL_RESET => COUNTER_Register[24].ACLR
SC_VEL_HAB_IN => COUNTER_Signal[24].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[23].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[22].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[21].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[20].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[19].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[18].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[17].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[16].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[15].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[14].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[13].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[12].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[11].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[10].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[9].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[8].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[7].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[6].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[5].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[4].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[3].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[2].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[1].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[0].OUTPUTSELECT


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u1|SC_VEL:SC_VEL_u1
SC_VEL_OUT <= COUNTER_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_VEL_CLOCK_50 => COUNTER_Register[0].CLK
SC_VEL_RESET => COUNTER_Register[0].ACLR
SC_VEL_HAB_IN => COUNTER_Signal[0].OUTPUTSELECT


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u1|MUXX21:MUXX21_u0
MUXX21_BIT_OUT <= MUXX21_BIT_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUXX21_SELECT_IN => MUXX21_BIT_OUT.OUTPUTSELECT
MUXX21_IN0 => MUXX21_BIT_OUT.DATAB
MUXX21_IN1 => MUXX21_BIT_OUT.DATAA


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u1|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0
SC_STATEMACHINE_NVE_LOAD_SHIFT_OUT <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_VEL_SELECT <= SC_STATEMACHINE_NVE_VEL_SELECT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_HAB_VEL_OUT <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[0] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[1] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[2] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[3] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[4] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[5] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[6] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[7] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_ESTADO_IN[0] => Equal4.IN2
SC_STATEMACHINE_NVE_ESTADO_IN[0] => Equal5.IN1
SC_STATEMACHINE_NVE_ESTADO_IN[1] => Equal4.IN1
SC_STATEMACHINE_NVE_ESTADO_IN[1] => Equal5.IN2
SC_STATEMACHINE_NVE_ESTADO_IN[2] => Equal4.IN0
SC_STATEMACHINE_NVE_ESTADO_IN[2] => Equal5.IN0
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal0.IN1
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal1.IN0
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal2.IN1
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal3.IN1
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal0.IN0
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal1.IN1
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal2.IN0
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal3.IN0
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => St_Signal.Inicio.DATAB
SC_STATEMACHINE_NVE_CN_IN => Selector0.IN1
SC_STATEMACHINE_NVE_CLOCK_50 => St_Register~1.DATAIN
SC_STATEMACHINE_NVE_RESET => St_Register~3.DATAIN


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u2
REGDD_NV_DATAPARALLEL_OUT[0] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[1] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[2] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[3] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[4] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[5] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[6] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_DATAPARALLEL_OUT[7] <= SC_REGDD:SC_REGDD_u0.SC_REGDD_DATAPARALLEL_BUS_OUT
REGDD_NV_CLOCK => REGDD_NV_CLOCK.IN4
REGDD_NV_RESET => REGDD_NV_RESET.IN4
REGDD_NV_ESTADO_IN[0] => REGDD_NV_ESTADO_IN[0].IN1
REGDD_NV_ESTADO_IN[1] => REGDD_NV_ESTADO_IN[1].IN1
REGDD_NV_ESTADO_IN[2] => REGDD_NV_ESTADO_IN[2].IN1
REGDD_NV_NVL_IN[0] => REGDD_NV_NVL_IN[0].IN1
REGDD_NV_NVL_IN[1] => REGDD_NV_NVL_IN[1].IN1
REGDD_NV_CN_IN => REGDD_NV_CN_IN.IN1


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u2|SC_REGDD:SC_REGDD_u0
SC_REGDD_DATAPARALLEL_BUS_OUT[0] <= REGDD_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[1] <= REGDD_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[2] <= REGDD_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[3] <= REGDD_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[4] <= REGDD_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[5] <= REGDD_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[6] <= REGDD_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_DATAPARALLEL_BUS_OUT[7] <= REGDD_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDD_CLOCK => REGDD_Register[0].CLK
SC_REGDD_CLOCK => REGDD_Register[1].CLK
SC_REGDD_CLOCK => REGDD_Register[2].CLK
SC_REGDD_CLOCK => REGDD_Register[3].CLK
SC_REGDD_CLOCK => REGDD_Register[4].CLK
SC_REGDD_CLOCK => REGDD_Register[5].CLK
SC_REGDD_CLOCK => REGDD_Register[6].CLK
SC_REGDD_CLOCK => REGDD_Register[7].CLK
SC_REGDD_RESET => REGDD_Register[0].ACLR
SC_REGDD_RESET => REGDD_Register[1].ACLR
SC_REGDD_RESET => REGDD_Register[2].ACLR
SC_REGDD_RESET => REGDD_Register[3].ACLR
SC_REGDD_RESET => REGDD_Register[4].ACLR
SC_REGDD_RESET => REGDD_Register[5].ACLR
SC_REGDD_RESET => REGDD_Register[6].ACLR
SC_REGDD_RESET => REGDD_Register[7].ACLR
SC_REGDD_VEL => always0.IN0
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => REGDD_Signal.OUTPUTSELECT
SC_REGDD_LOAD_SHIFT => always0.IN1
SC_REGDD_DATAPARALLEL_BUS_IN[0] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[1] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[2] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[3] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[4] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[5] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[6] => REGDD_Signal.DATAB
SC_REGDD_DATAPARALLEL_BUS_IN[7] => REGDD_Signal.DATAB


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u2|SC_VEL:SC_VEL_u0
SC_VEL_OUT <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SC_VEL_CLOCK_50 => COUNTER_Register[0].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[1].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[2].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[3].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[4].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[5].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[6].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[7].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[8].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[9].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[10].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[11].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[12].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[13].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[14].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[15].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[16].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[17].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[18].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[19].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[20].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[21].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[22].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[23].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[24].CLK
SC_VEL_RESET => COUNTER_Register[0].ACLR
SC_VEL_RESET => COUNTER_Register[1].ACLR
SC_VEL_RESET => COUNTER_Register[2].ACLR
SC_VEL_RESET => COUNTER_Register[3].ACLR
SC_VEL_RESET => COUNTER_Register[4].ACLR
SC_VEL_RESET => COUNTER_Register[5].ACLR
SC_VEL_RESET => COUNTER_Register[6].ACLR
SC_VEL_RESET => COUNTER_Register[7].ACLR
SC_VEL_RESET => COUNTER_Register[8].ACLR
SC_VEL_RESET => COUNTER_Register[9].ACLR
SC_VEL_RESET => COUNTER_Register[10].ACLR
SC_VEL_RESET => COUNTER_Register[11].ACLR
SC_VEL_RESET => COUNTER_Register[12].ACLR
SC_VEL_RESET => COUNTER_Register[13].ACLR
SC_VEL_RESET => COUNTER_Register[14].ACLR
SC_VEL_RESET => COUNTER_Register[15].ACLR
SC_VEL_RESET => COUNTER_Register[16].ACLR
SC_VEL_RESET => COUNTER_Register[17].ACLR
SC_VEL_RESET => COUNTER_Register[18].ACLR
SC_VEL_RESET => COUNTER_Register[19].ACLR
SC_VEL_RESET => COUNTER_Register[20].ACLR
SC_VEL_RESET => COUNTER_Register[21].ACLR
SC_VEL_RESET => COUNTER_Register[22].ACLR
SC_VEL_RESET => COUNTER_Register[23].ACLR
SC_VEL_RESET => COUNTER_Register[24].ACLR
SC_VEL_HAB_IN => COUNTER_Signal[24].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[23].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[22].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[21].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[20].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[19].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[18].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[17].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[16].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[15].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[14].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[13].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[12].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[11].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[10].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[9].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[8].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[7].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[6].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[5].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[4].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[3].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[2].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[1].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[0].OUTPUTSELECT


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u2|SC_VEL:SC_VEL_u1
SC_VEL_OUT <= COUNTER_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_VEL_CLOCK_50 => COUNTER_Register[0].CLK
SC_VEL_RESET => COUNTER_Register[0].ACLR
SC_VEL_HAB_IN => COUNTER_Signal[0].OUTPUTSELECT


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u2|MUXX21:MUXX21_u0
MUXX21_BIT_OUT <= MUXX21_BIT_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUXX21_SELECT_IN => MUXX21_BIT_OUT.OUTPUTSELECT
MUXX21_IN0 => MUXX21_BIT_OUT.DATAB
MUXX21_IN1 => MUXX21_BIT_OUT.DATAA


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDD_NV:REGDD_NV_u2|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0
SC_STATEMACHINE_NVE_LOAD_SHIFT_OUT <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_VEL_SELECT <= SC_STATEMACHINE_NVE_VEL_SELECT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_HAB_VEL_OUT <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[0] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[1] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[2] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[3] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[4] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[5] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[6] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[7] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_ESTADO_IN[0] => Equal4.IN2
SC_STATEMACHINE_NVE_ESTADO_IN[0] => Equal5.IN1
SC_STATEMACHINE_NVE_ESTADO_IN[1] => Equal4.IN1
SC_STATEMACHINE_NVE_ESTADO_IN[1] => Equal5.IN2
SC_STATEMACHINE_NVE_ESTADO_IN[2] => Equal4.IN0
SC_STATEMACHINE_NVE_ESTADO_IN[2] => Equal5.IN0
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal0.IN1
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal1.IN0
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal2.IN1
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal3.IN1
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal0.IN0
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal1.IN1
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal2.IN0
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal3.IN0
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => St_Signal.Inicio.DATAB
SC_STATEMACHINE_NVE_CN_IN => Selector0.IN1
SC_STATEMACHINE_NVE_CLOCK_50 => St_Register~1.DATAIN
SC_STATEMACHINE_NVE_RESET => St_Register~3.DATAIN


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u0
REGDI_NV_DATAPARALLEL_OUT[0] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[1] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[2] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[3] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[4] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[5] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[6] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[7] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_CLOCK => REGDI_NV_CLOCK.IN4
REGDI_NV_RESET => REGDI_NV_RESET.IN4
REGDI_NV_ESTADO_IN[0] => REGDI_NV_ESTADO_IN[0].IN1
REGDI_NV_ESTADO_IN[1] => REGDI_NV_ESTADO_IN[1].IN1
REGDI_NV_ESTADO_IN[2] => REGDI_NV_ESTADO_IN[2].IN1
REGDI_NV_NVL_IN[0] => REGDI_NV_NVL_IN[0].IN1
REGDI_NV_NVL_IN[1] => REGDI_NV_NVL_IN[1].IN1
REGDI_NV_CN_IN => REGDI_NV_CN_IN.IN1


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u0|SC_REGDI:SC_REGDI_u0
SC_REGDI_DATAPARALLEL_BUS_OUT[0] <= REGDI_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[1] <= REGDI_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[2] <= REGDI_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[3] <= REGDI_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[4] <= REGDI_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[5] <= REGDI_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[6] <= REGDI_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[7] <= REGDI_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_CLOCK => REGDI_Register[0].CLK
SC_REGDI_CLOCK => REGDI_Register[1].CLK
SC_REGDI_CLOCK => REGDI_Register[2].CLK
SC_REGDI_CLOCK => REGDI_Register[3].CLK
SC_REGDI_CLOCK => REGDI_Register[4].CLK
SC_REGDI_CLOCK => REGDI_Register[5].CLK
SC_REGDI_CLOCK => REGDI_Register[6].CLK
SC_REGDI_CLOCK => REGDI_Register[7].CLK
SC_REGDI_RESET => REGDI_Register[0].ACLR
SC_REGDI_RESET => REGDI_Register[1].ACLR
SC_REGDI_RESET => REGDI_Register[2].ACLR
SC_REGDI_RESET => REGDI_Register[3].ACLR
SC_REGDI_RESET => REGDI_Register[4].ACLR
SC_REGDI_RESET => REGDI_Register[5].ACLR
SC_REGDI_RESET => REGDI_Register[6].ACLR
SC_REGDI_RESET => REGDI_Register[7].ACLR
SC_REGDI_VEL => always0.IN0
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => always0.IN1
SC_REGDI_DATAPARALLEL_BUS_IN[0] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[1] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[2] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[3] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[4] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[5] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[6] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[7] => REGDI_Signal.DATAB


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u0|SC_VEL:SC_VEL_u0
SC_VEL_OUT <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SC_VEL_CLOCK_50 => COUNTER_Register[0].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[1].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[2].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[3].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[4].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[5].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[6].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[7].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[8].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[9].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[10].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[11].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[12].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[13].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[14].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[15].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[16].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[17].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[18].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[19].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[20].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[21].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[22].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[23].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[24].CLK
SC_VEL_RESET => COUNTER_Register[0].ACLR
SC_VEL_RESET => COUNTER_Register[1].ACLR
SC_VEL_RESET => COUNTER_Register[2].ACLR
SC_VEL_RESET => COUNTER_Register[3].ACLR
SC_VEL_RESET => COUNTER_Register[4].ACLR
SC_VEL_RESET => COUNTER_Register[5].ACLR
SC_VEL_RESET => COUNTER_Register[6].ACLR
SC_VEL_RESET => COUNTER_Register[7].ACLR
SC_VEL_RESET => COUNTER_Register[8].ACLR
SC_VEL_RESET => COUNTER_Register[9].ACLR
SC_VEL_RESET => COUNTER_Register[10].ACLR
SC_VEL_RESET => COUNTER_Register[11].ACLR
SC_VEL_RESET => COUNTER_Register[12].ACLR
SC_VEL_RESET => COUNTER_Register[13].ACLR
SC_VEL_RESET => COUNTER_Register[14].ACLR
SC_VEL_RESET => COUNTER_Register[15].ACLR
SC_VEL_RESET => COUNTER_Register[16].ACLR
SC_VEL_RESET => COUNTER_Register[17].ACLR
SC_VEL_RESET => COUNTER_Register[18].ACLR
SC_VEL_RESET => COUNTER_Register[19].ACLR
SC_VEL_RESET => COUNTER_Register[20].ACLR
SC_VEL_RESET => COUNTER_Register[21].ACLR
SC_VEL_RESET => COUNTER_Register[22].ACLR
SC_VEL_RESET => COUNTER_Register[23].ACLR
SC_VEL_RESET => COUNTER_Register[24].ACLR
SC_VEL_HAB_IN => COUNTER_Signal[24].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[23].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[22].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[21].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[20].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[19].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[18].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[17].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[16].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[15].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[14].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[13].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[12].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[11].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[10].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[9].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[8].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[7].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[6].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[5].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[4].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[3].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[2].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[1].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[0].OUTPUTSELECT


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u0|SC_VEL:SC_VEL_u1
SC_VEL_OUT <= COUNTER_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_VEL_CLOCK_50 => COUNTER_Register[0].CLK
SC_VEL_RESET => COUNTER_Register[0].ACLR
SC_VEL_HAB_IN => COUNTER_Signal[0].OUTPUTSELECT


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u0|MUXX21:MUXX21_u0
MUXX21_BIT_OUT <= MUXX21_BIT_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUXX21_SELECT_IN => MUXX21_BIT_OUT.OUTPUTSELECT
MUXX21_IN0 => MUXX21_BIT_OUT.DATAB
MUXX21_IN1 => MUXX21_BIT_OUT.DATAA


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u0|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0
SC_STATEMACHINE_NVE_LOAD_SHIFT_OUT <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_VEL_SELECT <= SC_STATEMACHINE_NVE_VEL_SELECT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_HAB_VEL_OUT <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[0] <= <GND>
SC_STATEMACHINE_NVE_REGNIVEL_OUT[1] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[2] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[3] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[4] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[5] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[6] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[7] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_ESTADO_IN[0] => Equal4.IN2
SC_STATEMACHINE_NVE_ESTADO_IN[0] => Equal5.IN1
SC_STATEMACHINE_NVE_ESTADO_IN[1] => Equal4.IN1
SC_STATEMACHINE_NVE_ESTADO_IN[1] => Equal5.IN2
SC_STATEMACHINE_NVE_ESTADO_IN[2] => Equal4.IN0
SC_STATEMACHINE_NVE_ESTADO_IN[2] => Equal5.IN0
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal0.IN1
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal1.IN0
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal2.IN1
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal3.IN1
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal0.IN0
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal1.IN1
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal2.IN0
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal3.IN0
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => St_Signal.Inicio.DATAB
SC_STATEMACHINE_NVE_CN_IN => Selector0.IN1
SC_STATEMACHINE_NVE_CLOCK_50 => St_Register~1.DATAIN
SC_STATEMACHINE_NVE_RESET => St_Register~3.DATAIN


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u1
REGDI_NV_DATAPARALLEL_OUT[0] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[1] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[2] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[3] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[4] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[5] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[6] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[7] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_CLOCK => REGDI_NV_CLOCK.IN4
REGDI_NV_RESET => REGDI_NV_RESET.IN4
REGDI_NV_ESTADO_IN[0] => REGDI_NV_ESTADO_IN[0].IN1
REGDI_NV_ESTADO_IN[1] => REGDI_NV_ESTADO_IN[1].IN1
REGDI_NV_ESTADO_IN[2] => REGDI_NV_ESTADO_IN[2].IN1
REGDI_NV_NVL_IN[0] => REGDI_NV_NVL_IN[0].IN1
REGDI_NV_NVL_IN[1] => REGDI_NV_NVL_IN[1].IN1
REGDI_NV_CN_IN => REGDI_NV_CN_IN.IN1


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u1|SC_REGDI:SC_REGDI_u0
SC_REGDI_DATAPARALLEL_BUS_OUT[0] <= REGDI_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[1] <= REGDI_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[2] <= REGDI_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[3] <= REGDI_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[4] <= REGDI_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[5] <= REGDI_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[6] <= REGDI_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[7] <= REGDI_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_CLOCK => REGDI_Register[0].CLK
SC_REGDI_CLOCK => REGDI_Register[1].CLK
SC_REGDI_CLOCK => REGDI_Register[2].CLK
SC_REGDI_CLOCK => REGDI_Register[3].CLK
SC_REGDI_CLOCK => REGDI_Register[4].CLK
SC_REGDI_CLOCK => REGDI_Register[5].CLK
SC_REGDI_CLOCK => REGDI_Register[6].CLK
SC_REGDI_CLOCK => REGDI_Register[7].CLK
SC_REGDI_RESET => REGDI_Register[0].ACLR
SC_REGDI_RESET => REGDI_Register[1].ACLR
SC_REGDI_RESET => REGDI_Register[2].ACLR
SC_REGDI_RESET => REGDI_Register[3].ACLR
SC_REGDI_RESET => REGDI_Register[4].ACLR
SC_REGDI_RESET => REGDI_Register[5].ACLR
SC_REGDI_RESET => REGDI_Register[6].ACLR
SC_REGDI_RESET => REGDI_Register[7].ACLR
SC_REGDI_VEL => always0.IN0
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => always0.IN1
SC_REGDI_DATAPARALLEL_BUS_IN[0] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[1] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[2] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[3] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[4] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[5] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[6] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[7] => REGDI_Signal.DATAB


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u1|SC_VEL:SC_VEL_u0
SC_VEL_OUT <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SC_VEL_CLOCK_50 => COUNTER_Register[0].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[1].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[2].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[3].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[4].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[5].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[6].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[7].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[8].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[9].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[10].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[11].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[12].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[13].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[14].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[15].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[16].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[17].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[18].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[19].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[20].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[21].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[22].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[23].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[24].CLK
SC_VEL_RESET => COUNTER_Register[0].ACLR
SC_VEL_RESET => COUNTER_Register[1].ACLR
SC_VEL_RESET => COUNTER_Register[2].ACLR
SC_VEL_RESET => COUNTER_Register[3].ACLR
SC_VEL_RESET => COUNTER_Register[4].ACLR
SC_VEL_RESET => COUNTER_Register[5].ACLR
SC_VEL_RESET => COUNTER_Register[6].ACLR
SC_VEL_RESET => COUNTER_Register[7].ACLR
SC_VEL_RESET => COUNTER_Register[8].ACLR
SC_VEL_RESET => COUNTER_Register[9].ACLR
SC_VEL_RESET => COUNTER_Register[10].ACLR
SC_VEL_RESET => COUNTER_Register[11].ACLR
SC_VEL_RESET => COUNTER_Register[12].ACLR
SC_VEL_RESET => COUNTER_Register[13].ACLR
SC_VEL_RESET => COUNTER_Register[14].ACLR
SC_VEL_RESET => COUNTER_Register[15].ACLR
SC_VEL_RESET => COUNTER_Register[16].ACLR
SC_VEL_RESET => COUNTER_Register[17].ACLR
SC_VEL_RESET => COUNTER_Register[18].ACLR
SC_VEL_RESET => COUNTER_Register[19].ACLR
SC_VEL_RESET => COUNTER_Register[20].ACLR
SC_VEL_RESET => COUNTER_Register[21].ACLR
SC_VEL_RESET => COUNTER_Register[22].ACLR
SC_VEL_RESET => COUNTER_Register[23].ACLR
SC_VEL_RESET => COUNTER_Register[24].ACLR
SC_VEL_HAB_IN => COUNTER_Signal[24].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[23].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[22].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[21].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[20].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[19].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[18].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[17].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[16].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[15].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[14].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[13].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[12].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[11].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[10].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[9].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[8].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[7].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[6].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[5].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[4].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[3].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[2].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[1].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[0].OUTPUTSELECT


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u1|SC_VEL:SC_VEL_u1
SC_VEL_OUT <= COUNTER_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_VEL_CLOCK_50 => COUNTER_Register[0].CLK
SC_VEL_RESET => COUNTER_Register[0].ACLR
SC_VEL_HAB_IN => COUNTER_Signal[0].OUTPUTSELECT


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u1|MUXX21:MUXX21_u0
MUXX21_BIT_OUT <= MUXX21_BIT_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUXX21_SELECT_IN => MUXX21_BIT_OUT.OUTPUTSELECT
MUXX21_IN0 => MUXX21_BIT_OUT.DATAB
MUXX21_IN1 => MUXX21_BIT_OUT.DATAA


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u1|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0
SC_STATEMACHINE_NVE_LOAD_SHIFT_OUT <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_VEL_SELECT <= SC_STATEMACHINE_NVE_VEL_SELECT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_HAB_VEL_OUT <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[0] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[1] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[2] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[3] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[4] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[5] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[6] <= <GND>
SC_STATEMACHINE_NVE_REGNIVEL_OUT[7] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_ESTADO_IN[0] => Equal4.IN2
SC_STATEMACHINE_NVE_ESTADO_IN[0] => Equal5.IN1
SC_STATEMACHINE_NVE_ESTADO_IN[1] => Equal4.IN1
SC_STATEMACHINE_NVE_ESTADO_IN[1] => Equal5.IN2
SC_STATEMACHINE_NVE_ESTADO_IN[2] => Equal4.IN0
SC_STATEMACHINE_NVE_ESTADO_IN[2] => Equal5.IN0
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal0.IN1
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal1.IN0
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal2.IN1
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal3.IN1
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal0.IN0
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal1.IN1
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal2.IN0
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal3.IN0
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => St_Signal.Inicio.DATAB
SC_STATEMACHINE_NVE_CN_IN => Selector0.IN1
SC_STATEMACHINE_NVE_CLOCK_50 => St_Register~1.DATAIN
SC_STATEMACHINE_NVE_RESET => St_Register~3.DATAIN


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u2
REGDI_NV_DATAPARALLEL_OUT[0] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[1] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[2] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[3] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[4] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[5] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[6] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_DATAPARALLEL_OUT[7] <= SC_REGDI:SC_REGDI_u0.SC_REGDI_DATAPARALLEL_BUS_OUT
REGDI_NV_CLOCK => REGDI_NV_CLOCK.IN4
REGDI_NV_RESET => REGDI_NV_RESET.IN4
REGDI_NV_ESTADO_IN[0] => REGDI_NV_ESTADO_IN[0].IN1
REGDI_NV_ESTADO_IN[1] => REGDI_NV_ESTADO_IN[1].IN1
REGDI_NV_ESTADO_IN[2] => REGDI_NV_ESTADO_IN[2].IN1
REGDI_NV_NVL_IN[0] => REGDI_NV_NVL_IN[0].IN1
REGDI_NV_NVL_IN[1] => REGDI_NV_NVL_IN[1].IN1
REGDI_NV_CN_IN => REGDI_NV_CN_IN.IN1


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u2|SC_REGDI:SC_REGDI_u0
SC_REGDI_DATAPARALLEL_BUS_OUT[0] <= REGDI_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[1] <= REGDI_Register[1].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[2] <= REGDI_Register[2].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[3] <= REGDI_Register[3].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[4] <= REGDI_Register[4].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[5] <= REGDI_Register[5].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[6] <= REGDI_Register[6].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_DATAPARALLEL_BUS_OUT[7] <= REGDI_Register[7].DB_MAX_OUTPUT_PORT_TYPE
SC_REGDI_CLOCK => REGDI_Register[0].CLK
SC_REGDI_CLOCK => REGDI_Register[1].CLK
SC_REGDI_CLOCK => REGDI_Register[2].CLK
SC_REGDI_CLOCK => REGDI_Register[3].CLK
SC_REGDI_CLOCK => REGDI_Register[4].CLK
SC_REGDI_CLOCK => REGDI_Register[5].CLK
SC_REGDI_CLOCK => REGDI_Register[6].CLK
SC_REGDI_CLOCK => REGDI_Register[7].CLK
SC_REGDI_RESET => REGDI_Register[0].ACLR
SC_REGDI_RESET => REGDI_Register[1].ACLR
SC_REGDI_RESET => REGDI_Register[2].ACLR
SC_REGDI_RESET => REGDI_Register[3].ACLR
SC_REGDI_RESET => REGDI_Register[4].ACLR
SC_REGDI_RESET => REGDI_Register[5].ACLR
SC_REGDI_RESET => REGDI_Register[6].ACLR
SC_REGDI_RESET => REGDI_Register[7].ACLR
SC_REGDI_VEL => always0.IN0
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => REGDI_Signal.OUTPUTSELECT
SC_REGDI_LOAD_SHIFT => always0.IN1
SC_REGDI_DATAPARALLEL_BUS_IN[0] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[1] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[2] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[3] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[4] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[5] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[6] => REGDI_Signal.DATAB
SC_REGDI_DATAPARALLEL_BUS_IN[7] => REGDI_Signal.DATAB


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u2|SC_VEL:SC_VEL_u0
SC_VEL_OUT <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SC_VEL_CLOCK_50 => COUNTER_Register[0].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[1].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[2].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[3].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[4].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[5].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[6].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[7].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[8].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[9].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[10].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[11].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[12].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[13].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[14].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[15].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[16].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[17].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[18].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[19].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[20].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[21].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[22].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[23].CLK
SC_VEL_CLOCK_50 => COUNTER_Register[24].CLK
SC_VEL_RESET => COUNTER_Register[0].ACLR
SC_VEL_RESET => COUNTER_Register[1].ACLR
SC_VEL_RESET => COUNTER_Register[2].ACLR
SC_VEL_RESET => COUNTER_Register[3].ACLR
SC_VEL_RESET => COUNTER_Register[4].ACLR
SC_VEL_RESET => COUNTER_Register[5].ACLR
SC_VEL_RESET => COUNTER_Register[6].ACLR
SC_VEL_RESET => COUNTER_Register[7].ACLR
SC_VEL_RESET => COUNTER_Register[8].ACLR
SC_VEL_RESET => COUNTER_Register[9].ACLR
SC_VEL_RESET => COUNTER_Register[10].ACLR
SC_VEL_RESET => COUNTER_Register[11].ACLR
SC_VEL_RESET => COUNTER_Register[12].ACLR
SC_VEL_RESET => COUNTER_Register[13].ACLR
SC_VEL_RESET => COUNTER_Register[14].ACLR
SC_VEL_RESET => COUNTER_Register[15].ACLR
SC_VEL_RESET => COUNTER_Register[16].ACLR
SC_VEL_RESET => COUNTER_Register[17].ACLR
SC_VEL_RESET => COUNTER_Register[18].ACLR
SC_VEL_RESET => COUNTER_Register[19].ACLR
SC_VEL_RESET => COUNTER_Register[20].ACLR
SC_VEL_RESET => COUNTER_Register[21].ACLR
SC_VEL_RESET => COUNTER_Register[22].ACLR
SC_VEL_RESET => COUNTER_Register[23].ACLR
SC_VEL_RESET => COUNTER_Register[24].ACLR
SC_VEL_HAB_IN => COUNTER_Signal[24].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[23].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[22].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[21].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[20].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[19].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[18].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[17].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[16].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[15].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[14].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[13].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[12].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[11].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[10].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[9].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[8].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[7].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[6].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[5].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[4].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[3].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[2].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[1].OUTPUTSELECT
SC_VEL_HAB_IN => COUNTER_Signal[0].OUTPUTSELECT


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u2|SC_VEL:SC_VEL_u1
SC_VEL_OUT <= COUNTER_Register[0].DB_MAX_OUTPUT_PORT_TYPE
SC_VEL_CLOCK_50 => COUNTER_Register[0].CLK
SC_VEL_RESET => COUNTER_Register[0].ACLR
SC_VEL_HAB_IN => COUNTER_Signal[0].OUTPUTSELECT


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u2|MUXX21:MUXX21_u0
MUXX21_BIT_OUT <= MUXX21_BIT_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUXX21_SELECT_IN => MUXX21_BIT_OUT.OUTPUTSELECT
MUXX21_IN0 => MUXX21_BIT_OUT.DATAB
MUXX21_IN1 => MUXX21_BIT_OUT.DATAA


|System|JUEGO:JUEGO_u0|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0|REGDI_NV:REGDI_NV_u2|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0
SC_STATEMACHINE_NVE_LOAD_SHIFT_OUT <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_VEL_SELECT <= SC_STATEMACHINE_NVE_VEL_SELECT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_HAB_VEL_OUT <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[0] <= <GND>
SC_STATEMACHINE_NVE_REGNIVEL_OUT[1] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[2] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[3] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[4] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[5] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[6] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_REGNIVEL_OUT[7] <= SC_STATEMACHINE_NVE_REGNIVEL_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_NVE_ESTADO_IN[0] => Equal4.IN2
SC_STATEMACHINE_NVE_ESTADO_IN[0] => Equal5.IN1
SC_STATEMACHINE_NVE_ESTADO_IN[1] => Equal4.IN1
SC_STATEMACHINE_NVE_ESTADO_IN[1] => Equal5.IN2
SC_STATEMACHINE_NVE_ESTADO_IN[2] => Equal4.IN0
SC_STATEMACHINE_NVE_ESTADO_IN[2] => Equal5.IN0
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal0.IN1
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal1.IN0
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal2.IN1
SC_STATEMACHINE_NVE_NVL_IN[0] => Equal3.IN1
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal0.IN0
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal1.IN1
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal2.IN0
SC_STATEMACHINE_NVE_NVL_IN[1] => Equal3.IN0
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => always0.IN1
SC_STATEMACHINE_NVE_CN_IN => St_Signal.Inicio.DATAB
SC_STATEMACHINE_NVE_CN_IN => Selector0.IN1
SC_STATEMACHINE_NVE_CLOCK_50 => St_Register~1.DATAIN
SC_STATEMACHINE_NVE_RESET => St_Register~3.DATAIN


|System|JUEGO:JUEGO_u0|CONTROL_RANAS:CONTROL_RANAS_u0
CR_GANO_JC_OUT <= CR_GANO_JC_OUT.DB_MAX_OUTPUT_PORT_TYPE
CR_RANA_INI_OUT <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
CR_POSX[0] => Equal2.IN0
CR_POSX[0] => Equal3.IN2
CR_POSX[0] => Equal4.IN2
CR_POSX[1] => Equal2.IN2
CR_POSX[1] => Equal3.IN1
CR_POSX[1] => Equal4.IN1
CR_POSX[2] => Equal2.IN1
CR_POSX[2] => Equal3.IN0
CR_POSX[2] => Equal4.IN0
CR_POSY[0] => Equal1.IN2
CR_POSY[1] => Equal1.IN1
CR_POSY[2] => Equal1.IN0
CR_PERDIO => St_Signal.DATAA
CR_PERDIO => St_Signal.DATAA
CR_ESTADO[0] => Equal0.IN2
CR_ESTADO[1] => Equal0.IN1
CR_ESTADO[2] => Equal0.IN0
CR_CLOCK_50 => St_Register~1.DATAIN
CR_RESET => St_Register~3.DATAIN


|System|JUEGO:JUEGO_u0|CONTROL_CASAS:CONTROL_CASAS_u0
CC_NVE_REG7_OUT[0] <= CC_NVE_REG7_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
CC_NVE_REG7_OUT[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
CC_NVE_REG7_OUT[2] <= CC_NVE_REG7_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
CC_NVE_REG7_OUT[3] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
CC_NVE_REG7_OUT[4] <= CC_NVE_REG7_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
CC_NVE_REG7_OUT[5] <= CC_NVE_REG7_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
CC_NVE_REG7_OUT[6] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
CC_NVE_REG7_OUT[7] <= CC_NVE_REG7_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
CC_POSX_IN[0] => Equal1.IN0
CC_POSX_IN[0] => Equal2.IN2
CC_POSX_IN[0] => Equal4.IN2
CC_POSX_IN[1] => Equal1.IN2
CC_POSX_IN[1] => Equal2.IN1
CC_POSX_IN[1] => Equal4.IN1
CC_POSX_IN[2] => Equal1.IN1
CC_POSX_IN[2] => Equal2.IN0
CC_POSX_IN[2] => Equal4.IN0
CC_POSY_IN[0] => Equal3.IN2
CC_POSY_IN[1] => Equal3.IN1
CC_POSY_IN[2] => Equal3.IN0
CC_PERDIO_IN => St_Signal.DATAA
CC_PERDIO_IN => St_Signal.DATAA
CC_PERDIO_IN => St_Signal.DATAA
CC_PERDIO_IN => St_Signal.DATAA
CC_PERDIO_IN => St_Signal.DATAA
CC_PERDIO_IN => St_Signal.DATAA
CC_ESTADO_IN[0] => Equal0.IN2
CC_ESTADO_IN[1] => Equal0.IN1
CC_ESTADO_IN[2] => Equal0.IN0
CC_CLOCK_50 => St_Register~1.DATAIN
CC_RESET => St_Register~3.DATAIN


|System|JUEGO:JUEGO_u0|COLISION:COLISION_u0
CO_PERDIO_OUT <= Muxx81Y:Muxx81Y_u0.Muxx81_Z_Bit_Out
CO_POSX_IN[0] => CO_POSX_IN[0].IN7
CO_POSX_IN[1] => CO_POSX_IN[1].IN7
CO_POSX_IN[2] => CO_POSX_IN[2].IN7
CO_POSY_IN[0] => CO_POSY_IN[0].IN1
CO_POSY_IN[1] => CO_POSY_IN[1].IN1
CO_POSY_IN[2] => CO_POSY_IN[2].IN1
CO_VEH7_IN[0] => CO_VEH7_IN[0].IN1
CO_VEH7_IN[1] => CO_VEH7_IN[1].IN1
CO_VEH7_IN[2] => CO_VEH7_IN[2].IN1
CO_VEH7_IN[3] => CO_VEH7_IN[3].IN1
CO_VEH7_IN[4] => CO_VEH7_IN[4].IN1
CO_VEH7_IN[5] => CO_VEH7_IN[5].IN1
CO_VEH7_IN[6] => CO_VEH7_IN[6].IN1
CO_VEH7_IN[7] => CO_VEH7_IN[7].IN1
CO_VEH6_IN[0] => CO_VEH6_IN[0].IN1
CO_VEH6_IN[1] => CO_VEH6_IN[1].IN1
CO_VEH6_IN[2] => CO_VEH6_IN[2].IN1
CO_VEH6_IN[3] => CO_VEH6_IN[3].IN1
CO_VEH6_IN[4] => CO_VEH6_IN[4].IN1
CO_VEH6_IN[5] => CO_VEH6_IN[5].IN1
CO_VEH6_IN[6] => CO_VEH6_IN[6].IN1
CO_VEH6_IN[7] => CO_VEH6_IN[7].IN1
CO_VEH5_IN[0] => CO_VEH5_IN[0].IN1
CO_VEH5_IN[1] => CO_VEH5_IN[1].IN1
CO_VEH5_IN[2] => CO_VEH5_IN[2].IN1
CO_VEH5_IN[3] => CO_VEH5_IN[3].IN1
CO_VEH5_IN[4] => CO_VEH5_IN[4].IN1
CO_VEH5_IN[5] => CO_VEH5_IN[5].IN1
CO_VEH5_IN[6] => CO_VEH5_IN[6].IN1
CO_VEH5_IN[7] => CO_VEH5_IN[7].IN1
CO_VEH4_IN[0] => CO_VEH4_IN[0].IN1
CO_VEH4_IN[1] => CO_VEH4_IN[1].IN1
CO_VEH4_IN[2] => CO_VEH4_IN[2].IN1
CO_VEH4_IN[3] => CO_VEH4_IN[3].IN1
CO_VEH4_IN[4] => CO_VEH4_IN[4].IN1
CO_VEH4_IN[5] => CO_VEH4_IN[5].IN1
CO_VEH4_IN[6] => CO_VEH4_IN[6].IN1
CO_VEH4_IN[7] => CO_VEH4_IN[7].IN1
CO_VEH3_IN[0] => CO_VEH3_IN[0].IN1
CO_VEH3_IN[1] => CO_VEH3_IN[1].IN1
CO_VEH3_IN[2] => CO_VEH3_IN[2].IN1
CO_VEH3_IN[3] => CO_VEH3_IN[3].IN1
CO_VEH3_IN[4] => CO_VEH3_IN[4].IN1
CO_VEH3_IN[5] => CO_VEH3_IN[5].IN1
CO_VEH3_IN[6] => CO_VEH3_IN[6].IN1
CO_VEH3_IN[7] => CO_VEH3_IN[7].IN1
CO_VEH2_IN[0] => CO_VEH2_IN[0].IN1
CO_VEH2_IN[1] => CO_VEH2_IN[1].IN1
CO_VEH2_IN[2] => CO_VEH2_IN[2].IN1
CO_VEH2_IN[3] => CO_VEH2_IN[3].IN1
CO_VEH2_IN[4] => CO_VEH2_IN[4].IN1
CO_VEH2_IN[5] => CO_VEH2_IN[5].IN1
CO_VEH2_IN[6] => CO_VEH2_IN[6].IN1
CO_VEH2_IN[7] => CO_VEH2_IN[7].IN1
CO_VEH1_IN[0] => CO_VEH1_IN[0].IN1
CO_VEH1_IN[1] => CO_VEH1_IN[1].IN1
CO_VEH1_IN[2] => CO_VEH1_IN[2].IN1
CO_VEH1_IN[3] => CO_VEH1_IN[3].IN1
CO_VEH1_IN[4] => CO_VEH1_IN[4].IN1
CO_VEH1_IN[5] => CO_VEH1_IN[5].IN1
CO_VEH1_IN[6] => CO_VEH1_IN[6].IN1
CO_VEH1_IN[7] => CO_VEH1_IN[7].IN1


|System|JUEGO:JUEGO_u0|COLISION:COLISION_u0|Muxx81X:Muxx81X_u0
Muxx81_Z_Bit_Out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Muxx81_Select_Bus_In[0] => Mux0.IN2
Muxx81_Select_Bus_In[1] => Mux0.IN1
Muxx81_Select_Bus_In[2] => Mux0.IN0
Muxx81_Data_Bus_In[0] => Mux0.IN10
Muxx81_Data_Bus_In[1] => Mux0.IN9
Muxx81_Data_Bus_In[2] => Mux0.IN8
Muxx81_Data_Bus_In[3] => Mux0.IN7
Muxx81_Data_Bus_In[4] => Mux0.IN6
Muxx81_Data_Bus_In[5] => Mux0.IN5
Muxx81_Data_Bus_In[6] => Mux0.IN4
Muxx81_Data_Bus_In[7] => Mux0.IN3


|System|JUEGO:JUEGO_u0|COLISION:COLISION_u0|Muxx81X:Muxx81X_u1
Muxx81_Z_Bit_Out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Muxx81_Select_Bus_In[0] => Mux0.IN2
Muxx81_Select_Bus_In[1] => Mux0.IN1
Muxx81_Select_Bus_In[2] => Mux0.IN0
Muxx81_Data_Bus_In[0] => Mux0.IN10
Muxx81_Data_Bus_In[1] => Mux0.IN9
Muxx81_Data_Bus_In[2] => Mux0.IN8
Muxx81_Data_Bus_In[3] => Mux0.IN7
Muxx81_Data_Bus_In[4] => Mux0.IN6
Muxx81_Data_Bus_In[5] => Mux0.IN5
Muxx81_Data_Bus_In[6] => Mux0.IN4
Muxx81_Data_Bus_In[7] => Mux0.IN3


|System|JUEGO:JUEGO_u0|COLISION:COLISION_u0|Muxx81X:Muxx81X_u2
Muxx81_Z_Bit_Out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Muxx81_Select_Bus_In[0] => Mux0.IN2
Muxx81_Select_Bus_In[1] => Mux0.IN1
Muxx81_Select_Bus_In[2] => Mux0.IN0
Muxx81_Data_Bus_In[0] => Mux0.IN10
Muxx81_Data_Bus_In[1] => Mux0.IN9
Muxx81_Data_Bus_In[2] => Mux0.IN8
Muxx81_Data_Bus_In[3] => Mux0.IN7
Muxx81_Data_Bus_In[4] => Mux0.IN6
Muxx81_Data_Bus_In[5] => Mux0.IN5
Muxx81_Data_Bus_In[6] => Mux0.IN4
Muxx81_Data_Bus_In[7] => Mux0.IN3


|System|JUEGO:JUEGO_u0|COLISION:COLISION_u0|Muxx81X:Muxx81X_u3
Muxx81_Z_Bit_Out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Muxx81_Select_Bus_In[0] => Mux0.IN2
Muxx81_Select_Bus_In[1] => Mux0.IN1
Muxx81_Select_Bus_In[2] => Mux0.IN0
Muxx81_Data_Bus_In[0] => Mux0.IN10
Muxx81_Data_Bus_In[1] => Mux0.IN9
Muxx81_Data_Bus_In[2] => Mux0.IN8
Muxx81_Data_Bus_In[3] => Mux0.IN7
Muxx81_Data_Bus_In[4] => Mux0.IN6
Muxx81_Data_Bus_In[5] => Mux0.IN5
Muxx81_Data_Bus_In[6] => Mux0.IN4
Muxx81_Data_Bus_In[7] => Mux0.IN3


|System|JUEGO:JUEGO_u0|COLISION:COLISION_u0|Muxx81X:Muxx81X_u4
Muxx81_Z_Bit_Out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Muxx81_Select_Bus_In[0] => Mux0.IN2
Muxx81_Select_Bus_In[1] => Mux0.IN1
Muxx81_Select_Bus_In[2] => Mux0.IN0
Muxx81_Data_Bus_In[0] => Mux0.IN10
Muxx81_Data_Bus_In[1] => Mux0.IN9
Muxx81_Data_Bus_In[2] => Mux0.IN8
Muxx81_Data_Bus_In[3] => Mux0.IN7
Muxx81_Data_Bus_In[4] => Mux0.IN6
Muxx81_Data_Bus_In[5] => Mux0.IN5
Muxx81_Data_Bus_In[6] => Mux0.IN4
Muxx81_Data_Bus_In[7] => Mux0.IN3


|System|JUEGO:JUEGO_u0|COLISION:COLISION_u0|Muxx81X:Muxx81X_u5
Muxx81_Z_Bit_Out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Muxx81_Select_Bus_In[0] => Mux0.IN2
Muxx81_Select_Bus_In[1] => Mux0.IN1
Muxx81_Select_Bus_In[2] => Mux0.IN0
Muxx81_Data_Bus_In[0] => Mux0.IN10
Muxx81_Data_Bus_In[1] => Mux0.IN9
Muxx81_Data_Bus_In[2] => Mux0.IN8
Muxx81_Data_Bus_In[3] => Mux0.IN7
Muxx81_Data_Bus_In[4] => Mux0.IN6
Muxx81_Data_Bus_In[5] => Mux0.IN5
Muxx81_Data_Bus_In[6] => Mux0.IN4
Muxx81_Data_Bus_In[7] => Mux0.IN3


|System|JUEGO:JUEGO_u0|COLISION:COLISION_u0|Muxx81X:Muxx81X_u6
Muxx81_Z_Bit_Out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Muxx81_Select_Bus_In[0] => Mux0.IN2
Muxx81_Select_Bus_In[1] => Mux0.IN1
Muxx81_Select_Bus_In[2] => Mux0.IN0
Muxx81_Data_Bus_In[0] => Mux0.IN10
Muxx81_Data_Bus_In[1] => Mux0.IN9
Muxx81_Data_Bus_In[2] => Mux0.IN8
Muxx81_Data_Bus_In[3] => Mux0.IN7
Muxx81_Data_Bus_In[4] => Mux0.IN6
Muxx81_Data_Bus_In[5] => Mux0.IN5
Muxx81_Data_Bus_In[6] => Mux0.IN4
Muxx81_Data_Bus_In[7] => Mux0.IN3


|System|JUEGO:JUEGO_u0|COLISION:COLISION_u0|Muxx81Y:Muxx81Y_u0
Muxx81_Z_Bit_Out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Muxx81_Select_Bus_In[0] => Mux0.IN3
Muxx81_Select_Bus_In[1] => Mux0.IN2
Muxx81_Select_Bus_In[2] => Mux0.IN1
Muxx81_In7 => Mux0.IN4
Muxx81_In6 => Mux0.IN5
Muxx81_In5 => Mux0.IN6
Muxx81_In4 => Mux0.IN7
Muxx81_In3 => Mux0.IN8
Muxx81_In2 => Mux0.IN9
Muxx81_In1 => Mux0.IN10


|System|JUEGO:JUEGO_u0|RANA:RANA_u0
RANA_7_OUT[0] <= VEH7_IN[0].DB_MAX_OUTPUT_PORT_TYPE
RANA_7_OUT[1] <= VEH7_IN[1].DB_MAX_OUTPUT_PORT_TYPE
RANA_7_OUT[2] <= VEH7_IN[2].DB_MAX_OUTPUT_PORT_TYPE
RANA_7_OUT[3] <= VEH7_IN[3].DB_MAX_OUTPUT_PORT_TYPE
RANA_7_OUT[4] <= VEH7_IN[4].DB_MAX_OUTPUT_PORT_TYPE
RANA_7_OUT[5] <= VEH7_IN[5].DB_MAX_OUTPUT_PORT_TYPE
RANA_7_OUT[6] <= VEH7_IN[6].DB_MAX_OUTPUT_PORT_TYPE
RANA_7_OUT[7] <= VEH7_IN[7].DB_MAX_OUTPUT_PORT_TYPE
RANA_6_OUT[0] <= RANA_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_6_OUT[1] <= RANA_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_6_OUT[2] <= RANA_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_6_OUT[3] <= RANA_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_6_OUT[4] <= RANA_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_6_OUT[5] <= RANA_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_6_OUT[6] <= RANA_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_6_OUT[7] <= RANA_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_5_OUT[0] <= RANA_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_5_OUT[1] <= RANA_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_5_OUT[2] <= RANA_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_5_OUT[3] <= RANA_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_5_OUT[4] <= RANA_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_5_OUT[5] <= RANA_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_5_OUT[6] <= RANA_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_5_OUT[7] <= RANA_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_4_OUT[0] <= RANA_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_4_OUT[1] <= RANA_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_4_OUT[2] <= RANA_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_4_OUT[3] <= RANA_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_4_OUT[4] <= RANA_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_4_OUT[5] <= RANA_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_4_OUT[6] <= RANA_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_4_OUT[7] <= RANA_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_3_OUT[0] <= RANA_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_3_OUT[1] <= RANA_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_3_OUT[2] <= RANA_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_3_OUT[3] <= RANA_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_3_OUT[4] <= RANA_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_3_OUT[5] <= RANA_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_3_OUT[6] <= RANA_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_3_OUT[7] <= RANA_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_2_OUT[0] <= RANA_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_2_OUT[1] <= RANA_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_2_OUT[2] <= RANA_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_2_OUT[3] <= RANA_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_2_OUT[4] <= RANA_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_2_OUT[5] <= RANA_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_2_OUT[6] <= RANA_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_2_OUT[7] <= RANA_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_1_OUT[0] <= RANA_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_1_OUT[1] <= RANA_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_1_OUT[2] <= RANA_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_1_OUT[3] <= RANA_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_1_OUT[4] <= RANA_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_1_OUT[5] <= RANA_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_1_OUT[6] <= RANA_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_1_OUT[7] <= RANA_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_0_OUT[0] <= RANA_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_0_OUT[1] <= RANA_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_0_OUT[2] <= RANA_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_0_OUT[3] <= RANA_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_0_OUT[4] <= RANA_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_0_OUT[5] <= RANA_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_0_OUT[6] <= RANA_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
RANA_0_OUT[7] <= RANA_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PXRANA_OUT[0] <= RANA_SELECTX[0].DB_MAX_OUTPUT_PORT_TYPE
PXRANA_OUT[1] <= RANA_SELECTX[1].DB_MAX_OUTPUT_PORT_TYPE
PXRANA_OUT[2] <= RANA_SELECTX[2].DB_MAX_OUTPUT_PORT_TYPE
PYRANA_OUT[0] <= RANA_SELECTY[0].DB_MAX_OUTPUT_PORT_TYPE
PYRANA_OUT[1] <= RANA_SELECTY[1].DB_MAX_OUTPUT_PORT_TYPE
PYRANA_OUT[2] <= RANA_SELECTY[2].DB_MAX_OUTPUT_PORT_TYPE
RANA_CLOCK => RANA_CLOCK.IN2
RANA_RESET => RANA_RESET.IN2
RANA_INI => RANA_INI.IN2
RANA_LEFT => RANA_LEFT.IN1
RANA_RIGHT => RANA_RIGHT.IN1
RANA_UP => RANA_UP.IN1
RANA_DOWN => RANA_DOWN.IN1
VEH7_IN[0] => RANA_7_OUT[0].DATAIN
VEH7_IN[1] => RANA_7_OUT[1].DATAIN
VEH7_IN[2] => RANA_7_OUT[2].DATAIN
VEH7_IN[3] => RANA_7_OUT[3].DATAIN
VEH7_IN[4] => RANA_7_OUT[4].DATAIN
VEH7_IN[5] => RANA_7_OUT[5].DATAIN
VEH7_IN[6] => RANA_7_OUT[6].DATAIN
VEH7_IN[7] => RANA_7_OUT[7].DATAIN
VEH6_IN[0] => RANA_6_OUT.IN1
VEH6_IN[1] => RANA_6_OUT.IN1
VEH6_IN[2] => RANA_6_OUT.IN1
VEH6_IN[3] => RANA_6_OUT.IN1
VEH6_IN[4] => RANA_6_OUT.IN1
VEH6_IN[5] => RANA_6_OUT.IN1
VEH6_IN[6] => RANA_6_OUT.IN1
VEH6_IN[7] => RANA_6_OUT.IN1
VEH5_IN[0] => RANA_5_OUT.IN1
VEH5_IN[1] => RANA_5_OUT.IN1
VEH5_IN[2] => RANA_5_OUT.IN1
VEH5_IN[3] => RANA_5_OUT.IN1
VEH5_IN[4] => RANA_5_OUT.IN1
VEH5_IN[5] => RANA_5_OUT.IN1
VEH5_IN[6] => RANA_5_OUT.IN1
VEH5_IN[7] => RANA_5_OUT.IN1
VEH4_IN[0] => RANA_4_OUT.IN1
VEH4_IN[1] => RANA_4_OUT.IN1
VEH4_IN[2] => RANA_4_OUT.IN1
VEH4_IN[3] => RANA_4_OUT.IN1
VEH4_IN[4] => RANA_4_OUT.IN1
VEH4_IN[5] => RANA_4_OUT.IN1
VEH4_IN[6] => RANA_4_OUT.IN1
VEH4_IN[7] => RANA_4_OUT.IN1
VEH3_IN[0] => RANA_3_OUT.IN1
VEH3_IN[1] => RANA_3_OUT.IN1
VEH3_IN[2] => RANA_3_OUT.IN1
VEH3_IN[3] => RANA_3_OUT.IN1
VEH3_IN[4] => RANA_3_OUT.IN1
VEH3_IN[5] => RANA_3_OUT.IN1
VEH3_IN[6] => RANA_3_OUT.IN1
VEH3_IN[7] => RANA_3_OUT.IN1
VEH2_IN[0] => RANA_2_OUT.IN1
VEH2_IN[1] => RANA_2_OUT.IN1
VEH2_IN[2] => RANA_2_OUT.IN1
VEH2_IN[3] => RANA_2_OUT.IN1
VEH2_IN[4] => RANA_2_OUT.IN1
VEH2_IN[5] => RANA_2_OUT.IN1
VEH2_IN[6] => RANA_2_OUT.IN1
VEH2_IN[7] => RANA_2_OUT.IN1
VEH1_IN[0] => RANA_1_OUT.IN1
VEH1_IN[1] => RANA_1_OUT.IN1
VEH1_IN[2] => RANA_1_OUT.IN1
VEH1_IN[3] => RANA_1_OUT.IN1
VEH1_IN[4] => RANA_1_OUT.IN1
VEH1_IN[5] => RANA_1_OUT.IN1
VEH1_IN[6] => RANA_1_OUT.IN1
VEH1_IN[7] => RANA_1_OUT.IN1


|System|JUEGO:JUEGO_u0|RANA:RANA_u0|SC_STATEMACHINE_FROG_MOV:SC_STATEMACHINE_FROG_MOV_u0
SC_STATEMACHINE_FROG_MOV[0] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_FROG_MOV[1] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_FROG_MOV[2] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_FROG_MOV_AVANZAR => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_AVANZAR => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_AVANZAR => Selector1.IN4
SC_STATEMACHINE_FROG_MOV_AVANZAR => St_Signal.DATAA
SC_STATEMACHINE_FROG_MOV_AVANZAR => Selector0.IN0
SC_STATEMACHINE_FROG_MOV_RETROCEDER => St_Signal.DATAA
SC_STATEMACHINE_FROG_MOV_RETROCEDER => St_Signal.DATAA
SC_STATEMACHINE_FROG_MOV_RETROCEDER => St_Signal.DATAA
SC_STATEMACHINE_FROG_MOV_RETROCEDER => St_Signal.DATAA
SC_STATEMACHINE_FROG_MOV_INI => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_INI => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_INI => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_INI => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_INI => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_INI => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_INI => Selector0.IN2
SC_STATEMACHINE_FROG_MOV_INI => Selector0.IN3
SC_STATEMACHINE_FROG_MOV_INI => Selector0.IN4
SC_STATEMACHINE_FROG_MOV_INI => Selector0.IN5
SC_STATEMACHINE_FROG_MOV_INI => Selector0.IN6
SC_STATEMACHINE_FROG_MOV_INI => Selector0.IN7
SC_STATEMACHINE_FROG_MOV_CLOCK_50 => St_Register~1.DATAIN
SC_STATEMACHINE_FROG_MOV_RESET => St_Register~3.DATAIN


|System|JUEGO:JUEGO_u0|RANA:RANA_u0|SC_STATEMACHINE_FROG_MOV:SC_STATEMACHINE_FROG_MOV_u1
SC_STATEMACHINE_FROG_MOV[0] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_FROG_MOV[1] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_FROG_MOV[2] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
SC_STATEMACHINE_FROG_MOV_AVANZAR => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_AVANZAR => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_AVANZAR => Selector1.IN4
SC_STATEMACHINE_FROG_MOV_AVANZAR => St_Signal.DATAA
SC_STATEMACHINE_FROG_MOV_AVANZAR => Selector0.IN0
SC_STATEMACHINE_FROG_MOV_RETROCEDER => St_Signal.DATAA
SC_STATEMACHINE_FROG_MOV_RETROCEDER => St_Signal.DATAA
SC_STATEMACHINE_FROG_MOV_RETROCEDER => St_Signal.DATAA
SC_STATEMACHINE_FROG_MOV_RETROCEDER => St_Signal.DATAA
SC_STATEMACHINE_FROG_MOV_INI => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_INI => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_INI => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_INI => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_INI => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_INI => St_Signal.OUTPUTSELECT
SC_STATEMACHINE_FROG_MOV_INI => Selector0.IN2
SC_STATEMACHINE_FROG_MOV_INI => Selector0.IN3
SC_STATEMACHINE_FROG_MOV_INI => Selector0.IN4
SC_STATEMACHINE_FROG_MOV_INI => Selector0.IN5
SC_STATEMACHINE_FROG_MOV_INI => Selector0.IN6
SC_STATEMACHINE_FROG_MOV_INI => Selector0.IN7
SC_STATEMACHINE_FROG_MOV_CLOCK_50 => St_Register~1.DATAIN
SC_STATEMACHINE_FROG_MOV_RESET => St_Register~3.DATAIN


|System|JUEGO:JUEGO_u0|RANA:RANA_u0|CODE38X:CODE38X_u0
CODE38X_Data_Out[0] <= CODE38X_Data_Out.DB_MAX_OUTPUT_PORT_TYPE
CODE38X_Data_Out[1] <= CODE38X_Data_Out.DB_MAX_OUTPUT_PORT_TYPE
CODE38X_Data_Out[2] <= CODE38X_Data_Out.DB_MAX_OUTPUT_PORT_TYPE
CODE38X_Data_Out[3] <= CODE38X_Data_Out.DB_MAX_OUTPUT_PORT_TYPE
CODE38X_Data_Out[4] <= CODE38X_Data_Out.DB_MAX_OUTPUT_PORT_TYPE
CODE38X_Data_Out[5] <= CODE38X_Data_Out.DB_MAX_OUTPUT_PORT_TYPE
CODE38X_Data_Out[6] <= CODE38X_Data_Out.DB_MAX_OUTPUT_PORT_TYPE
CODE38X_Data_Out[7] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
CODE38X_Select_In[0] => Equal0.IN2
CODE38X_Select_In[0] => Equal1.IN0
CODE38X_Select_In[0] => Equal2.IN2
CODE38X_Select_In[0] => Equal3.IN1
CODE38X_Select_In[0] => Equal4.IN2
CODE38X_Select_In[0] => Equal5.IN1
CODE38X_Select_In[0] => Equal6.IN2
CODE38X_Select_In[0] => Equal7.IN2
CODE38X_Select_In[1] => Equal0.IN1
CODE38X_Select_In[1] => Equal1.IN2
CODE38X_Select_In[1] => Equal2.IN0
CODE38X_Select_In[1] => Equal3.IN0
CODE38X_Select_In[1] => Equal4.IN1
CODE38X_Select_In[1] => Equal5.IN2
CODE38X_Select_In[1] => Equal6.IN1
CODE38X_Select_In[1] => Equal7.IN1
CODE38X_Select_In[2] => Equal0.IN0
CODE38X_Select_In[2] => Equal1.IN1
CODE38X_Select_In[2] => Equal2.IN1
CODE38X_Select_In[2] => Equal3.IN2
CODE38X_Select_In[2] => Equal4.IN0
CODE38X_Select_In[2] => Equal5.IN0
CODE38X_Select_In[2] => Equal6.IN0
CODE38X_Select_In[2] => Equal7.IN0


|System|JUEGO:JUEGO_u0|RANA:RANA_u0|CODE38Y:CODE38Y_u0
CODE38Y_Data_Out[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
CODE38Y_Data_Out[1] <= CODE38Y_Data_Out.DB_MAX_OUTPUT_PORT_TYPE
CODE38Y_Data_Out[2] <= CODE38Y_Data_Out.DB_MAX_OUTPUT_PORT_TYPE
CODE38Y_Data_Out[3] <= CODE38Y_Data_Out.DB_MAX_OUTPUT_PORT_TYPE
CODE38Y_Data_Out[4] <= CODE38Y_Data_Out.DB_MAX_OUTPUT_PORT_TYPE
CODE38Y_Data_Out[5] <= CODE38Y_Data_Out.DB_MAX_OUTPUT_PORT_TYPE
CODE38Y_Data_Out[6] <= CODE38Y_Data_Out.DB_MAX_OUTPUT_PORT_TYPE
CODE38Y_Data_Out[7] <= CODE38Y_Data_Out.DB_MAX_OUTPUT_PORT_TYPE
CODE38Y_Select_In[0] => Equal0.IN2
CODE38Y_Select_In[0] => Equal1.IN0
CODE38Y_Select_In[0] => Equal2.IN2
CODE38Y_Select_In[0] => Equal3.IN1
CODE38Y_Select_In[0] => Equal4.IN2
CODE38Y_Select_In[0] => Equal5.IN1
CODE38Y_Select_In[0] => Equal6.IN2
CODE38Y_Select_In[0] => Equal7.IN2
CODE38Y_Select_In[1] => Equal0.IN1
CODE38Y_Select_In[1] => Equal1.IN2
CODE38Y_Select_In[1] => Equal2.IN0
CODE38Y_Select_In[1] => Equal3.IN0
CODE38Y_Select_In[1] => Equal4.IN1
CODE38Y_Select_In[1] => Equal5.IN2
CODE38Y_Select_In[1] => Equal6.IN1
CODE38Y_Select_In[1] => Equal7.IN1
CODE38Y_Select_In[2] => Equal0.IN0
CODE38Y_Select_In[2] => Equal1.IN1
CODE38Y_Select_In[2] => Equal2.IN1
CODE38Y_Select_In[2] => Equal3.IN2
CODE38Y_Select_In[2] => Equal4.IN0
CODE38Y_Select_In[2] => Equal5.IN0
CODE38Y_Select_In[2] => Equal6.IN0
CODE38Y_Select_In[2] => Equal7.IN0


|System|JUEGO:JUEGO_u0|PINTAR_MATRIZ:PINTAR_MATRIZ_u0
PINTAR_7_OUT[0] <= PINTAR_7_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_7_OUT[1] <= PINTAR_7_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_7_OUT[2] <= PINTAR_7_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_7_OUT[3] <= PINTAR_7_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_7_OUT[4] <= PINTAR_7_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_7_OUT[5] <= PINTAR_7_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_7_OUT[6] <= PINTAR_7_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_7_OUT[7] <= PINTAR_7_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_6_OUT[0] <= PINTAR_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_6_OUT[1] <= PINTAR_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_6_OUT[2] <= PINTAR_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_6_OUT[3] <= PINTAR_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_6_OUT[4] <= PINTAR_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_6_OUT[5] <= PINTAR_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_6_OUT[6] <= PINTAR_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_6_OUT[7] <= PINTAR_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_5_OUT[0] <= PINTAR_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_5_OUT[1] <= PINTAR_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_5_OUT[2] <= PINTAR_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_5_OUT[3] <= PINTAR_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_5_OUT[4] <= PINTAR_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_5_OUT[5] <= PINTAR_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_5_OUT[6] <= PINTAR_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_5_OUT[7] <= PINTAR_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_4_OUT[0] <= PINTAR_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_4_OUT[1] <= PINTAR_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_4_OUT[2] <= PINTAR_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_4_OUT[3] <= PINTAR_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_4_OUT[4] <= PINTAR_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_4_OUT[5] <= PINTAR_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_4_OUT[6] <= PINTAR_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_4_OUT[7] <= PINTAR_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_3_OUT[0] <= PINTAR_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_3_OUT[1] <= PINTAR_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_3_OUT[2] <= PINTAR_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_3_OUT[3] <= PINTAR_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_3_OUT[4] <= PINTAR_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_3_OUT[5] <= PINTAR_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_3_OUT[6] <= PINTAR_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_3_OUT[7] <= PINTAR_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_2_OUT[0] <= PINTAR_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_2_OUT[1] <= PINTAR_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_2_OUT[2] <= PINTAR_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_2_OUT[3] <= PINTAR_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_2_OUT[4] <= PINTAR_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_2_OUT[5] <= PINTAR_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_2_OUT[6] <= PINTAR_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_2_OUT[7] <= PINTAR_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_1_OUT[0] <= PINTAR_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_1_OUT[1] <= PINTAR_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_1_OUT[2] <= PINTAR_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_1_OUT[3] <= PINTAR_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_1_OUT[4] <= PINTAR_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_1_OUT[5] <= PINTAR_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_1_OUT[6] <= PINTAR_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_1_OUT[7] <= PINTAR_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_0_OUT[0] <= PINTAR_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_0_OUT[1] <= PINTAR_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_0_OUT[2] <= PINTAR_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_0_OUT[3] <= PINTAR_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_0_OUT[4] <= PINTAR_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_0_OUT[5] <= PINTAR_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_0_OUT[6] <= PINTAR_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_0_OUT[7] <= PINTAR_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_J7_IN[0] => PINTAR_7_OUT.IN0
PINTAR_J7_IN[1] => PINTAR_7_OUT.IN0
PINTAR_J7_IN[2] => PINTAR_7_OUT.IN0
PINTAR_J7_IN[3] => PINTAR_7_OUT.IN0
PINTAR_J7_IN[4] => PINTAR_7_OUT.IN0
PINTAR_J7_IN[5] => PINTAR_7_OUT.IN0
PINTAR_J7_IN[6] => PINTAR_7_OUT.IN0
PINTAR_J7_IN[7] => PINTAR_7_OUT.IN0
PINTAR_J6_IN[0] => PINTAR_6_OUT.IN0
PINTAR_J6_IN[1] => PINTAR_6_OUT.IN0
PINTAR_J6_IN[2] => PINTAR_6_OUT.IN0
PINTAR_J6_IN[3] => PINTAR_6_OUT.IN0
PINTAR_J6_IN[4] => PINTAR_6_OUT.IN0
PINTAR_J6_IN[5] => PINTAR_6_OUT.IN0
PINTAR_J6_IN[6] => PINTAR_6_OUT.IN0
PINTAR_J6_IN[7] => PINTAR_6_OUT.IN0
PINTAR_J5_IN[0] => PINTAR_5_OUT.IN0
PINTAR_J5_IN[1] => PINTAR_5_OUT.IN0
PINTAR_J5_IN[2] => PINTAR_5_OUT.IN0
PINTAR_J5_IN[3] => PINTAR_5_OUT.IN0
PINTAR_J5_IN[4] => PINTAR_5_OUT.IN0
PINTAR_J5_IN[5] => PINTAR_5_OUT.IN0
PINTAR_J5_IN[6] => PINTAR_5_OUT.IN0
PINTAR_J5_IN[7] => PINTAR_5_OUT.IN0
PINTAR_J4_IN[0] => PINTAR_4_OUT.IN0
PINTAR_J4_IN[1] => PINTAR_4_OUT.IN0
PINTAR_J4_IN[2] => PINTAR_4_OUT.IN0
PINTAR_J4_IN[3] => PINTAR_4_OUT.IN0
PINTAR_J4_IN[4] => PINTAR_4_OUT.IN0
PINTAR_J4_IN[5] => PINTAR_4_OUT.IN0
PINTAR_J4_IN[6] => PINTAR_4_OUT.IN0
PINTAR_J4_IN[7] => PINTAR_4_OUT.IN0
PINTAR_J3_IN[0] => PINTAR_3_OUT.IN0
PINTAR_J3_IN[1] => PINTAR_3_OUT.IN0
PINTAR_J3_IN[2] => PINTAR_3_OUT.IN0
PINTAR_J3_IN[3] => PINTAR_3_OUT.IN0
PINTAR_J3_IN[4] => PINTAR_3_OUT.IN0
PINTAR_J3_IN[5] => PINTAR_3_OUT.IN0
PINTAR_J3_IN[6] => PINTAR_3_OUT.IN0
PINTAR_J3_IN[7] => PINTAR_3_OUT.IN0
PINTAR_J2_IN[0] => PINTAR_2_OUT.IN0
PINTAR_J2_IN[1] => PINTAR_2_OUT.IN0
PINTAR_J2_IN[2] => PINTAR_2_OUT.IN0
PINTAR_J2_IN[3] => PINTAR_2_OUT.IN0
PINTAR_J2_IN[4] => PINTAR_2_OUT.IN0
PINTAR_J2_IN[5] => PINTAR_2_OUT.IN0
PINTAR_J2_IN[6] => PINTAR_2_OUT.IN0
PINTAR_J2_IN[7] => PINTAR_2_OUT.IN0
PINTAR_J1_IN[0] => PINTAR_1_OUT.IN0
PINTAR_J1_IN[1] => PINTAR_1_OUT.IN0
PINTAR_J1_IN[2] => PINTAR_1_OUT.IN0
PINTAR_J1_IN[3] => PINTAR_1_OUT.IN0
PINTAR_J1_IN[4] => PINTAR_1_OUT.IN0
PINTAR_J1_IN[5] => PINTAR_1_OUT.IN0
PINTAR_J1_IN[6] => PINTAR_1_OUT.IN0
PINTAR_J1_IN[7] => PINTAR_1_OUT.IN0
PINTAR_J0_IN[0] => PINTAR_0_OUT.IN0
PINTAR_J0_IN[1] => PINTAR_0_OUT.IN0
PINTAR_J0_IN[2] => PINTAR_0_OUT.IN0
PINTAR_J0_IN[3] => PINTAR_0_OUT.IN0
PINTAR_J0_IN[4] => PINTAR_0_OUT.IN0
PINTAR_J0_IN[5] => PINTAR_0_OUT.IN0
PINTAR_J0_IN[6] => PINTAR_0_OUT.IN0
PINTAR_J0_IN[7] => PINTAR_0_OUT.IN0
PINTAR_MENU_PRINCIPAL_ESTADO_IN[0] => PINTAR_MENU_PRINCIPAL_ESTADO_IN[0].IN1
PINTAR_MENU_PRINCIPAL_ESTADO_IN[1] => PINTAR_MENU_PRINCIPAL_ESTADO_IN[1].IN1
PINTAR_MENU_PRINCIPAL_ESTADO_IN[2] => PINTAR_MENU_PRINCIPAL_ESTADO_IN[2].IN1


|System|JUEGO:JUEGO_u0|PINTAR_MATRIZ:PINTAR_MATRIZ_u0|PINTAR_DATA_DEMUX:PINTAR_DATA_DEMUX_u1
PINTAR_DATA_DEMUX_7_OUT[0] <= PINTAR_DATA_DEMUX_7_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_7_OUT[1] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_7_OUT[2] <= PINTAR_DATA_DEMUX_7_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_7_OUT[3] <= PINTAR_DATA_DEMUX_7_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_7_OUT[4] <= PINTAR_DATA_DEMUX_7_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_7_OUT[5] <= PINTAR_DATA_DEMUX_7_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_7_OUT[6] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_7_OUT[7] <= PINTAR_DATA_DEMUX_7_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_6_OUT[0] <= PINTAR_DATA_DEMUX_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_6_OUT[1] <= PINTAR_DATA_DEMUX_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_6_OUT[2] <= PINTAR_DATA_DEMUX_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_6_OUT[3] <= PINTAR_DATA_DEMUX_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_6_OUT[4] <= PINTAR_DATA_DEMUX_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_6_OUT[5] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_6_OUT[6] <= PINTAR_DATA_DEMUX_6_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_6_OUT[7] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_5_OUT[0] <= <GND>
PINTAR_DATA_DEMUX_5_OUT[1] <= PINTAR_DATA_DEMUX_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_5_OUT[2] <= PINTAR_DATA_DEMUX_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_5_OUT[3] <= PINTAR_DATA_DEMUX_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_5_OUT[4] <= PINTAR_DATA_DEMUX_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_5_OUT[5] <= PINTAR_DATA_DEMUX_5_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_5_OUT[6] <= <GND>
PINTAR_DATA_DEMUX_5_OUT[7] <= <GND>
PINTAR_DATA_DEMUX_4_OUT[0] <= <GND>
PINTAR_DATA_DEMUX_4_OUT[1] <= <GND>
PINTAR_DATA_DEMUX_4_OUT[2] <= PINTAR_DATA_DEMUX_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_4_OUT[3] <= PINTAR_DATA_DEMUX_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_4_OUT[4] <= PINTAR_DATA_DEMUX_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_4_OUT[5] <= PINTAR_DATA_DEMUX_4_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_4_OUT[6] <= <GND>
PINTAR_DATA_DEMUX_4_OUT[7] <= <GND>
PINTAR_DATA_DEMUX_3_OUT[0] <= <GND>
PINTAR_DATA_DEMUX_3_OUT[1] <= PINTAR_DATA_DEMUX_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_3_OUT[2] <= PINTAR_DATA_DEMUX_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_3_OUT[3] <= PINTAR_DATA_DEMUX_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_3_OUT[4] <= PINTAR_DATA_DEMUX_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_3_OUT[5] <= PINTAR_DATA_DEMUX_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_3_OUT[6] <= PINTAR_DATA_DEMUX_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_3_OUT[7] <= PINTAR_DATA_DEMUX_3_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_2_OUT[0] <= <GND>
PINTAR_DATA_DEMUX_2_OUT[1] <= PINTAR_DATA_DEMUX_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_2_OUT[2] <= PINTAR_DATA_DEMUX_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_2_OUT[3] <= PINTAR_DATA_DEMUX_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_2_OUT[4] <= PINTAR_DATA_DEMUX_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_2_OUT[5] <= PINTAR_DATA_DEMUX_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_2_OUT[6] <= PINTAR_DATA_DEMUX_2_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_2_OUT[7] <= <GND>
PINTAR_DATA_DEMUX_1_OUT[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_1_OUT[1] <= PINTAR_DATA_DEMUX_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_1_OUT[2] <= PINTAR_DATA_DEMUX_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_1_OUT[3] <= PINTAR_DATA_DEMUX_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_1_OUT[4] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_1_OUT[5] <= PINTAR_DATA_DEMUX_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_1_OUT[6] <= PINTAR_DATA_DEMUX_1_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_1_OUT[7] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_0_OUT[0] <= PINTAR_DATA_DEMUX_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_0_OUT[1] <= PINTAR_DATA_DEMUX_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_0_OUT[2] <= PINTAR_DATA_DEMUX_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_0_OUT[3] <= PINTAR_DATA_DEMUX_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_0_OUT[4] <= PINTAR_DATA_DEMUX_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_0_OUT[5] <= PINTAR_DATA_DEMUX_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_0_OUT[6] <= PINTAR_DATA_DEMUX_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_0_OUT[7] <= PINTAR_DATA_DEMUX_0_OUT.DB_MAX_OUTPUT_PORT_TYPE
PINTAR_DATA_DEMUX_ESTADO_IN[0] => Equal0.IN2
PINTAR_DATA_DEMUX_ESTADO_IN[0] => Equal1.IN1
PINTAR_DATA_DEMUX_ESTADO_IN[0] => Equal2.IN2
PINTAR_DATA_DEMUX_ESTADO_IN[0] => Equal3.IN0
PINTAR_DATA_DEMUX_ESTADO_IN[0] => Equal4.IN2
PINTAR_DATA_DEMUX_ESTADO_IN[0] => Equal5.IN1
PINTAR_DATA_DEMUX_ESTADO_IN[0] => Equal6.IN2
PINTAR_DATA_DEMUX_ESTADO_IN[1] => Equal0.IN1
PINTAR_DATA_DEMUX_ESTADO_IN[1] => Equal1.IN2
PINTAR_DATA_DEMUX_ESTADO_IN[1] => Equal2.IN1
PINTAR_DATA_DEMUX_ESTADO_IN[1] => Equal3.IN2
PINTAR_DATA_DEMUX_ESTADO_IN[1] => Equal4.IN0
PINTAR_DATA_DEMUX_ESTADO_IN[1] => Equal5.IN0
PINTAR_DATA_DEMUX_ESTADO_IN[1] => Equal6.IN1
PINTAR_DATA_DEMUX_ESTADO_IN[2] => Equal0.IN0
PINTAR_DATA_DEMUX_ESTADO_IN[2] => Equal1.IN0
PINTAR_DATA_DEMUX_ESTADO_IN[2] => Equal2.IN0
PINTAR_DATA_DEMUX_ESTADO_IN[2] => Equal3.IN1
PINTAR_DATA_DEMUX_ESTADO_IN[2] => Equal4.IN1
PINTAR_DATA_DEMUX_ESTADO_IN[2] => Equal5.IN2
PINTAR_DATA_DEMUX_ESTADO_IN[2] => Equal6.IN0


|System|control_matriz:control_matriz_u0
CLOCK_50 => CLOCK_50.IN1
RESET => RESET.IN1
fila0[0] => fila0[0].IN1
fila0[1] => fila0[1].IN1
fila0[2] => fila0[2].IN1
fila0[3] => fila0[3].IN1
fila0[4] => fila0[4].IN1
fila0[5] => fila0[5].IN1
fila0[6] => fila0[6].IN1
fila0[7] => fila0[7].IN1
fila1[0] => fila1[0].IN1
fila1[1] => fila1[1].IN1
fila1[2] => fila1[2].IN1
fila1[3] => fila1[3].IN1
fila1[4] => fila1[4].IN1
fila1[5] => fila1[5].IN1
fila1[6] => fila1[6].IN1
fila1[7] => fila1[7].IN1
fila2[0] => fila2[0].IN1
fila2[1] => fila2[1].IN1
fila2[2] => fila2[2].IN1
fila2[3] => fila2[3].IN1
fila2[4] => fila2[4].IN1
fila2[5] => fila2[5].IN1
fila2[6] => fila2[6].IN1
fila2[7] => fila2[7].IN1
fila3[0] => fila3[0].IN1
fila3[1] => fila3[1].IN1
fila3[2] => fila3[2].IN1
fila3[3] => fila3[3].IN1
fila3[4] => fila3[4].IN1
fila3[5] => fila3[5].IN1
fila3[6] => fila3[6].IN1
fila3[7] => fila3[7].IN1
fila4[0] => fila4[0].IN1
fila4[1] => fila4[1].IN1
fila4[2] => fila4[2].IN1
fila4[3] => fila4[3].IN1
fila4[4] => fila4[4].IN1
fila4[5] => fila4[5].IN1
fila4[6] => fila4[6].IN1
fila4[7] => fila4[7].IN1
fila5[0] => fila5[0].IN1
fila5[1] => fila5[1].IN1
fila5[2] => fila5[2].IN1
fila5[3] => fila5[3].IN1
fila5[4] => fila5[4].IN1
fila5[5] => fila5[5].IN1
fila5[6] => fila5[6].IN1
fila5[7] => fila5[7].IN1
fila6[0] => fila6[0].IN1
fila6[1] => fila6[1].IN1
fila6[2] => fila6[2].IN1
fila6[3] => fila6[3].IN1
fila6[4] => fila6[4].IN1
fila6[5] => fila6[5].IN1
fila6[6] => fila6[6].IN1
fila6[7] => fila6[7].IN1
fila7[0] => fila7[0].IN1
fila7[1] => fila7[1].IN1
fila7[2] => fila7[2].IN1
fila7[3] => fila7[3].IN1
fila7[4] => fila7[4].IN1
fila7[5] => fila7[5].IN1
fila7[6] => fila7[6].IN1
fila7[7] => fila7[7].IN1
MAX7219_DIN <= matrix_ctrl:matrix_ctrl_unit_0.max7219_din
MAX7219_CS <= matrix_ctrl:matrix_ctrl_unit_0.max7219_ncs
MAX7219_CLK <= matrix_ctrl:matrix_ctrl_unit_0.max7219_clk


|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0
clk => clk_driver_reg~0.CLK
clk => clk_driver_reg~1.CLK
clk => clk_driver_reg~2.CLK
reset => reset.IN1
disp_data[0] => Selector24.IN5
disp_data[1] => Selector23.IN4
disp_data[2] => Selector22.IN4
disp_data[3] => Selector21.IN3
disp_data[4] => serial_data_reg.DATAB
disp_data[5] => serial_data_reg.DATAB
disp_data[6] => serial_data_reg.DATAB
disp_data[7] => serial_data_reg.DATAB
intensity[0] => Selector24.IN4
intensity[1] => Selector23.IN3
intensity[2] => Selector22.IN3
intensity[3] => Selector21.IN2
disp_addr[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
disp_addr[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
disp_addr[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
max7219_din <= shift_reg_start_done:shift_reg_start_done_unit_0.q
max7219_ncs <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
max7219_clk <= clk_driver.DB_MAX_OUTPUT_PORT_TYPE


|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0
clk => cnt_reg[0].CLK
clk => cnt_reg[1].CLK
clk => cnt_reg[2].CLK
clk => cnt_reg[3].CLK
clk => cnt_reg[4].CLK
clk => cnt_reg[5].CLK
clk => cnt_reg[6].CLK
clk => cnt_reg[7].CLK
clk => cnt_reg[8].CLK
clk => cnt_reg[9].CLK
clk => cnt_reg[10].CLK
clk => cnt_reg[11].CLK
clk => cnt_reg[12].CLK
clk => cnt_reg[13].CLK
clk => cnt_reg[14].CLK
clk => cnt_reg[15].CLK
clk => r_reg[0].CLK
clk => r_reg[1].CLK
clk => r_reg[2].CLK
clk => r_reg[3].CLK
clk => r_reg[4].CLK
clk => r_reg[5].CLK
clk => r_reg[6].CLK
clk => r_reg[7].CLK
clk => r_reg[8].CLK
clk => r_reg[9].CLK
clk => r_reg[10].CLK
clk => r_reg[11].CLK
clk => r_reg[12].CLK
clk => r_reg[13].CLK
clk => r_reg[14].CLK
clk => r_reg[15].CLK
reset => cnt_reg[0].ACLR
reset => cnt_reg[1].ACLR
reset => cnt_reg[2].ACLR
reset => cnt_reg[3].ACLR
reset => cnt_reg[4].ACLR
reset => cnt_reg[5].ACLR
reset => cnt_reg[6].ACLR
reset => cnt_reg[7].ACLR
reset => cnt_reg[8].ACLR
reset => cnt_reg[9].ACLR
reset => cnt_reg[10].ACLR
reset => cnt_reg[11].ACLR
reset => cnt_reg[12].ACLR
reset => cnt_reg[13].ACLR
reset => cnt_reg[14].ACLR
reset => cnt_reg[15].ACLR
reset => r_reg[0].ACLR
reset => r_reg[1].ACLR
reset => r_reg[2].ACLR
reset => r_reg[3].ACLR
reset => r_reg[4].ACLR
reset => r_reg[5].ACLR
reset => r_reg[6].ACLR
reset => r_reg[7].ACLR
reset => r_reg[8].ACLR
reset => r_reg[9].ACLR
reset => r_reg[10].ACLR
reset => r_reg[11].ACLR
reset => r_reg[12].ACLR
reset => r_reg[13].ACLR
reset => r_reg[14].ACLR
reset => r_reg[15].ACLR
ctrl[0] => Mux0.IN2
ctrl[0] => Mux1.IN1
ctrl[0] => Mux2.IN1
ctrl[0] => Mux3.IN1
ctrl[0] => Mux4.IN1
ctrl[0] => Mux5.IN1
ctrl[0] => Mux6.IN1
ctrl[0] => Mux7.IN1
ctrl[0] => Mux8.IN1
ctrl[0] => Mux9.IN1
ctrl[0] => Mux10.IN1
ctrl[0] => Mux11.IN1
ctrl[0] => Mux12.IN1
ctrl[0] => Mux13.IN1
ctrl[0] => Mux14.IN1
ctrl[0] => Mux15.IN2
ctrl[0] => Decoder0.IN1
ctrl[1] => Mux0.IN1
ctrl[1] => Mux1.IN0
ctrl[1] => Mux2.IN0
ctrl[1] => Mux3.IN0
ctrl[1] => Mux4.IN0
ctrl[1] => Mux5.IN0
ctrl[1] => Mux6.IN0
ctrl[1] => Mux7.IN0
ctrl[1] => Mux8.IN0
ctrl[1] => Mux9.IN0
ctrl[1] => Mux10.IN0
ctrl[1] => Mux11.IN0
ctrl[1] => Mux12.IN0
ctrl[1] => Mux13.IN0
ctrl[1] => Mux14.IN0
ctrl[1] => Mux15.IN1
ctrl[1] => Decoder0.IN0
d[0] => Mux15.IN3
d[1] => Mux14.IN2
d[2] => Mux13.IN2
d[3] => Mux12.IN2
d[4] => Mux11.IN2
d[5] => Mux10.IN2
d[6] => Mux9.IN2
d[7] => Mux8.IN2
d[8] => Mux7.IN2
d[9] => Mux6.IN2
d[10] => Mux5.IN2
d[11] => Mux4.IN2
d[12] => Mux3.IN2
d[13] => Mux2.IN2
d[14] => Mux1.IN2
d[15] => Mux0.IN3
q <= r_reg[15].DB_MAX_OUTPUT_PORT_TYPE
last_tick <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|System|control_matriz:control_matriz_u0|imagen:imagen_1
act_add[0] => Mux0.IN2
act_add[0] => Mux1.IN2
act_add[0] => Mux2.IN2
act_add[0] => Mux3.IN2
act_add[0] => Mux4.IN2
act_add[0] => Mux5.IN2
act_add[0] => Mux6.IN2
act_add[0] => Mux7.IN2
act_add[1] => Mux0.IN1
act_add[1] => Mux1.IN1
act_add[1] => Mux2.IN1
act_add[1] => Mux3.IN1
act_add[1] => Mux4.IN1
act_add[1] => Mux5.IN1
act_add[1] => Mux6.IN1
act_add[1] => Mux7.IN1
act_add[2] => Mux0.IN0
act_add[2] => Mux1.IN0
act_add[2] => Mux2.IN0
act_add[2] => Mux3.IN0
act_add[2] => Mux4.IN0
act_add[2] => Mux5.IN0
act_add[2] => Mux6.IN0
act_add[2] => Mux7.IN0
fila7[0] => Mux7.IN3
fila7[1] => Mux6.IN3
fila7[2] => Mux5.IN3
fila7[3] => Mux4.IN3
fila7[4] => Mux3.IN3
fila7[5] => Mux2.IN3
fila7[6] => Mux1.IN3
fila7[7] => Mux0.IN3
fila6[0] => Mux7.IN4
fila6[1] => Mux6.IN4
fila6[2] => Mux5.IN4
fila6[3] => Mux4.IN4
fila6[4] => Mux3.IN4
fila6[5] => Mux2.IN4
fila6[6] => Mux1.IN4
fila6[7] => Mux0.IN4
fila5[0] => Mux7.IN5
fila5[1] => Mux6.IN5
fila5[2] => Mux5.IN5
fila5[3] => Mux4.IN5
fila5[4] => Mux3.IN5
fila5[5] => Mux2.IN5
fila5[6] => Mux1.IN5
fila5[7] => Mux0.IN5
fila4[0] => Mux7.IN6
fila4[1] => Mux6.IN6
fila4[2] => Mux5.IN6
fila4[3] => Mux4.IN6
fila4[4] => Mux3.IN6
fila4[5] => Mux2.IN6
fila4[6] => Mux1.IN6
fila4[7] => Mux0.IN6
fila3[0] => Mux7.IN7
fila3[1] => Mux6.IN7
fila3[2] => Mux5.IN7
fila3[3] => Mux4.IN7
fila3[4] => Mux3.IN7
fila3[5] => Mux2.IN7
fila3[6] => Mux1.IN7
fila3[7] => Mux0.IN7
fila2[0] => Mux7.IN8
fila2[1] => Mux6.IN8
fila2[2] => Mux5.IN8
fila2[3] => Mux4.IN8
fila2[4] => Mux3.IN8
fila2[5] => Mux2.IN8
fila2[6] => Mux1.IN8
fila2[7] => Mux0.IN8
fila1[0] => Mux7.IN9
fila1[1] => Mux6.IN9
fila1[2] => Mux5.IN9
fila1[3] => Mux4.IN9
fila1[4] => Mux3.IN9
fila1[5] => Mux2.IN9
fila1[6] => Mux1.IN9
fila1[7] => Mux0.IN9
fila0[0] => Mux7.IN10
fila0[1] => Mux6.IN10
fila0[2] => Mux5.IN10
fila0[3] => Mux4.IN10
fila0[4] => Mux3.IN10
fila0[5] => Mux2.IN10
fila0[6] => Mux1.IN10
fila0[7] => Mux0.IN10
max_in[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
max_in[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
max_in[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
max_in[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
max_in[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
max_in[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
max_in[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
max_in[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


