{"Source Block": ["oh/elink/hdl/etx_io.v@172:182@HdlIdDef", "\n   reg tx_wr_wait_sync;\n   reg tx_rd_wait_sync; \n   reg tx_wr_wait;\n   reg tx_rd_wait;\n   reg tx_wait;   \n   always @ (posedge tx_lclk_io)\n     begin\n\ttx_wr_wait_sync <= tx_wr_wait_async;\n\ttx_rd_wait_sync <= tx_rd_wait_async;\n     end\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[177, "   reg tx_wait;   \n"]], "Add": []}}