{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551830034287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551830034300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 18:53:54 2019 " "Processing started: Tue Mar 05 18:53:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551830034300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830034300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3FPGA -c LC3FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off LC3FPGA -c LC3FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830034300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551830035748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1551830035748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/clock_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/clock_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1hz " "Found entity 1: clock_1hz" {  } { { "../clock_1hz.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/clock_1hz.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830089926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830089926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/register file/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/register file/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Register File/RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830089926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830089926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/register file/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/register file/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Register File/Register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830089944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830089944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/register file/mux_8_1_bit_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/register file/mux_8_1_bit_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_1_bit_16 " "Found entity 1: mux_8_1_bit_16" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830089944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830089944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/register file/decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/register file/decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830089962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830089962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/register file/d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/register file/d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "../Register File/d_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/d_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830089962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830089962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830089976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830089976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/pc/d_negedge_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/pc/d_negedge_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_negedge_flip_flop " "Found entity 1: d_negedge_flip_flop" {  } { { "../PC/d_negedge_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830089981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830089981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/pc/bit_16_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/pc/bit_16_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_16_register " "Found entity 1: bit_16_register" {  } { { "../PC/bit_16_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/nzp/nzp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/nzp/nzp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 NZP_register " "Found entity 1: NZP_register" {  } { { "../NZP/NZP_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/nzp/nzp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/nzp/nzp.v" { { "Info" "ISGN_ENTITY_NAME" "1 NZP " "Found entity 1: NZP" {  } { { "../NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/memory/two_port_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/memory/two_port_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_port_mem " "Found entity 1: two_port_mem" {  } { { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/marmux/marmux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/marmux/marmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MARMux " "Found entity 1: MARMux" {  } { { "../MARMux/MARMux.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/MARMux/MARMux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/lc3control/lc3control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/lc3control/lc3control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3Control " "Found entity 1: LC3Control" {  } { { "../LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/ir/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/ir/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../IR/IR.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/eab/eab.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/eab/eab.v" { { "Info" "ISGN_ENTITY_NAME" "1 EAB " "Found entity 1: EAB" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc LC3.v(28) " "Verilog HDL Declaration information at LC3.v(28): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551830090132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir LC3.v(28) " "Verilog HDL Declaration information at LC3.v(28): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551830090132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/lc3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/lc3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3 " "Found entity 1: LC3" {  } { { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/general_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/general_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 general_tb " "Found entity 1: general_tb" {  } { { "../general_tb.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/general_tb.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/bus_tri_state_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/bus_tri_state_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_tri_state_buffer " "Found entity 1: bus_tri_state_buffer" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/bit_16_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/bit_16_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_16_reg " "Found entity 1: bit_16_reg" {  } { { "../bit_16_reg.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bit_16_reg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3FPGA " "Found entity 1: LC3FPGA" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDecoder " "Found entity 1: SevenSegmentDecoder" {  } { { "SevenSegmentDecoder.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/SevenSegmentDecoder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC3FPGA " "Elaborating entity \"LC3FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551830090342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 LC3FPGA.v(109) " "Verilog HDL assignment warning at LC3FPGA.v(109): truncated value with size 16 to match size of target (7)" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551830090342 "|LC3FPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 LC3FPGA.v(110) " "Verilog HDL assignment warning at LC3FPGA.v(110): truncated value with size 16 to match size of target (7)" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551830090342 "|LC3FPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 LC3FPGA.v(111) " "Verilog HDL assignment warning at LC3FPGA.v(111): truncated value with size 16 to match size of target (7)" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551830090342 "|LC3FPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 LC3FPGA.v(112) " "Verilog HDL assignment warning at LC3FPGA.v(112): truncated value with size 16 to match size of target (7)" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551830090342 "|LC3FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16\] LC3FPGA.v(23) " "Output port \"LEDR\[16\]\" at LC3FPGA.v(23) has no driver" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551830090342 "|LC3FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1hz clock_1hz:clk " "Elaborating entity \"clock_1hz\" for hierarchy \"clock_1hz:clk\"" {  } { { "LC3FPGA.v" "clk" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clock_1hz.v(14) " "Verilog HDL assignment warning at clock_1hz.v(14): truncated value with size 32 to match size of target (26)" {  } { { "../clock_1hz.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/clock_1hz.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551830090342 "|LC3FPGA|clock_1hz:clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LC3 LC3:processor " "Elaborating entity \"LC3\" for hierarchy \"LC3:processor\"" {  } { { "LC3FPGA.v" "processor" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_tri_state_buffer LC3:processor\|bus_tri_state_buffer:tsb " "Elaborating entity \"bus_tri_state_buffer\" for hierarchy \"LC3:processor\|bus_tri_state_buffer:tsb\"" {  } { { "../LC3.v" "tsb" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LC3Control LC3:processor\|LC3Control:FSM " "Elaborating entity \"LC3Control\" for hierarchy \"LC3:processor\|LC3Control:FSM\"" {  } { { "../LC3.v" "FSM" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cond_code LC3Control.v(290) " "Verilog HDL or VHDL warning at LC3Control.v(290): object \"cond_code\" assigned a value but never read" {  } { { "../LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551830090394 "|LC3FPGA|LC3:processor|LC3Control:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile LC3:processor\|RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"LC3:processor\|RegisterFile:reg_file\"" {  } { { "../LC3.v" "reg_file" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_8 LC3:processor\|RegisterFile:reg_file\|decoder_3_8:decoder " "Elaborating entity \"decoder_3_8\" for hierarchy \"LC3:processor\|RegisterFile:reg_file\|decoder_3_8:decoder\"" {  } { { "../Register File/RegisterFile.v" "decoder" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090410 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out decoder_3_8.v(18) " "Verilog HDL Always Construct warning at decoder_3_8.v(18): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551830090410 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] decoder_3_8.v(18) " "Inferred latch for \"out\[0\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090410 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] decoder_3_8.v(18) " "Inferred latch for \"out\[1\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090410 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] decoder_3_8.v(18) " "Inferred latch for \"out\[2\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090410 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] decoder_3_8.v(18) " "Inferred latch for \"out\[3\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090410 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] decoder_3_8.v(18) " "Inferred latch for \"out\[4\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090410 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] decoder_3_8.v(18) " "Inferred latch for \"out\[5\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090410 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] decoder_3_8.v(18) " "Inferred latch for \"out\[6\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090410 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] decoder_3_8.v(18) " "Inferred latch for \"out\[7\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090410 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_16_reg LC3:processor\|RegisterFile:reg_file\|bit_16_reg:r0 " "Elaborating entity \"bit_16_reg\" for hierarchy \"LC3:processor\|RegisterFile:reg_file\|bit_16_reg:r0\"" {  } { { "../Register File/RegisterFile.v" "r0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_1_bit_16 LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0 " "Elaborating entity \"mux_8_1_bit_16\" for hierarchy \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\"" {  } { { "../Register File/RegisterFile.v" "mux0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090445 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_8_1_bit_16.v(20) " "Verilog HDL Always Construct warning at mux_8_1_bit_16.v(20): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551830090445 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[0\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090458 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[1\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[2\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[3\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[4\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[5\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[6\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[7\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[8\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[9\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[10\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[11\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[12\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[13\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[14\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[15\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC LC3:processor\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"LC3:processor\|PC:pc\"" {  } { { "../LC3.v" "pc" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(33) " "Verilog HDL assignment warning at PC.v(33): truncated value with size 32 to match size of target (16)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC PC.v(37) " "Verilog HDL Always Construct warning at PC.v(37): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551830090461 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] PC.v(37) " "Inferred latch for \"PC\[0\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] PC.v(37) " "Inferred latch for \"PC\[1\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] PC.v(37) " "Inferred latch for \"PC\[2\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] PC.v(37) " "Inferred latch for \"PC\[3\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] PC.v(37) " "Inferred latch for \"PC\[4\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] PC.v(37) " "Inferred latch for \"PC\[5\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] PC.v(37) " "Inferred latch for \"PC\[6\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] PC.v(37) " "Inferred latch for \"PC\[7\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] PC.v(37) " "Inferred latch for \"PC\[8\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] PC.v(37) " "Inferred latch for \"PC\[9\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] PC.v(37) " "Inferred latch for \"PC\[10\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] PC.v(37) " "Inferred latch for \"PC\[11\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] PC.v(37) " "Inferred latch for \"PC\[12\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] PC.v(37) " "Inferred latch for \"PC\[13\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] PC.v(37) " "Inferred latch for \"PC\[14\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] PC.v(37) " "Inferred latch for \"PC\[15\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090475 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP LC3:processor\|NZP:nzp " "Elaborating entity \"NZP\" for hierarchy \"LC3:processor\|NZP:nzp\"" {  } { { "../LC3.v" "nzp" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090480 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N_buffer NZP.v(32) " "Verilog HDL Always Construct warning at NZP.v(32): inferring latch(es) for variable \"N_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "../NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551830090480 "|LC3FPGA|LC3:processor|NZP:nzp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "P_buffer NZP.v(32) " "Verilog HDL Always Construct warning at NZP.v(32): inferring latch(es) for variable \"P_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "../NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551830090480 "|LC3FPGA|LC3:processor|NZP:nzp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_buffer NZP.v(32) " "Verilog HDL Always Construct warning at NZP.v(32): inferring latch(es) for variable \"Z_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "../NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551830090493 "|LC3FPGA|LC3:processor|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_buffer NZP.v(32) " "Inferred latch for \"Z_buffer\" at NZP.v(32)" {  } { { "../NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090493 "|LC3FPGA|LC3:processor|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_buffer NZP.v(32) " "Inferred latch for \"P_buffer\" at NZP.v(32)" {  } { { "../NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090493 "|LC3FPGA|LC3:processor|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_buffer NZP.v(32) " "Inferred latch for \"N_buffer\" at NZP.v(32)" {  } { { "../NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090493 "|LC3FPGA|LC3:processor|NZP:nzp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP_register LC3:processor\|NZP:nzp\|NZP_register:register " "Elaborating entity \"NZP_register\" for hierarchy \"LC3:processor\|NZP:nzp\|NZP_register:register\"" {  } { { "../NZP/NZP.v" "register" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_negedge_flip_flop LC3:processor\|NZP:nzp\|NZP_register:register\|d_negedge_flip_flop:ff_0 " "Elaborating entity \"d_negedge_flip_flop\" for hierarchy \"LC3:processor\|NZP:nzp\|NZP_register:register\|d_negedge_flip_flop:ff_0\"" {  } { { "../NZP/NZP_register.v" "ff_0" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory LC3:processor\|Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"LC3:processor\|Memory:memory\"" {  } { { "../LC3.v" "memory" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090514 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRIn Memory.v(35) " "Verilog HDL Always Construct warning at Memory.v(35): inferring latch(es) for variable \"MDRIn\", which holds its previous value in one or more paths through the always construct" {  } { { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551830090566 "|LC3FPGA|LC3:processor|Memory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_port_mem LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst " "Elaborating entity \"two_port_mem\" for hierarchy \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\"" {  } { { "../Memory/Memory.v" "two_port_ram_inst" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../Memory/two_port_mem.v" "altsyncram_component" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../LC3_instruction_mem_init.mif " "Parameter \"init_file\" = \"../LC3_instruction_mem_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830090717 ""}  } { { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551830090717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_67i2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_67i2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_67i2 " "Found entity 1: altsyncram_67i2" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_67i2 LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated " "Elaborating entity \"altsyncram_67i2\" for hierarchy \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830090993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830090993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_67i2.tdf" "decode2" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830090997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830091188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|decode_k8a:rden_decode_a " "Elaborating entity \"decode_k8a\" for hierarchy \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|decode_k8a:rden_decode_a\"" {  } { { "db/altsyncram_67i2.tdf" "rden_decode_a" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830091220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551830091308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|mux_qob:mux4 " "Elaborating entity \"mux_qob\" for hierarchy \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|mux_qob:mux4\"" {  } { { "db/altsyncram_67i2.tdf" "mux4" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830091308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MARMux LC3:processor\|MARMux:mar_mux " "Elaborating entity \"MARMux\" for hierarchy \"LC3:processor\|MARMux:mar_mux\"" {  } { { "../LC3.v" "mar_mux" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830091519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR LC3:processor\|IR:ir " "Elaborating entity \"IR\" for hierarchy \"LC3:processor\|IR:ir\"" {  } { { "../LC3.v" "ir" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830091537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EAB LC3:processor\|EAB:eab " "Elaborating entity \"EAB\" for hierarchy \"LC3:processor\|EAB:eab\"" {  } { { "../LC3.v" "eab" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830091537 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adder_input_1 EAB.v(30) " "Verilog HDL Always Construct warning at EAB.v(30): inferring latch(es) for variable \"adder_input_1\", which holds its previous value in one or more paths through the always construct" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551830091537 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adder_input_2 EAB.v(43) " "Verilog HDL Always Construct warning at EAB.v(43): inferring latch(es) for variable \"adder_input_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551830091537 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[0\] EAB.v(45) " "Inferred latch for \"adder_input_2\[0\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091537 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[1\] EAB.v(45) " "Inferred latch for \"adder_input_2\[1\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091537 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[2\] EAB.v(45) " "Inferred latch for \"adder_input_2\[2\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091537 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[3\] EAB.v(45) " "Inferred latch for \"adder_input_2\[3\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091537 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[4\] EAB.v(45) " "Inferred latch for \"adder_input_2\[4\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091537 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[5\] EAB.v(45) " "Inferred latch for \"adder_input_2\[5\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091550 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[6\] EAB.v(45) " "Inferred latch for \"adder_input_2\[6\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[7\] EAB.v(45) " "Inferred latch for \"adder_input_2\[7\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[8\] EAB.v(45) " "Inferred latch for \"adder_input_2\[8\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[9\] EAB.v(45) " "Inferred latch for \"adder_input_2\[9\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[10\] EAB.v(45) " "Inferred latch for \"adder_input_2\[10\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[11\] EAB.v(45) " "Inferred latch for \"adder_input_2\[11\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[12\] EAB.v(45) " "Inferred latch for \"adder_input_2\[12\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[13\] EAB.v(45) " "Inferred latch for \"adder_input_2\[13\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[14\] EAB.v(45) " "Inferred latch for \"adder_input_2\[14\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[15\] EAB.v(45) " "Inferred latch for \"adder_input_2\[15\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU LC3:processor\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"LC3:processor\|ALU:alu\"" {  } { { "../LC3.v" "alu" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 16 ALU.v(34) " "Verilog HDL assignment warning at ALU.v(34): truncated value with size 21 to match size of target (16)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut ALU.v(39) " "Verilog HDL Always Construct warning at ALU.v(39): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] ALU.v(39) " "Inferred latch for \"aluOut\[0\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] ALU.v(39) " "Inferred latch for \"aluOut\[1\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] ALU.v(39) " "Inferred latch for \"aluOut\[2\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] ALU.v(39) " "Inferred latch for \"aluOut\[3\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] ALU.v(39) " "Inferred latch for \"aluOut\[4\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] ALU.v(39) " "Inferred latch for \"aluOut\[5\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] ALU.v(39) " "Inferred latch for \"aluOut\[6\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] ALU.v(39) " "Inferred latch for \"aluOut\[7\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] ALU.v(39) " "Inferred latch for \"aluOut\[8\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] ALU.v(39) " "Inferred latch for \"aluOut\[9\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] ALU.v(39) " "Inferred latch for \"aluOut\[10\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] ALU.v(39) " "Inferred latch for \"aluOut\[11\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] ALU.v(39) " "Inferred latch for \"aluOut\[12\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] ALU.v(39) " "Inferred latch for \"aluOut\[13\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] ALU.v(39) " "Inferred latch for \"aluOut\[14\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] ALU.v(39) " "Inferred latch for \"aluOut\[15\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830091554 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDecoder SevenSegmentDecoder:disp1 " "Elaborating entity \"SevenSegmentDecoder\" for hierarchy \"SevenSegmentDecoder:disp1\"" {  } { { "LC3FPGA.v" "disp1" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830091571 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[0\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[0\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[1\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[1\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[2\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[2\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[3\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[3\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[4\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[4\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[5\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[5\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[6\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[6\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[7\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[7\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[8\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[8\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[9\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[9\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[10\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[10\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[11\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[11\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[12\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[12\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[13\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[13\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[14\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[14\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[15\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[15\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551830092478 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1551830092478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[0\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[0\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[1\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[1\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[2\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[2\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[3\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[3\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[4\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[4\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[5\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[5\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[6\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[6\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[7\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[7\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[8\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[8\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[9\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[9\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[10\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[10\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[11\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[11\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[12\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[12\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[13\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[13\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[14\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[14\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[15\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[15\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[0\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[0\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[15\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[15\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[14\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[14\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[13\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[13\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[12\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[12\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[11\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[11\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[10\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[10\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[9\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[9\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[8\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[8\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[7\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[7\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[6\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[6\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[5\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[5\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[4\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[4\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[3\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[3\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[2\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[2\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[1\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[1\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[0\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[0\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[15\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[15\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[14\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[14\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[13\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[13\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[12\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[12\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[11\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[11\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[10\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[10\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[9\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[9\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[8\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[8\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[7\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[7\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[6\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[6\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[5\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[5\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[4\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[4\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[3\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[3\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[2\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[2\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[1\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[1\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830092784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[15\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[15\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[8\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[8\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[7\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[7\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[6\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[6\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[14\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[14\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[13\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[13\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[12\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[12\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[11\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[11\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[10\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[10\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[9\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[9\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[0\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[0\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[1\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[1\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[2\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[2\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[3\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[3\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[4\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[4\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[5\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[5\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551830093093 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1551830095263 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LC3:processor\|EAB:eab\|adder_input_2\[15\] LC3:processor\|EAB:eab\|adder_input_2\[8\] " "Duplicate LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[15\]\" merged with LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[8\]\"" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830095410 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LC3:processor\|EAB:eab\|adder_input_2\[14\] LC3:processor\|EAB:eab\|adder_input_2\[8\] " "Duplicate LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[14\]\" merged with LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[8\]\"" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830095410 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LC3:processor\|EAB:eab\|adder_input_2\[13\] LC3:processor\|EAB:eab\|adder_input_2\[8\] " "Duplicate LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[13\]\" merged with LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[8\]\"" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830095410 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LC3:processor\|EAB:eab\|adder_input_2\[12\] LC3:processor\|EAB:eab\|adder_input_2\[8\] " "Duplicate LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[12\]\" merged with LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[8\]\"" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830095410 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LC3:processor\|EAB:eab\|adder_input_2\[11\] LC3:processor\|EAB:eab\|adder_input_2\[8\] " "Duplicate LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[11\]\" merged with LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[8\]\"" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830095410 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LC3:processor\|EAB:eab\|adder_input_2\[10\] LC3:processor\|EAB:eab\|adder_input_2\[8\] " "Duplicate LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[10\]\" merged with LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[8\]\"" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830095410 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LC3:processor\|EAB:eab\|adder_input_2\[9\] LC3:processor\|EAB:eab\|adder_input_2\[8\] " "Duplicate LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[9\]\" merged with LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[8\]\"" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1551830095410 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1551830095410 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551830096695 "|LC3FPGA|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551830096695 "|LC3FPGA|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551830096695 "|LC3FPGA|LEDR[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551830096695 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551830096987 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551830100636 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER1/Digital Logic/LC-3/FPGA/output_files/LC3FPGA.map.smsg " "Generated suppressed messages file C:/Users/USER1/Digital Logic/LC-3/FPGA/output_files/LC3FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830100848 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551830101449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551830101449 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551830101809 "|LC3FPGA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551830101809 "|LC3FPGA|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551830101809 "|LC3FPGA|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1551830101809 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1367 " "Implemented 1367 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551830101809 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551830101809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1140 " "Implemented 1140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551830101809 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1551830101809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551830101809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551830101959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 18:55:01 2019 " "Processing ended: Tue Mar 05 18:55:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551830101959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551830101959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551830101959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551830101959 ""}
