#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18477f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1847980 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1848260 .functor NOT 1, L_0x18847f0, C4<0>, C4<0>, C4<0>;
L_0x1884500 .functor XOR 1, L_0x1884330, L_0x1884460, C4<0>, C4<0>;
L_0x18846e0 .functor XOR 1, L_0x1884500, L_0x1884610, C4<0>, C4<0>;
v0x18728a0_0 .net *"_ivl_10", 0 0, L_0x1884610;  1 drivers
v0x18729a0_0 .net *"_ivl_12", 0 0, L_0x18846e0;  1 drivers
v0x1872a80_0 .net *"_ivl_2", 0 0, L_0x1884290;  1 drivers
v0x1872b40_0 .net *"_ivl_4", 0 0, L_0x1884330;  1 drivers
v0x1872c20_0 .net *"_ivl_6", 0 0, L_0x1884460;  1 drivers
v0x1872d50_0 .net *"_ivl_8", 0 0, L_0x1884500;  1 drivers
v0x1872e30_0 .var "clk", 0 0;
v0x1872ed0_0 .net "reset", 0 0, v0x1871c00_0;  1 drivers
v0x1872f70_0 .net "shift_ena_dut", 0 0, v0x18724c0_0;  1 drivers
v0x1873010_0 .net "shift_ena_ref", 0 0, L_0x1884130;  1 drivers
v0x18730e0_0 .var/2u "stats1", 159 0;
v0x1873180_0 .var/2u "strobe", 0 0;
v0x1873240_0 .net "tb_match", 0 0, L_0x18847f0;  1 drivers
v0x1873300_0 .net "tb_mismatch", 0 0, L_0x1848260;  1 drivers
L_0x1884290 .concat [ 1 0 0 0], L_0x1884130;
L_0x1884330 .concat [ 1 0 0 0], L_0x1884130;
L_0x1884460 .concat [ 1 0 0 0], v0x18724c0_0;
L_0x1884610 .concat [ 1 0 0 0], L_0x1884130;
L_0x18847f0 .cmp/eeq 1, L_0x1884290, L_0x18846e0;
S_0x1847b10 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1847980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1816a40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1816a80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x1816ac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x1816b00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x1816b40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x183cb70 .functor OR 1, L_0x18835b0, L_0x1883860, C4<0>, C4<0>;
L_0x1883d60 .functor OR 1, L_0x183cb70, L_0x1883be0, C4<0>, C4<0>;
L_0x1884130 .functor OR 1, L_0x1883d60, L_0x1883fa0, C4<0>, C4<0>;
v0x183ccf0_0 .net *"_ivl_0", 31 0, L_0x1873440;  1 drivers
L_0x7fc24bf260a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x183cd90_0 .net *"_ivl_11", 28 0, L_0x7fc24bf260a8;  1 drivers
L_0x7fc24bf260f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1839490_0 .net/2u *"_ivl_12", 31 0, L_0x7fc24bf260f0;  1 drivers
v0x18707f0_0 .net *"_ivl_14", 0 0, L_0x1883860;  1 drivers
v0x18708b0_0 .net *"_ivl_17", 0 0, L_0x183cb70;  1 drivers
v0x18709c0_0 .net *"_ivl_18", 31 0, L_0x1883aa0;  1 drivers
L_0x7fc24bf26138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1870aa0_0 .net *"_ivl_21", 28 0, L_0x7fc24bf26138;  1 drivers
L_0x7fc24bf26180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1870b80_0 .net/2u *"_ivl_22", 31 0, L_0x7fc24bf26180;  1 drivers
v0x1870c60_0 .net *"_ivl_24", 0 0, L_0x1883be0;  1 drivers
v0x1870d20_0 .net *"_ivl_27", 0 0, L_0x1883d60;  1 drivers
v0x1870de0_0 .net *"_ivl_28", 31 0, L_0x1883e70;  1 drivers
L_0x7fc24bf26018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1870ec0_0 .net *"_ivl_3", 28 0, L_0x7fc24bf26018;  1 drivers
L_0x7fc24bf261c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1870fa0_0 .net *"_ivl_31", 28 0, L_0x7fc24bf261c8;  1 drivers
L_0x7fc24bf26210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1871080_0 .net/2u *"_ivl_32", 31 0, L_0x7fc24bf26210;  1 drivers
v0x1871160_0 .net *"_ivl_34", 0 0, L_0x1883fa0;  1 drivers
L_0x7fc24bf26060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1871220_0 .net/2u *"_ivl_4", 31 0, L_0x7fc24bf26060;  1 drivers
v0x1871300_0 .net *"_ivl_6", 0 0, L_0x18835b0;  1 drivers
v0x18713c0_0 .net *"_ivl_8", 31 0, L_0x1883720;  1 drivers
v0x18714a0_0 .net "clk", 0 0, v0x1872e30_0;  1 drivers
v0x1871560_0 .var "next", 2 0;
v0x1871640_0 .net "reset", 0 0, v0x1871c00_0;  alias, 1 drivers
v0x1871700_0 .net "shift_ena", 0 0, L_0x1884130;  alias, 1 drivers
v0x18717c0_0 .var "state", 2 0;
E_0x1842da0 .event posedge, v0x18714a0_0;
E_0x1842ff0 .event anyedge, v0x18717c0_0;
L_0x1873440 .concat [ 3 29 0 0], v0x18717c0_0, L_0x7fc24bf26018;
L_0x18835b0 .cmp/eq 32, L_0x1873440, L_0x7fc24bf26060;
L_0x1883720 .concat [ 3 29 0 0], v0x18717c0_0, L_0x7fc24bf260a8;
L_0x1883860 .cmp/eq 32, L_0x1883720, L_0x7fc24bf260f0;
L_0x1883aa0 .concat [ 3 29 0 0], v0x18717c0_0, L_0x7fc24bf26138;
L_0x1883be0 .cmp/eq 32, L_0x1883aa0, L_0x7fc24bf26180;
L_0x1883e70 .concat [ 3 29 0 0], v0x18717c0_0, L_0x7fc24bf261c8;
L_0x1883fa0 .cmp/eq 32, L_0x1883e70, L_0x7fc24bf26210;
S_0x1871920 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x1847980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x1871b40_0 .net "clk", 0 0, v0x1872e30_0;  alias, 1 drivers
v0x1871c00_0 .var "reset", 0 0;
E_0x1843b00/0 .event negedge, v0x18714a0_0;
E_0x1843b00/1 .event posedge, v0x18714a0_0;
E_0x1843b00 .event/or E_0x1843b00/0, E_0x1843b00/1;
S_0x1871cf0 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x1847980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1871f00 .param/l "B0" 0 4 8, C4<000>;
P_0x1871f40 .param/l "B1" 0 4 8, C4<001>;
P_0x1871f80 .param/l "B2" 0 4 8, C4<010>;
P_0x1871fc0 .param/l "B3" 0 4 8, C4<011>;
P_0x1872000 .param/l "DONE" 0 4 8, C4<100>;
v0x18722a0_0 .net "clk", 0 0, v0x1872e30_0;  alias, 1 drivers
v0x18723b0_0 .net "reset", 0 0, v0x1871c00_0;  alias, 1 drivers
v0x18724c0_0 .var "shift_ena", 0 0;
v0x1872560_0 .var "state", 2 0;
E_0x182b9f0 .event anyedge, v0x1872560_0;
S_0x18726a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x1847980;
 .timescale -12 -12;
E_0x1851dc0 .event anyedge, v0x1873180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1873180_0;
    %nor/r;
    %assign/vec4 v0x1873180_0, 0;
    %wait E_0x1851dc0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1871920;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1843b00;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1871c00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1847b10;
T_2 ;
Ewait_0 .event/or E_0x1842ff0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x18717c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1871560_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1871560_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1871560_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1871560_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1871560_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1847b10;
T_3 ;
    %wait E_0x1842da0;
    %load/vec4 v0x1871640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18717c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1871560_0;
    %assign/vec4 v0x18717c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1871cf0;
T_4 ;
    %wait E_0x1842da0;
    %load/vec4 v0x18723b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1872560_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1872560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1872560_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1872560_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1872560_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1872560_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1872560_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1872560_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1871cf0;
T_5 ;
    %wait E_0x182b9f0;
    %load/vec4 v0x1872560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18724c0_0, 0, 1;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18724c0_0, 0, 1;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18724c0_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18724c0_0, 0, 1;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18724c0_0, 0, 1;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18724c0_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1847980;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1872e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1873180_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1847980;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1872e30_0;
    %inv;
    %store/vec4 v0x1872e30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1847980;
T_8 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1871b40_0, v0x1873300_0, v0x1872e30_0, v0x1872ed0_0, v0x1873010_0, v0x1872f70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1847980;
T_9 ;
    %load/vec4 v0x18730e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18730e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18730e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18730e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18730e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18730e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18730e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1847980;
T_10 ;
    %wait E_0x1843b00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18730e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18730e0_0, 4, 32;
    %load/vec4 v0x1873240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18730e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18730e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18730e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18730e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1873010_0;
    %load/vec4 v0x1873010_0;
    %load/vec4 v0x1872f70_0;
    %xor;
    %load/vec4 v0x1873010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18730e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18730e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18730e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18730e0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/review2015_fsmshift/iter0/response21/top_module.sv";
