
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)

-- Running command `read_verilog -sv build/day12_opt_b.v; hierarchy -top day12_opt_b; proc; opt -fast; memory; opt -fast; techmap; opt -fast; stat -json' --

1. Executing Verilog-2005 frontend: build/day12_opt_b.v
Parsing SystemVerilog input from `build/day12_opt_b.v' to AST representation.
verilog frontend filename build/day12_opt_b.v
Generating RTLIL representation for module `\day12_opt_b'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \day12_opt_b

2.2. Analyzing design hierarchy..
Top module:  \day12_opt_b
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$build/day12_opt_b.v:1504$313 in module day12_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day12_opt_b.v:1486$308 in module day12_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day12_opt_b.v:1475$303 in module day12_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day12_opt_b.v:1464$298 in module day12_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day12_opt_b.v:1340$283 in module day12_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day12_opt_b.v:974$150 in module day12_opt_b.
Marked 1 switch rules as full_case in process $proc$build/day12_opt_b.v:708$18 in module day12_opt_b.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 7 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~7 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\day12_opt_b.$proc$build/day12_opt_b.v:1504$313'.
     1/1: $0\_32[0:0]
Creating decoders for process `\day12_opt_b.$proc$build/day12_opt_b.v:1486$308'.
     1/1: $0\_108[63:0]
Creating decoders for process `\day12_opt_b.$proc$build/day12_opt_b.v:1475$303'.
     1/1: $0\_28[2:0]
Creating decoders for process `\day12_opt_b.$proc$build/day12_opt_b.v:1464$298'.
     1/1: $0\_37[2:0]
Creating decoders for process `\day12_opt_b.$proc$build/day12_opt_b.v:1340$283'.
     1/1: $0\_83[31:0]
Creating decoders for process `\day12_opt_b.$proc$build/day12_opt_b.v:974$150'.
     1/1: $0\_74[31:0]
Creating decoders for process `\day12_opt_b.$proc$build/day12_opt_b.v:708$18'.
     1/1: $0\_59[31:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\day12_opt_b.\_32' using process `\day12_opt_b.$proc$build/day12_opt_b.v:1504$313'.
  created $dff cell `$procdff$336' with positive edge clock.
Creating register for signal `\day12_opt_b.\_108' using process `\day12_opt_b.$proc$build/day12_opt_b.v:1486$308'.
  created $dff cell `$procdff$337' with positive edge clock.
Creating register for signal `\day12_opt_b.\_28' using process `\day12_opt_b.$proc$build/day12_opt_b.v:1475$303'.
  created $dff cell `$procdff$338' with positive edge clock.
Creating register for signal `\day12_opt_b.\_37' using process `\day12_opt_b.$proc$build/day12_opt_b.v:1464$298'.
  created $dff cell `$procdff$339' with positive edge clock.
Creating register for signal `\day12_opt_b.\_83' using process `\day12_opt_b.$proc$build/day12_opt_b.v:1340$283'.
  created $dff cell `$procdff$340' with positive edge clock.
Creating register for signal `\day12_opt_b.\_74' using process `\day12_opt_b.$proc$build/day12_opt_b.v:974$150'.
  created $dff cell `$procdff$341' with positive edge clock.
Creating register for signal `\day12_opt_b.\_59' using process `\day12_opt_b.$proc$build/day12_opt_b.v:708$18'.
  created $dff cell `$procdff$342' with positive edge clock.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\day12_opt_b.$proc$build/day12_opt_b.v:1504$313'.
Removing empty process `day12_opt_b.$proc$build/day12_opt_b.v:1504$313'.
Found and cleaned up 1 empty switch in `\day12_opt_b.$proc$build/day12_opt_b.v:1486$308'.
Removing empty process `day12_opt_b.$proc$build/day12_opt_b.v:1486$308'.
Found and cleaned up 1 empty switch in `\day12_opt_b.$proc$build/day12_opt_b.v:1475$303'.
Removing empty process `day12_opt_b.$proc$build/day12_opt_b.v:1475$303'.
Found and cleaned up 1 empty switch in `\day12_opt_b.$proc$build/day12_opt_b.v:1464$298'.
Removing empty process `day12_opt_b.$proc$build/day12_opt_b.v:1464$298'.
Found and cleaned up 1 empty switch in `\day12_opt_b.$proc$build/day12_opt_b.v:1340$283'.
Removing empty process `day12_opt_b.$proc$build/day12_opt_b.v:1340$283'.
Found and cleaned up 1 empty switch in `\day12_opt_b.$proc$build/day12_opt_b.v:974$150'.
Removing empty process `day12_opt_b.$proc$build/day12_opt_b.v:974$150'.
Found and cleaned up 1 empty switch in `\day12_opt_b.$proc$build/day12_opt_b.v:708$18'.
Removing empty process `day12_opt_b.$proc$build/day12_opt_b.v:708$18'.
Cleaned up 7 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module day12_opt_b.
<suppressed ~64 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day12_opt_b.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day12_opt_b'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

4.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$337 ($dff) from module day12_opt_b (D = \_697, Q = \_108, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$338 ($dff) from module day12_opt_b (D = \_103, Q = \_28, rval = 3'000).
Adding SRST signal on $procdff$339 ($dff) from module day12_opt_b (D = \_90, Q = \_37, rval = 3'000).
Adding SRST signal on $procdff$340 ($dff) from module day12_opt_b (D = \_84, Q = \_83, rval = 0).
Adding SRST signal on $procdff$341 ($dff) from module day12_opt_b (D = \_75, Q = \_74, rval = 0).
Adding SRST signal on $procdff$336 ($dff) from module day12_opt_b (D = \_701, Q = \_32, rval = 1'0).
Adding SRST signal on $procdff$342 ($dff) from module day12_opt_b (D = \_66, Q = \_59, rval = 0).

4.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day12_opt_b..
Removed 15 unused cells and 341 unused wires.
<suppressed ~29 debug messages>

4.5. Rerunning OPT passes. (Removed registers in this run.)

4.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module day12_opt_b.

4.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day12_opt_b'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:337:slice$361 ($sdff) from module day12_opt_b (D = \_65, Q = \_59).
Adding EN signal on $auto$ff.cc:337:slice$358 ($sdff) from module day12_opt_b (D = 1'1, Q = \_32).
Adding EN signal on $auto$ff.cc:337:slice$355 ($sdff) from module day12_opt_b (D = \num, Q = \_74).
Adding EN signal on $auto$ff.cc:337:slice$352 ($sdff) from module day12_opt_b (D = \num, Q = \_83).
Adding EN signal on $auto$ff.cc:337:slice$349 ($sdff) from module day12_opt_b (D = \_89, Q = \_37).
Adding SRST signal on $auto$ff.cc:337:slice$346 ($sdff) from module day12_opt_b (D = \_99, Q = \_28, rval = 3'000).
Adding EN signal on $auto$ff.cc:337:slice$375 ($sdff) from module day12_opt_b (D = \_98, Q = \_28).
Adding EN signal on $auto$ff.cc:337:slice$343 ($sdff) from module day12_opt_b (D = \_696, Q = \_108).

4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day12_opt_b..
Removed 9 unused cells and 17 unused wires.
<suppressed ~21 debug messages>

4.10. Rerunning OPT passes. (Removed registers in this run.)

4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module day12_opt_b.
<suppressed ~1 debug messages>

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day12_opt_b'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day12_opt_b..

4.15. Finished fast OPT passes.

5. Executing MEMORY pass.

5.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day12_opt_b..

5.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day12_opt_b..

5.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day12_opt_b.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day12_opt_b'.
Removed a total of 0 cells.

6.3. Executing OPT_DFF pass (perform DFF optimizations).

6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day12_opt_b..

6.5. Finished fast OPT passes.

7. Executing TECHMAP pass (map to technology primitives).

7.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

7.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=128:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=128:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=128:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=64:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=64:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=64:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add { 32'00000000000000000000000000000000 \_116 \_125 \_134 \_143 \_152 \_161 \_170 \_179 \_188 \_197 \_206 \_215 \_224 \_233 \_242 \_251 \_260 \_269 \_278 \_287 \_296 \_305 \_314 \_323 \_332 \_341 \_350 \_359 \_368 \_377 \_386 \_395 } * { 32'00000000000000000000000000000000 \_405 \_414 \_423 \_432 \_441 \_450 \_459 \_468 \_477 \_486 \_495 \_504 \_513 \_522 \_531 \_540 \_549 \_558 \_567 \_576 \_585 \_594 \_603 \_612 \_621 \_630 \_639 \_648 \_657 \_666 \_675 \_684 } (64x64 bits, unsigned)
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000010000000 for cells of type $fa.
Using template $paramod$7e7bdf4b0adff8e15b2cb24084cd1b911e7a73b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000010000000 for cells of type $lcu.
No more expansions possible.
<suppressed ~22769 debug messages>

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day12_opt_b.
<suppressed ~76976 debug messages>

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day12_opt_b'.
<suppressed ~36096 debug messages>
Removed a total of 12032 cells.

8.3. Executing OPT_DFF pass (perform DFF optimizations).

8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day12_opt_b..
Removed 781 unused cells and 19005 unused wires.
<suppressed ~844 debug messages>

8.5. Finished fast OPT passes.
{
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)",
   "invocation": "stat -json ",
   "modules": {
      "\\day12_opt_b": {
         "num_wires":         7699,
         "num_wire_bits":     48327,
         "num_pub_wires":     584,
         "num_pub_wire_bits": 13327,
         "num_ports":         11,
         "num_port_bits":     170,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         20676,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_AND_": 8388,
            "$_MUX_": 1900,
            "$_NOT_": 1880,
            "$_OR_": 4282,
            "$_SDFFE_PP0P_": 167,
            "$_XOR_": 4059
         }
      }
   },
      "design": {
         "num_wires":         7699,
         "num_wire_bits":     48327,
         "num_pub_wires":     584,
         "num_pub_wire_bits": 13327,
         "num_ports":         11,
         "num_port_bits":     170,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         20676,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_AND_": 8388,
            "$_MUX_": 1900,
            "$_NOT_": 1880,
            "$_OR_": 4282,
            "$_SDFFE_PP0P_": 167,
            "$_XOR_": 4059
         }
      }
}

End of script. Logfile hash: 0d837110e6, CPU: user 2.68s system 0.07s, MEM: 307.67 MB peak
Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)
Time spent: 31% 14x opt_expr (0 sec), 27% 1x techmap (0 sec), ...
