// Seed: 4044794567
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_2;
  wire id_7, id_8, id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wire id_7,
    output tri0 id_8
    , id_22,
    input tri id_9,
    output tri id_10,
    input uwire id_11,
    output uwire id_12,
    output wire id_13,
    input supply1 id_14
    , id_23,
    output supply1 id_15,
    input supply0 id_16,
    input supply0 id_17,
    output wire id_18,
    input wor id_19,
    input wand id_20
);
  always begin : LABEL_0
    id_22 = id_3;
  end
  wire id_24;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24
  );
endmodule
