0.18Î¼mTSMC CMOSTechnology1999. Standard cell library. Available through Canadian Microelectronics Corporation.
G. B. Agnew , R. C. Mullin , S. A. Vanstone, An implementation of elliptic curve cryptosystems over F2155, IEEE Journal on Selected Areas in Communications, v.11 n.5, p.804-813, September 2006[doi>10.1109/49.223883]
Berlekamp, E.1968.Algebraic Coding Theory. McGraw-Hill, New York, NY.
Germain Drolet, A New Representation of Elements of Finite Fields GF(2m) Yielding Small Complexity Arithmetic Circuits, IEEE Transactions on Computers, v.47 n.9, p.938-946, September 1998[doi>10.1109/12.713313]
Gao, L. and Sobelman, G.2000. Improved vlsi designs for multiplication and inversion ingf(2<sup>m</sup>) over normal bases. InProceedings of the 13th Annual IEEE International ASIC/SOC Conference.IEEE, Los Alamitos, CA, 97--101.
V. k. Bhargava , M. a. Hasan, Architecture For A Low Complexity Rate-Adaptive Reed-Solomon Encoder, IEEE Transactions on Computers, v.44 n.7, p.938-942, July 1995[doi>10.1109/12.392853]
IEEE Std 1363-2000. 2000. IEEE standard specifications for public-key cryptography. http://standards.ieee.org/findstds/standard/1363-2000.html.
Lidl, R. and Niederreiter, H.1997.Introduction to Finite Fields and Their Applications2nd Ed. Cambridge University Press, Cambridge.
Massey, J. L. and Omura, J. K. 1986. Computational method and apparatus for finite field arithmetic. U.S. patent 4587627, filed September 14, 1982, and issued May 6, 1986.
Edoardo D. Mastrovito, VLSI Designs for Multiplication over Finite Fields GF (2m), Proceedings of the 6th International Conference, on Applied Algebra, Algebraic Algorithms and Error-Correcting Codes, p.297-309, July 04-08, 1988
Alfred J. Menezes , Scott A. Vanstone , Paul C. Van Oorschot, Handbook of Applied Cryptography, CRC Press, Inc., Boca Raton, FL, 1996
R. C. Mullin , I. M. Onyszchuk , S. A. Vanstone , R. M. Wilson, Optimal normal bases in GF(pn), Discrete Applied Mathematics, v.22 n.2, p.149-161, February 1989[doi>10.1016/0166-218X(88)90090-X]
Namin, A., Leboeuf, K., Muscedere, R., Wu, H., and Ahmadi, M.2010. High speed hardware implementation of a serial-in parallel-out finite field multiplier using reordered normal basis.IET Circuits, Devices & Systems 4, 2, 168--179.
Ashkan Hosseinzadeh Namin , Huapeng Wu , Majid Ahmadi, Comb Architectures for Finite Field Multiplication in F(2^m), IEEE Transactions on Computers, v.56 n.7, p.909-916, July 2007[doi>10.1109/TC.2007.1047]
Ashkan Hosseinzadeh Namin , Huapeng Wu , Majid Ahmadi, A New Finite-Field Multiplier Using Redundant Representation, IEEE Transactions on Computers, v.57 n.5, p.716-720, May 2008[doi>10.1109/TC.2007.70834]
Pak-Keung, L., Chiu-Sing, C., Cbeong-Fat, C., and Kong-Pang, P. 2003. A low power asynchronousgf(2<sup>173</sup>) alu for elliptic curve crypto-processor. InProceedings of the International Symposium on Circuits and Systems. 337--340.
Arash Reyhani-Masoleh , M. Anwar Hasan, Efficient Multiplication Beyond Optimal Normal Bases, IEEE Transactions on Computers, v.52 n.4, p.428-439, April 2003[doi>10.1109/TC.2003.1190584]
Arash Reyhani-Masoleh , M. Anwar Hasan, Low Complexity Word-Level Sequential Normal Basis Multipliers, IEEE Transactions on Computers, v.54 n.2, p.98-110, February 2005[doi>10.1109/TC.2005.29]
Joseph H. Silverman, Fast Multiplication in Finite Fields GF(2N), Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.122-134, August 12-13, 1999
Tang, W., Wu, H., and Ahmadi, M.2005. Vlsi implementation of bit-parallel word-serial multiplier ingf(2<sup>233</sup>). InProceedings of the 3rd International IEEE-NEWCAS Conference. IEEE, Los Alamitos, CA, 399--402.
John P. Uyemura, CMOS Logic Circuit Design, Kluwer Academic Publishers, Norwell, MA, 1999
Huapeng Wu , M. Anwar Hasan , Ian F. Blake , Shuhong Gao, Finite Field Multiplier Using Redundant Representation, IEEE Transactions on Computers, v.51 n.11, p.1306-1316, November 2002[doi>10.1109/TC.2002.1047755]
