

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Sun Mar 28 21:18:48 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mac_vivado_dma64_w32
* Solution:       mac_vivado_acc
* Product family: virtex7
* Target device:  xc7v2000t-flg1925-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |         Instance        |        Module        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_bat_U0  |dataflow_in_loop_bat  |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- batching  |        ?|        ?|         ?|          -|          -|     1|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      117|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       18|     21|      822|     1863|    0|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       18|    -|
|Register             |        -|      -|       64|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       18|     21|      886|     1998|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |      646|    540|   610800|   305400|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|      3|    ~0   |    ~0   |  100|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     2584|   2160|  2443200|  1221600|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |dataflow_in_loop_bat_U0  |dataflow_in_loop_bat  |       18|     21|  822|  1863|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                    |                      |       18|     21|  822|  1863|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |      0|  0|  39|          32|           1|
    |loop_dataflow_output_count  |     +    |      0|  0|  39|          32|           1|
    |bound_minus_1               |     -    |      0|  0|  39|          32|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 117|          96|           3|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   32|         64|
    |loop_dataflow_output_count  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  32|   0|   32|          0|
    |loop_dataflow_output_count  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|out_word_V_din      | out |   64|   ap_fifo  |     out_word_V    |    pointer   |
|out_word_V_full_n   |  in |    1|   ap_fifo  |     out_word_V    |    pointer   |
|out_word_V_write    | out |    1|   ap_fifo  |     out_word_V    |    pointer   |
|in1_word_V_dout     |  in |   64|   ap_fifo  |     in1_word_V    |    pointer   |
|in1_word_V_empty_n  |  in |    1|   ap_fifo  |     in1_word_V    |    pointer   |
|in1_word_V_read     | out |    1|   ap_fifo  |     in1_word_V    |    pointer   |
|conf_info_mac_n     |  in |   32|   ap_none  |  conf_info_mac_n  |    scalar    |
|conf_info_mac_vec   |  in |   32|   ap_none  | conf_info_mac_vec |    scalar    |
|conf_info_mac_len   |  in |   32|   ap_none  | conf_info_mac_len |    scalar    |
|load_ctrl           | out |   96|    ap_hs   |     load_ctrl     |    pointer   |
|load_ctrl_ap_vld    | out |    1|    ap_hs   |     load_ctrl     |    pointer   |
|load_ctrl_ap_ack    |  in |    1|    ap_hs   |     load_ctrl     |    pointer   |
|store_ctrl          | out |   96|    ap_hs   |     store_ctrl    |    pointer   |
|store_ctrl_ap_vld   | out |    1|    ap_hs   |     store_ctrl    |    pointer   |
|store_ctrl_ap_ack   |  in |    1|    ap_hs   |     store_ctrl    |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs |        top        | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |        top        | return value |
|ap_start            |  in |    1| ap_ctrl_hs |        top        | return value |
|ap_done             | out |    1| ap_ctrl_hs |        top        | return value |
|ap_ready            | out |    1| ap_ctrl_hs |        top        | return value |
|ap_idle             | out |    1| ap_ctrl_hs |        top        | return value |
+--------------------+-----+-----+------------+-------------------+--------------+

