

AXI4
====

.. note::

    AXI4 bus needs additional documentation...
    
.. autoclass:: rhea.system.memmap.AXI4Lite
    :members:
