<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 39th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 39th Design Automation Conference" title="Proceedings of the 39th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\2002\DAC-2002.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the 39th Design Automation Conference</em><br/>DAC, 2002.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/dac/2002">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+39th+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the 39th Design Automation Conference':'DAC');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-2002,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=513918">513918</a>",
</span>	address       = "New Orleans, Louisiana, USA",
<span id="isbn">	isbn          = "1-58113-461-4",
</span>	publisher     = "{ACM}",
	title         = "{<span id="title">Proceedings of the 39th Design Automation Conference</span>}",
	year          = 2002,
}</pre>
</div>
<hr/>
<h3>Contents (169 items)</h3><dl class="toc"><div class="rbox"><span class="tag">26 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">25 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">16 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">15 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">14 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">12 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">11 ×<a href="tag/embedded.html">#embedded</a></span><br/><span class="tag">11 ×<a href="tag/modelling.html">#modelling</a></span><br/><span class="tag">10 ×<a href="tag/optimisation.html">#optimisation</a></span><br/><span class="tag">10 ×<a href="tag/question.html">#question</a></span><br/></div><dt><a href="DAC-2002-GavrielovGLSV.html">DAC-2002-GavrielovGLSV</a></dt><dd>Wall street evaluates EDA (<abbr title="Moshe Gavrielov">MG</abbr>, <abbr title="Richard Goering">RG</abbr>, <abbr title="Lucio Lanza">LL</abbr>, <abbr title="Vishal Saluja">VS</abbr>, <abbr title="Jay Vleeschhouwer">JV</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2002-WirthlinM.html">DAC-2002-WirthlinM</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>IP delivery for FPGAs using Applets and JHDL (<abbr title="Michael J. Wirthlin">MJW</abbr>, <abbr title="Brian McMurtrey">BM</abbr>), pp. 2–7.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-MegerianDP.html">DAC-2002-MegerianDP</a> <span class="tag"><a href="tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span></dt><dd>Watermarking integer linear programming solutions (<abbr title="Seapahn Megerian">SM</abbr>, <abbr title="Milenko Drinic">MD</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 8–13.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-BernardiS.html">DAC-2002-BernardiS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/library.html" title="library">#library</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Model design using hierarchical web-based libraries (<abbr title="Fabrice Bernardi">FB</abbr>, <abbr title="Jean François Santucci">JFS</abbr>), pp. 14–17.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-DrinicK.html">DAC-2002-DrinicK</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Behavioral synthesis via engineering change (<abbr title="Milenko Drinic">MD</abbr>, <abbr title="Darko Kirovski">DK</abbr>), pp. 18–21.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-NohlBSLMH.html">DAC-2002-NohlBSLMH</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A universal technique for fast and flexible instruction-set architecture simulation (<abbr title="Achim Nohl">AN</abbr>, <abbr title="Gunnar Braun">GB</abbr>, <abbr title="Oliver Schliebusch">OS</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Andreas Hoffmann">AH</abbr>), pp. 22–27.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-LyseckyCV.html">DAC-2002-LyseckyCV</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/profiling.html" title="profiling">#profiling</a></span></dt><dd>A fast on-chip profiler memory (<abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Susan Cotterell">SC</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 28–33.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-LekatsasHJ.html">DAC-2002-LekatsasHJ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Design of an one-cycle decompression hardware for performance increase in embedded systems (<abbr title="Haris Lekatsas">HL</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Venkata Jakkula">VJ</abbr>), pp. 34–39.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-SuBK.html">DAC-2002-SuBK</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A factorization-based framework for passivity-preserving model reduction of RLC systems (<abbr title="Q. Su">QS</abbr>, <abbr title="Venkataramanan Balakrishnan">VB</abbr>, <abbr title="Cheng-Kok Koh">CKK</abbr>), pp. 40–45.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-DanielP.html">DAC-2002-DanielP</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/strict.html" title="strict">#strict</a></span></dt><dd>Model order reduction for strictly passive and causal distributed systems (<abbr title="Luca Daniel">LD</abbr>, <abbr title="Joel R. Phillips">JRP</abbr>), pp. 46–51.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-PhillipsDS.html">DAC-2002-PhillipsDS</a> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Guaranteed passive balancing transformations for model order reduction (<abbr title="Joel R. Phillips">JRP</abbr>, <abbr title="Luca Daniel">LD</abbr>, <abbr title="Luis Miguel Silveira">LMS</abbr>), pp. 52–57.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-BaiVS.html">DAC-2002-BaiVS</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Uncertainty-aware circuit optimization (<abbr title="Xiaoliang Bai">XB</abbr>, <abbr title="Chandramouli Visweswariah">CV</abbr>, <abbr title="Philip N. Strenski">PNS</abbr>), pp. 58–63.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-SuHSN.html">DAC-2002-SuHSN</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Congestion-driven codesign of power and signal networks (<abbr title="Haihua Su">HS</abbr>, <abbr title="Jiang Hu">JH</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>), pp. 64–69.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-KannanBB.html">DAC-2002-KannanBB</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On metrics for comparing routability estimation methods for FPGAs (<abbr title="PariVallal Kannan">PK</abbr>, <abbr title="Shankar Balachandran">SB</abbr>, <abbr title="Dinesh Bhatia">DB</abbr>), pp. 70–75.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-KahngCGLNRH.html">DAC-2002-KahngCGLNRH</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Tools or users: which is the bigger bottleneck? (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Ronald Collett">RC</abbr>, <abbr title="Patrick Groeneveld">PG</abbr>, <abbr title="Lavi Lev">LL</abbr>, <abbr title="Nancy Nettleton">NN</abbr>, <abbr title="Paul K. Rodman">PKR</abbr>, <abbr title="Lambert van den Hoven">LvdH</abbr>), pp. 76–77.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2002-SeryBD.html">DAC-2002-SeryBD</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/why.html" title="why">#why</a></span></dt><dd>Life is CMOS: why chase the life after? (<abbr title="George Sery">GS</abbr>, <abbr title="Shekhar Borkar">SB</abbr>, <abbr title="Vivek De">VD</abbr>), pp. 78–83.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-Pogge.html">DAC-2002-Pogge</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>The next chip challenge: effective methods for viable mixed technology SoCs (<abbr title="H. Bernhard Pogge">HBP</abbr>), pp. 84–87.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-IonescuDMBG.html">DAC-2002-IonescuDMBG</a> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Few electron devices: towards hybrid CMOS-SET integrated circuits (<abbr title="Adrian M. Ionescu">AMI</abbr>, <abbr title="Michel J. Declercq">MJD</abbr>, <abbr title="Santanu Mahapatra">SM</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>, <abbr title="Jacques Gautier">JG</abbr>), pp. 88–93.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-MartelDAWA.html">DAC-2002-MartelDAWA</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Carbon nanotube field-effect transistors and logic circuits (<abbr title="R. Martel">RM</abbr>, <abbr title="V. Derycke">VD</abbr>, <abbr title="Jörg Appenzeller">JA</abbr>, <abbr title="Shalom J. Wind">SJW</abbr>, <abbr title="Phaedon Avouris">PA</abbr>), pp. 94–98.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2002-BertaccoO.html">DAC-2002-BertaccoO</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient state representation for symbolic simulation (<abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Kunle Olukotun">KO</abbr>), pp. 99–104.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-KolblKAD.html">DAC-2002-KolblKAD</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Handling special constructs in symbolic simulation (<abbr title="Alfred Kölbl">AK</abbr>, <abbr title="James H. Kukula">JHK</abbr>, <abbr title="Kurt Antreich">KA</abbr>, <abbr title="Robert F. Damiano">RFD</abbr>), pp. 105–110.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-HazelhurstWKF.html">DAC-2002-HazelhurstWKF</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A hybrid verification approach: getting deep into the design (<abbr title="Scott Hazelhurst">SH</abbr>, <abbr title="Osnat Weissberg">OW</abbr>, <abbr title="Gila Kamhi">GK</abbr>, <abbr title="Limor Fix">LF</abbr>), pp. 111–116.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-CabodiCQ.html">DAC-2002-CabodiCQ</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Can BDDs compete with SAT solvers on bounded model checking? (<abbr title="Gianpiero Cabodi">GC</abbr>, <abbr title="Paolo Camurati">PC</abbr>, <abbr title="Stefano Quer">SQ</abbr>), pp. 117–122.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-SemeriaMPESN.html">DAC-2002-SemeriaMPESN</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>RTL c-based methodology for designing and verifying a multi-threaded processor (<abbr title="Luc Séméria">LS</abbr>, <abbr title="Renu Mehra">RM</abbr>, <abbr title="Barry M. Pangrle">BMP</abbr>, <abbr title="Arjuna Ekanayake">AE</abbr>, <abbr title="Andrew Seawright">AS</abbr>, <abbr title="Daniel Ng">DN</abbr>), pp. 123–128.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-OliveiraH.html">DAC-2002-OliveiraH</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>High-Level specification and automatic generation of IP interface monitors (<abbr title="Marcio T. Oliveira">MTO</abbr>, <abbr title="Alan J. Hu">AJH</abbr>), pp. 129–134.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-EderB.html">DAC-2002-EderB</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Achieving maximum performance: a method for the verification of interlocked pipeline control logic (<abbr title="Kerstin Eder">KE</abbr>, <abbr title="Geoff Barrett">GB</abbr>), pp. 135–140.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-ChakrabartiDCB.html">DAC-2002-ChakrabartiDCB</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of module interfaces against real time specifications (<abbr title="Arindam Chakrabarti">AC</abbr>, <abbr title="Pallab Dasgupta">PD</abbr>, <abbr title="P. P. Chakrabarti">PPC</abbr>, <abbr title="Ansuman Banerjee">AB</abbr>), pp. 141–145.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2002-DagaMSWW.html">DAC-2002-DagaMSWW</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Automated timing model generation (<abbr title="Ajay J. Daga">AJD</abbr>, <abbr title="Loa Mize">LM</abbr>, <abbr title="Subramanyam Sripada">SS</abbr>, <abbr title="Chris Wolff">CW</abbr>, <abbr title="Qiuyang Wu">QW</abbr>), pp. 146–151.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-MoonKB.html">DAC-2002-MoonKB</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Timing model extraction of hierarchical blocks by graph reduction (<abbr title="Cho W. Moon">CWM</abbr>, <abbr title="Harish Kriplani">HK</abbr>, <abbr title="Krishna P. Belkhale">KPB</abbr>), pp. 152–157.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-FoltinFT.html">DAC-2002-FoltinFT</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient stimulus independent timing abstraction model based on a new concept of circuit block transparency (<abbr title="Martin Foltin">MF</abbr>, <abbr title="Brian Foutz">BF</abbr>, <abbr title="Sean Tyler">ST</abbr>), pp. 158–163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-Higuchi.html">DAC-2002-Higuchi</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>An implication-based method to detect multi-cycle paths in large sequential circuits (<abbr title="Hiroyuki Higuchi">HH</abbr>), pp. 164–169.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-ParkMJ.html">DAC-2002-ParkMJ</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/information%20management.html" title="information management">#information management</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/personalisation.html" title="personalisation">#personalisation</a></span> <span class="tag"><a href="tag/smarttech.html" title="smarttech">#smarttech</a></span></dt><dd>The wearable motherboard: a framework for personalized mobile information processing (PMIP) (<abbr title="Sungmee Park">SP</abbr>, <abbr title="Kenneth Mackenzie">KM</abbr>, <abbr title="Sundaresan Jayaraman">SJ</abbr>), pp. 170–174.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2002-MarculescuMK.html">DAC-2002-MarculescuMK</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Challenges and opportunities in electronic textiles modeling and optimization (<abbr title="Diana Marculescu">DM</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Pradeep K. Khosla">PKK</abbr>), pp. 175–180.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-BrunoliHJKMM.html">DAC-2002-BrunoliHJKMM</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Analog intellectual property: now? Or never? (<abbr title="Mike Brunoli">MB</abbr>, <abbr title="Masao Hotta">MH</abbr>, <abbr title="Felicia James">FJ</abbr>, <abbr title="Rudy Koch">RK</abbr>, <abbr title="Roy McGuffin">RM</abbr>, <abbr title="Andrew J. Moore">AJM</abbr>), pp. 181–182.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2002-ZhangHC.html">DAC-2002-ZhangHC</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Task scheduling and voltage selection for energy minimization (<abbr title="Yumin Zhang">YZ</abbr>, <abbr title="Xiaobo Hu">XH</abbr>, <abbr title="Danny Z. Chen">DZC</abbr>), pp. 183–188.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-RakhmatovVC.html">DAC-2002-RakhmatovVC</a> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Battery-conscious task sequencing for portable devices including voltage/clock scaling (<abbr title="Daler N. Rakhmatov">DNR</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Chaitali Chakrabarti">CC</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-KadayifKK.html">DAC-2002-KadayifKK</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>An energy saving strategy based on adaptive loop parallelization (<abbr title="Ismail Kadayif">IK</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mustafa Karaköy">MK</abbr>), pp. 195–200.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-MoB.html">DAC-2002-MoB</a></dt><dd>River PLAs: a regular circuit structure (<abbr title="Fan Mo">FM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 201–206.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-UmK.html">DAC-2002-UmK</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout-aware synthesis of arithmetic circuits (<abbr title="Junhyung Um">JU</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 207–212.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-LuzKK.html">DAC-2002-LuzKK</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Automatic data migration for reducing energy consumption in multi-bank memory systems (<abbr title="Victor De La Luz">VDLL</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ibrahim Kolcu">IK</abbr>), pp. 213–218.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-KandemirRC.html">DAC-2002-KandemirRC</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Exploiting shared scratch pad memory space in embedded multiprocessor systems (<abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="J. Ramanujam">JR</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>), pp. 219–224.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-ChoiK.html">DAC-2002-ChoiK</a> <span class="tag"><a href="tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Address assignment combined with scheduling in DSP code generation (<abbr title="Yoonseo Choi">YC</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 225–230.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-Sargent.html">DAC-2002-Sargent</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/internet.html" title="internet">#internet</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multifunctional photonic integration for the agile optical internet (<abbr title="Edward H. Sargent">EHS</abbr>), pp. 231–234.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-MaloneyBM.html">DAC-2002-MaloneyBM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Computer aided design of long-haul optical transmission systems (<abbr title="James G. Maloney">JGM</abbr>, <abbr title="Brian E. Brewington">BEB</abbr>, <abbr title="Curtis R. Menyuk">CRM</abbr>), p. 235.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2002-KurzwegLMKC.html">DAC-2002-KurzwegLMKC</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A fast optical propagation technique for modeling micro-optical systems (<abbr title="Timothy P. Kurzweg">TPK</abbr>, <abbr title="Steven P. Levitan">SPL</abbr>, <abbr title="Jose A. Martinez">JAM</abbr>, <abbr title="Mark Kahrs">MK</abbr>, <abbr title="Donald M. Chiarulli">DMC</abbr>), pp. 236–241.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-BrodersenHKKLK.html">DAC-2002-BrodersenHKKLK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>Nanometer design: what hurts next...? (<abbr title="Robert W. Brodersen">RWB</abbr>, <abbr title="Anthony M. Hill">AMH</abbr>, <abbr title="John Kibarian">JK</abbr>, <abbr title="Desmond Kirkpatrick">DK</abbr>, <abbr title="Mark A. Lavin">MAL</abbr>, <abbr title="Mitsumasa Koyanagi">MK</abbr>), p. 242.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2002-AbramoviciYR.html">DAC-2002-AbramoviciYR</a> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>Low-cost sequential ATPG with clock-control DFT (<abbr title="Miron Abramovici">MA</abbr>, <abbr title="Xiaoming Yu">XY</abbr>, <abbr title="Elizabeth M. Rudnick">EMR</abbr>), pp. 243–248.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-WohlWPM.html">DAC-2002-WohlWPM</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>Effective diagnostics through interval unloads in a BIST environment (<abbr title="Peter Wohl">PW</abbr>, <abbr title="John A. Waicukauski">JAW</abbr>, <abbr title="Sanjay Patel">SP</abbr>, <abbr title="Gregory A. Maston">GAM</abbr>), pp. 249–254.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-PomeranzKR.html">DAC-2002-PomeranzKR</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On output response compression in the presence of unknown output values (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sandip Kundu">SK</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 255–258.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-ChenD.html">DAC-2002-ChenD</a></dt><dd>Software-based diagnosis for processors (<abbr title="Li Chen">LC</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 259–262.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-LiuP.html">DAC-2002-LiuP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Design of a high-throughput low-power IS95 Viterbi decoder (<abbr title="Xun Liu">XL</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>), pp. 263–268.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-RaganSS.html">DAC-2002-RaganSS</a> <span class="tag"><a href="tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/cost%20analysis.html" title="cost analysis">#cost analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>A detailed cost model for concurrent use with hardware/software co-design (<abbr title="Daniel Ragan">DR</abbr>, <abbr title="Peter Sandborn">PS</abbr>, <abbr title="Paul Stoaks">PS</abbr>), pp. 269–274.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-OhH.html">DAC-2002-OhH</a> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Efficient code synthesis from extended dataflow graphs for multimedia applications (<abbr title="Hyunok Oh">HO</abbr>, <abbr title="Soonhoi Ha">SH</abbr>), pp. 275–280.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-SanderJ.html">DAC-2002-SanderJ</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>Transformation based communication and clock domain refinement for system design (<abbr title="Ingo Sander">IS</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 281–286.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-RichterZJE.html">DAC-2002-RichterZJE</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Model composition for scheduling analysis in platform design (<abbr title="Kai Richter">KR</abbr>, <abbr title="Dirk Ziegenbein">DZ</abbr>, <abbr title="Marek Jersak">MJ</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 287–292.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-LeeP.html">DAC-2002-LeeP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Timed compiled-code simulation of embedded software for performance analysis of SOC design (<abbr title="Jong-Yeol Lee">JYL</abbr>, <abbr title="In-Cheol Park">ICP</abbr>), pp. 293–298.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-JollyPM.html">DAC-2002-JollyPM</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span></dt><dd>Automated equivalence checking of switch level circuits  (<abbr title="Simon Jolly">SJ</abbr>, <abbr title="Atanas N. Parashkevov">ANP</abbr>, <abbr title="Tim McDougall">TM</abbr>), pp. 299–304.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-AnastasakisDMS.html">DAC-2002-AnastasakisDMS</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A practical and efficient method for compare-point matching (<abbr title="Demos Anastasakis">DA</abbr>, <abbr title="Robert F. Damiano">RFD</abbr>, <abbr title="Hi-Keung Tony Ma">HKTM</abbr>, <abbr title="Ted Stanion">TS</abbr>), pp. 305–310.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-ChangC.html">DAC-2002-ChangC</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Self-referential verification of gate-level implementations of arithmetic circuits (<abbr title="Ying-Tsai Chang">YTC</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 311–316.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-SantariniJMEKRRY.html">DAC-2002-SantariniJMEKRRY</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Whither (or wither?) ASIC handoff? (<abbr title="Michael Santarini">MS</abbr>, <abbr title="Sudhakar Jilla">SJ</abbr>, <abbr title="Mark Miller">MM</abbr>, <abbr title="Tommy Eng">TE</abbr>, <abbr title="Sandeep Khanna">SK</abbr>, <abbr title="Kamalesh N. Ruparel">KNR</abbr>, <abbr title="Tom Russell">TR</abbr>, <abbr title="Kazu Yamada">KY</abbr>), pp. 317–318.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2002-JiangB.html">DAC-2002-JiangB</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Software synthesis from synchronous specifications using logic simulation techniques (<abbr title="Yunjian Jiang">YJ</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 319–324.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-PeymandoustMS.html">DAC-2002-PeymandoustMS</a> <span class="tag"><a href="tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/library.html" title="library">#library</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Complex library mapping for embedded software using symbolic algebra (<abbr title="Armita Peymandoust">AP</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Tajana Simunic">TS</abbr>), pp. 325–330.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-AbbaspourZ.html">DAC-2002-AbbaspourZ</a></dt><dd>Retargetable binary utilities (<abbr title="Maghsoud Abbaspour">MA</abbr>, <abbr title="Jianwen Zhu">JZ</abbr>), pp. 331–336.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-HuangM.html">DAC-2002-HuangM</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Exploiting operation level parallelism through dynamically reconfigurable datapaths (<abbr title="Zhining Huang">ZH</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 337–342.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-HortaLTP.html">DAC-2002-HortaLTP</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/plugin.html" title="plugin">#plugin</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Dynamic hardware plugins in an FPGA with partial run-time reconfiguration (<abbr title="Edson L. Horta">ELH</abbr>, <abbr title="John W. Lockwood">JWL</abbr>, <abbr title="David E. Taylor">DET</abbr>, <abbr title="David B. Parlour">DBP</abbr>), pp. 343–348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-ChenMB.html">DAC-2002-ChenMB</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>A reconfigurable FPGA-based readback signal generator for hard-drive read channel simulator (<abbr title="Jinghuan Chen">JC</abbr>, <abbr title="Jaekyun Moon">JM</abbr>, <abbr title="Kia Bazargan">KB</abbr>), pp. 349–354.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-KrsticLCCD.html">DAC-2002-KrsticLCCD</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Embedded software-based self-testing for SoC design (<abbr title="Angela Krstic">AK</abbr>, <abbr title="Wei-Cheng Lai">WCL</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Li Chen">LC</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 355–360.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-BhuniaRS.html">DAC-2002-BhuniaRS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span></dt><dd>A novel wavelet transform based transient current analysis for fault detection and localization (<abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 361–366.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-AttarhaN.html">DAC-2002-AttarhaN</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Signal integrity fault analysis using reduced-order modeling (<abbr title="Amir Attarha">AA</abbr>, <abbr title="Mehrdad Nourani">MN</abbr>), pp. 367–370.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-LiouWCDMKW.html">DAC-2002-LiouWCDMKW</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Enhancing test efficiency for delay fault testing using multiple-clocked schemes (<abbr title="Jing-Jia Liou">JJL</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Jennifer Dworak">JD</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>, <abbr title="Rohit Kapur">RK</abbr>, <abbr title="Thomas W. Williams">TWW</abbr>), pp. 371–374.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-Berthet.html">DAC-2002-Berthet</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Going mobile: the next horizon for multi-million gate designs in the semi-conductor industry (<abbr title="Christian Berthet">CB</abbr>), pp. 375–378.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-CaoLCC.html">DAC-2002-CaoLCC</a> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>HiPRIME: hierarchical and passivity reserved interconnect macromodeling engine for RLKC power delivery (<abbr title="Yahong Cao">YC</abbr>, <abbr title="Yu-Min Lee">YML</abbr>, <abbr title="Tsung-Hao Chen">THC</abbr>, <abbr title="Charlie Chung-Ping Chen">CCPC</abbr>), pp. 379–384.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-BodapatiN.html">DAC-2002-BodapatiN</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>High-level current macro-model for power-grid analysis (<abbr title="Srinivas Bodapati">SB</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 385–390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-AmickGL.html">DAC-2002-AmickGL</a> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Macro-modeling concepts for the chip electrical interface (<abbr title="Brian W. Amick">BWA</abbr>, <abbr title="Claude R. Gauthier">CRG</abbr>, <abbr title="Dean Liu">DL</abbr>), pp. 391–394.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-ZhengP.html">DAC-2002-ZhengP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Modeling and analysis of regular symmetrically structured power/ground distribution networks (<abbr title="Hui Zheng">HZ</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 395–398.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-BadarogluTDWMVG.html">DAC-2002-BadarogluTDWMVG</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients (<abbr title="Mustafa Badaroglu">MB</abbr>, <abbr title="Kris Tiri">KT</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Hugo De Man">HDM</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 399–404.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-ChelceaN.html">DAC-2002-ChelceaN</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems (<abbr title="Tiberiu Chelcea">TC</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>), pp. 405–410.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-KondratyevL.html">DAC-2002-KondratyevL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Design of asynchronous circuits by synchronous CAD tools (<abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Kelvin Lwin">KL</abbr>), pp. 411–414.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-Sotiriou.html">DAC-2002-Sotiriou</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Implementing asynchronous circuits using a conventional EDA tool-flow (<abbr title="Christos P. Sotiriou">CPS</abbr>), pp. 415–418.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-IwamaKY.html">DAC-2002-IwamaKY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Transformation rules for designing CNOT-based quantum circuits (<abbr title="Kazuo Iwama">KI</abbr>, <abbr title="Yahiko Kambayashi">YK</abbr>, <abbr title="Shigeru Yamashita">SY</abbr>), pp. 419–424.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-BernasconiCLP.html">DAC-2002-BernasconiCLP</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Fast three-level logic minimization based on autosymmetry (<abbr title="Anna Bernasconi">AB</abbr>, <abbr title="Valentina Ciriani">VC</abbr>, <abbr title="Fabrizio Luccio">FL</abbr>, <abbr title="Linda Pagli">LP</abbr>), pp. 425–430.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-DaemsGS.html">DAC-2002-DaemsGS</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient optimization--based technique to generate posynomial performance models for analog integrated circuits (<abbr title="Walter Daems">WD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 431–436.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-LiuSRC.html">DAC-2002-LiuSRC</a> <span class="tag"><a href="tag/data%20mining.html" title="data mining">#data mining</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/mining.html" title="mining">#mining</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Remembrance of circuits past: macromodeling by data mining in large analog design spaces (<abbr title="Hongzhou Liu">HL</abbr>, <abbr title="Amith Singhee">AS</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>), pp. 437–442.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-BajdechiHG.html">DAC-2002-BajdechiHG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Optimal design of delta-sigma ADCs by design space exploration (<abbr title="Ovidiu Bajdechi">OB</abbr>, <abbr title="Johan H. Huijsing">JHH</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 443–448.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-VandenbusscheULSG.html">DAC-2002-VandenbusscheULSG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Systematic design of a 200 MS/s 8-bit interpolating/averaging A/D converter (<abbr title="Jan Vandenbussche">JV</abbr>, <abbr title="K. Uyttenhove">KU</abbr>, <abbr title="Erik Lauwers">EL</abbr>, <abbr title="Michiel Steyaert">MS</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 449–454.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-MurugavelR.html">DAC-2002-MurugavelR</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/petri%20net.html" title="petri net">#petri net</a></span></dt><dd>Petri net modeling of gate and interconnect delays for power estimation (<abbr title="Ashok K. Murugavel">AKM</abbr>, <abbr title="N. Ranganathan">NR</abbr>), pp. 455–460.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-KapurCS.html">DAC-2002-KapurCS</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Power estimation in global interconnects and its reduction using a novel repeater optimization methodology (<abbr title="Pawan Kapur">PK</abbr>, <abbr title="Gaurav Chandra">GC</abbr>, <abbr title="Krishna Saraswat">KS</abbr>), pp. 461–466.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-JungKK.html">DAC-2002-JungKK</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Low-swing clock domino logic incorporating dual supply and dual threshold voltages (<abbr title="Seong-Ook Jung">SOJ</abbr>, <abbr title="Ki-Wook Kim">KWK</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 467–472.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-AgarwalLR.html">DAC-2002-AgarwalLR</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>DRG-cache: a data retention gated-ground cache for low power (<abbr title="Amit Agarwal">AA</abbr>, <abbr title="Hai Li">HL</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 473–478.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-SmithNMCFKMB.html">DAC-2002-SmithNMCFKMB</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Unified tools for SoC embedded systems: mission critical, mission impossible or mission irrelevant? (<abbr title="Gary Smith">GS</abbr>, <abbr title="Daya Nadamuni">DN</abbr>, <abbr title="Sharad Malik">SM</abbr>, <abbr title="Rick Chapman">RC</abbr>, <abbr title="John Fogelin">JF</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Grant Martin">GM</abbr>, <abbr title="Brian Bailey">BB</abbr>), p. 479.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2002-AnisMEA.html">DAC-2002-AnisMEA</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique (<abbr title="Mohab Anis">MA</abbr>, <abbr title="Mohamed Mahmoud">MM</abbr>, <abbr title="Mohamed I. Elmasry">MIE</abbr>, <abbr title="Shawki Areibi">SA</abbr>), pp. 480–485.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-KarnikYTWBGDB.html">DAC-2002-KarnikYTWBGDB</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors (<abbr title="Tanay Karnik">TK</abbr>, <abbr title="Yibin Ye">YY</abbr>, <abbr title="James Tschanz">JT</abbr>, <abbr title="Liqiong Wei">LW</abbr>, <abbr title="Steven M. Burns">SMB</abbr>, <abbr title="Venkatesh Govindarajulu">VG</abbr>, <abbr title="Vivek De">VD</abbr>, <abbr title="Shekhar Borkar">SB</abbr>), pp. 486–491.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-KangSC.html">DAC-2002-KangSC</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An optimal voltage synthesis technique for a power-efficient satellite application (<abbr title="Dong-In Kang">DIK</abbr>, <abbr title="Jinwoo Suh">JS</abbr>, <abbr title="Stephen P. Crago">SPC</abbr>), pp. 492–497.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-Perrott.html">DAC-2002-Perrott</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits (<abbr title="Michael H. Perrott">MHP</abbr>), pp. 498–503.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-YangP.html">DAC-2002-YangP</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Time-domain steady-state simulation of frequency-dependent components using multi-interval Chebyshev method (<abbr title="Baolin Yang">BY</abbr>, <abbr title="Joel R. Phillips">JRP</abbr>), pp. 504–509.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-Roychowdhury.html">DAC-2002-Roychowdhury</a></dt><dd>A time-domain RF steady-state method for closely spaced tones (<abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 510–513.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-Casinovi.html">DAC-2002-Casinovi</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>An algorithm for frequency-domain noise analysis in nonlinear systems (<abbr title="Giorgio Casinovi">GC</abbr>), pp. 514–517.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-Ykman-CouvreurLVCNK.html">DAC-2002-Ykman-CouvreurLVCNK</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>System-level performance optimization of the data queueing memory management in high-speed network processors (<abbr title="Chantal Ykman-Couvreur">CYC</abbr>, <abbr title="J. Lambrecht">JL</abbr>, <abbr title="Diederik Verkest">DV</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Aristides Nikologiannis">AN</abbr>, <abbr title="George E. Konstantoulakis">GEK</abbr>), pp. 518–523.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-YeMB.html">DAC-2002-YeMB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Analysis of power consumption on switch fabrics in network routers (<abbr title="Terry Tao Ye">TTY</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 524–529.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-WhelihanS.html">DAC-2002-WhelihanS</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Memory optimization in single chip network switch fabrics (<abbr title="David Whelihan">DW</abbr>, <abbr title="Herman Schmit">HS</abbr>), pp. 530–535.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-VanasscheGS.html">DAC-2002-VanasscheGS</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Behavioral modeling of (coupled) harmonic oscillators (<abbr title="Piet Vanassche">PV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 536–541.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-HartongHB.html">DAC-2002-HartongHB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Model checking algorithms for analog verification (<abbr title="Walter Hartong">WH</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 542–547.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-MadesG.html">DAC-2002-MadesG</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Regularization of hierarchical VHDL-AMS models using bipartite graphs (<abbr title="Jochen Mades">JM</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 548–551.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-MassoudW.html">DAC-2002-MassoudW</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span></dt><dd>Improving the generality of the fictitious magnetic charge approach to computing inductances in the presence of permeable materials (<abbr title="Yehia Massoud">YM</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 552–555.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-OrshanskyK.html">DAC-2002-OrshanskyK</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>A general probabilistic framework for worst case timing analysis (<abbr title="Michael Orshansky">MO</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 556–561.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-ZengAA.html">DAC-2002-ZengAA</a> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>False timing path identification using ATPG techniques and delay-based information (<abbr title="Jing Zeng">JZ</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 562–565.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-LiouKWC.html">DAC-2002-LiouKWC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation (<abbr title="Jing-Jia Liou">JJL</abbr>, <abbr title="Angela Krstic">AK</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 566–569.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-CadambiMA.html">DAC-2002-CadambiMA</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A fast, inexpensive and scalable hardware acceleration technique for functional simulation (<abbr title="Srihari Cadambi">SC</abbr>, <abbr title="Chandra Mulpuri">CM</abbr>, <abbr title="Pranav Ashar">PA</abbr>), pp. 570–575.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-DillJRBFFRSW.html">DAC-2002-DillJRBFFRSW</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification methods: getting around the brick wall (<abbr title="David L. Dill">DLD</abbr>, <abbr title="Nate James">NJ</abbr>, <abbr title="Shishpal Rawat">SR</abbr>, <abbr title="Gérard Berry">GB</abbr>, <abbr title="Limor Fix">LF</abbr>, <abbr title="Harry Foster">HF</abbr>, <abbr title="Rajeev K. Ranjan">RKR</abbr>, <abbr title="Gunnar Stålmarck">GS</abbr>, <abbr title="Curt Widdoes">CW</abbr>), pp. 576–577.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2002-HrkicL.html">DAC-2002-HrkicL</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>S-Tree: a technique for buffered routing tree synthesis (<abbr title="Milos Hrkic">MH</abbr>, <abbr title="John Lillis">JL</abbr>), pp. 578–583.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-XiangWT.html">DAC-2002-XiangWT</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An algorithm for integrated pin assignment and buffer planning (<abbr title="Hua Xiang">HX</abbr>, <abbr title="D. F. Wong">DFW</abbr>, <abbr title="Xiaoping Tang">XT</abbr>), pp. 584–589.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-ShenoyN.html">DAC-2002-ShenoyN</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient routing database (<abbr title="Narendra V. Shenoy">NVS</abbr>, <abbr title="William Nicholls">WN</abbr>), pp. 590–595.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-GharsalliMRJ.html">DAC-2002-GharsalliMRJ</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Automatic generation of embedded memory wrapper for multiprocessor SoC (<abbr title="Ferid Gharsalli">FG</abbr>, <abbr title="Samy Meftali">SM</abbr>, <abbr title="Frédéric Rousseau">FR</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 596–601.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-SiegmundM.html">DAC-2002-SiegmundM</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/declarative.html" title="declarative">#declarative</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A novel synthesis technique for communication controller hardware from declarative data communication protocol specifications (<abbr title="Robert Siegmund">RS</abbr>, <abbr title="Dietmar Müller">DM</abbr>), pp. 602–607.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-SeoKP.html">DAC-2002-SeoKP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An integrated algorithm for memory allocation and assignment in high-level synthesis (<abbr title="Jaewon Seo">JS</abbr>, <abbr title="Taewhan Kim">TK</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>), pp. 608–611.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-MolinaMH.html">DAC-2002-MolinaMH</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-level synthesis of multiple-precision circuitsindependent of data-objects length (<abbr title="María C. Molina">MCM</abbr>, <abbr title="José M. Mendías">JMM</abbr>, <abbr title="Román Hermida">RH</abbr>), pp. 612–615.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-ChakrabortyEKT.html">DAC-2002-ChakrabortyEKT</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Schedulability of event-driven code blocks in real-time embedded systems (<abbr title="Samarjit Chakraborty">SC</abbr>, <abbr title="Thomas Erlebach">TE</abbr>, <abbr title="Simon Künzli">SK</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 616–621.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-WolfSE.html">DAC-2002-WolfSE</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>Associative caches in formal software timing analysis (<abbr title="Fabian Wolf">FW</abbr>, <abbr title="Jan Staschulat">JS</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 622–627.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-KandemirC.html">DAC-2002-KandemirC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Compiler-directed scratch pad memory hierarchy design and management (<abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>), pp. 628–633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-SchaumontKV.html">DAC-2002-SchaumontKV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Unlocking the design secrets of a 2.29 Gb/s Rijndael processor (<abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Henry Kuo">HK</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 634–639.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-RichardsonHHZSL.html">DAC-2002-RichardsonHHZSL</a> <span class="tag"><a href="tag/cpu.html" title="cpu">#cpu</a></span></dt><dd>The iCOREtm 520 MHz synthesizable CPU core (<abbr title="Nick Richardson">NR</abbr>, <abbr title="Lun Bin Huang">LBH</abbr>, <abbr title="Razak Hossain">RH</abbr>, <abbr title="Tommy Zounes">TZ</abbr>, <abbr title="Naresh Soni">NS</abbr>, <abbr title="Julian Lewis">JL</abbr>), pp. 640–645.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-MemikM.html">DAC-2002-MemikM</a> <span class="tag"><a href="tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>A flexible accelerator for layer 7 networking applications (<abbr title="Gokhan Memik">GM</abbr>, <abbr title="William H. Mangione-Smith">WHMS</abbr>), pp. 646–651.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-RabaeyKBCSLH.html">DAC-2002-RabaeyKBCSLH</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>What’s the next EDA driver? (<abbr title="Jan M. Rabaey">JMR</abbr>, <abbr title="Joachim Kunkel">JK</abbr>, <abbr title="Dennis Brophy">DB</abbr>, <abbr title="Raul Camposano">RC</abbr>, <abbr title="Davoud Samani">DS</abbr>, <abbr title="Larry Lerner">LL</abbr>, <abbr title="Rick Hetherington">RH</abbr>), p. 652.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2002-VrudhulaBS.html">DAC-2002-VrudhulaBS</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Estimation of the likelihood of capacitive coupling noise (<abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Supamas Sirichotiyakul">SS</abbr>), pp. 653–658.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-MortonD.html">DAC-2002-MortonD</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Crosstalk noise estimation for noise management (<abbr title="Paul B. Morton">PBM</abbr>, <abbr title="Wayne Wei-Ming Dai">WWMD</abbr>), pp. 659–664.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-KrauterW.html">DAC-2002-KrauterW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Variable frequency crosstalk noise analysis: : a methodology to guarantee functionality from dc to fmax (<abbr title="Byron Krauter">BK</abbr>, <abbr title="David Widiger">DW</abbr>), pp. 665–668.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-MaH.html">DAC-2002-MaH</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards global routing with RLC crosstalk constraints (<abbr title="James D. Z. Ma">JDZM</abbr>, <abbr title="Lei He">LH</abbr>), pp. 669–672.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-ChandraC.html">DAC-2002-ChandraC</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Reduction of SOC test data volume, scan power and testing time using alternating run-length codes (<abbr title="Anshuman Chandra">AC</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 673–678.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-KayCM.html">DAC-2002-KayCM</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Embedded test control schemes for compression in SOCs (<abbr title="Douglas Kay">DK</abbr>, <abbr title="Sung Chung">SC</abbr>, <abbr title="Samiha Mourad">SM</abbr>), pp. 679–684.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-IyengarCM.html">DAC-2002-IyengarCM</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Wrapper/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs (<abbr title="Vikram Iyengar">VI</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="Erik Jan Marinissen">EJM</abbr>), pp. 685–690.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-LahiriDR.html">DAC-2002-LahiriDR</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Communication architecture based power management for battery efficient system design (<abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 691–696.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-DelaluzSKVI.html">DAC-2002-DelaluzSKVI</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>Scheduler-based DRAM energy management (<abbr title="Victor Delaluz">VD</abbr>, <abbr title="Anand Sivasubramaniam">AS</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 697–702.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-KadayifKS.html">DAC-2002-KadayifKS</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span></dt><dd>An integer linear programming based approach for parallelizing applications in On-chip multiprocessors (<abbr title="Ismail Kadayif">IK</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ugur Sezer">US</abbr>), pp. 703–708.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-Zorian.html">DAC-2002-Zorian</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>Embedding infrastructure IP for SOC yield improvement (<abbr title="Yervant Zorian">YZ</abbr>), pp. 709–712.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-AbramoviciSE.html">DAC-2002-AbramoviciSE</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using embedded FPGAs for SoC yield improvement (<abbr title="Miron Abramovici">MA</abbr>, <abbr title="Charles E. Stroud">CES</abbr>, <abbr title="Marty Emmert">ME</abbr>), pp. 713–724.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="DAC-2002-AnderssonBCH.html">DAC-2002-AnderssonBCH</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/proving.html" title="proving">#proving</a></span></dt><dd>A proof engine approach to solving combinational design automation problems (<abbr title="Gunnar Andersson">GA</abbr>, <abbr title="Per Bjesse">PB</abbr>, <abbr title="Byron Cook">BC</abbr>, <abbr title="Ziyad Hanna">ZH</abbr>), pp. 725–730.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-AloulRMS.html">DAC-2002-AloulRMS</a> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Solving difficult SAT instances in the presence of symmetry (<abbr title="Fadi A. Aloul">FAA</abbr>, <abbr title="Arathi Ramani">AR</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 731–736.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-AloulSS.html">DAC-2002-AloulSS</a> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Satometer: how much have we searched? (<abbr title="Fadi A. Aloul">FAA</abbr>, <abbr title="Brian D. Sierawski">BDS</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 737–742.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-PilarskiH.html">DAC-2002-PilarskiH</a> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>SAT with partial clauses and back-leaps (<abbr title="Slawomir Pilarski">SP</abbr>, <abbr title="Gracia Hu">GH</abbr>), pp. 743–746.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-GanaiAGZM.html">DAC-2002-GanaiAGZM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Combining strengths of circuit-based and CNF-based algorithms for a high-performance SAT solver (<abbr title="Malay K. Ganai">MKG</abbr>, <abbr title="Pranav Ashar">PA</abbr>, <abbr title="Aarti Gupta">AG</abbr>, <abbr title="Lintao Zhang">LZ</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 747–750.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-MahawarSS.html">DAC-2002-MahawarSS</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A solenoidal basis method for efficient inductance extraction (<abbr title="Hemant Mahawar">HM</abbr>, <abbr title="Vivek Sarin">VS</abbr>, <abbr title="Weiping Shi">WS</abbr>), pp. 751–756.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-LinBP.html">DAC-2002-LinBP</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the efficacy of simplified 2D on-chip inductance models (<abbr title="Tao Lin">TL</abbr>, <abbr title="Michael W. Beattie">MWB</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 757–762.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-VenkatesanDM.html">DAC-2002-VenkatesanDM</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>A physical model for the transient response of capacitively loaded distributed rlc interconnects (<abbr title="Raguraman Venkatesan">RV</abbr>, <abbr title="Jeffrey A. Davis">JAD</abbr>, <abbr title="James D. Meindl">JDM</abbr>), pp. 763–766.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-KoukabDD.html">DAC-2002-KoukabDD</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>HSpeedEx: a high-speed extractor for substrate noise analysis in complex mixed signal SOC (<abbr title="Adil Koukab">AK</abbr>, <abbr title="Catherine Dehollain">CD</abbr>, <abbr title="Michel J. Declercq">MJD</abbr>), pp. 767–770.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-SchrikM.html">DAC-2002-SchrikM</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Combined BEM/FEM substrate resistance modeling (<abbr title="Eelco Schrik">ES</abbr>, <abbr title="N. P. van der Meijs">NPvdM</abbr>), pp. 771–776.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-RaviRPS.html">DAC-2002-RaviRPS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/security.html" title="security">#security</a></span></dt><dd>System design methodologies for a wireless security processing platform (<abbr title="Srivaths Ravi">SR</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Nachiketh R. Potlapally">NRP</abbr>, <abbr title="Murugan Sankaradass">MS</abbr>), pp. 777–782.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-PintoCS.html">DAC-2002-PintoCS</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Constraint-driven communication synthesis (<abbr title="Alessandro Pinto">AP</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 783–788.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-CesarioBGLNPYJD.html">DAC-2002-CesarioBGLNPYJD</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Component-based design approach for multicore SoCs (<abbr title="Wander O. Cesário">WOC</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Lovic Gauthier">LG</abbr>, <abbr title="Damien Lyonnard">DL</abbr>, <abbr title="Gabriela Nicolescu">GN</abbr>, <abbr title="Yanick Paviot">YP</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>, <abbr title="Mario Diaz-Nava">MDN</abbr>), pp. 789–794.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-VaratkarM.html">DAC-2002-VaratkarM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Traffic analysis for on-chip networks design of multimedia applications (<abbr title="Girish Varatkar">GV</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 795–800.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-ShimizuD.html">DAC-2002-ShimizuD</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Deriving a simulation input generator and a coverage metric from a formal specification (<abbr title="Kanna Shimizu">KS</abbr>, <abbr title="David L. Dill">DLD</abbr>), pp. 801–806.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-LachishMUZ.html">DAC-2002-LachishMUZ</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span></dt><dd>Hole analysis for functional coverage data (<abbr title="Oded Lachish">OL</abbr>, <abbr title="Eitan Marcus">EM</abbr>, <abbr title="Shmuel Ur">SU</abbr>, <abbr title="Avi Ziv">AZ</abbr>), pp. 807–812.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-ShengTH.html">DAC-2002-ShengTH</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/safety.html" title="safety">#safety</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Effective safety property checking using simulation-based sequential ATPG (<abbr title="Shuo Sheng">SS</abbr>, <abbr title="Koichiro Takayama">KT</abbr>, <abbr title="Michael S. Hsiao">MSH</abbr>), pp. 813–818.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-BartleyGB.html">DAC-2002-BartleyGB</a> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="tag/random%20testing.html" title="random testing">#random testing</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A comparison of three verification techniques: directed testing, pseudo-random testing and property checking (<abbr title="Mike Bartley">MB</abbr>, <abbr title="Darren Galpin">DG</abbr>, <abbr title="Tim Blackmore">TB</abbr>), pp. 819–823.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2002-ChiasseriniNS.html">DAC-2002-ChiasseriniNS</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Energy-efficient communication protocols (<abbr title="Carla-Fabiana Chiasserini">CFC</abbr>, <abbr title="Pavan Nuggehalli">PN</abbr>, <abbr title="Vikram Srinivasan">VS</abbr>), pp. 824–829.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-Shanbhag.html">DAC-2002-Shanbhag</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Reliable and energy-efficient digital signal processing (<abbr title="Naresh R. Shanbhag">NRS</abbr>), pp. 830–835.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-SteyaertV.html">DAC-2002-SteyaertV</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>CMOS: a paradigm for low power wireless? (<abbr title="Michiel Steyaert">MS</abbr>, <abbr title="Peter J. Vancorenland">PJV</abbr>), pp. 836–841.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-LinC.html">DAC-2002-LinC</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/orthogonal.html" title="orthogonal">#orthogonal</a></span></dt><dd>TCG-S: orthogonal coupling of P*-admissible representations for general floorplans (<abbr title="Jai-Ming Lin">JML</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 842–847.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-TangW.html">DAC-2002-TangW</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Floorplanning with alignment and performance constraints (<abbr title="Xiaoping Tang">XT</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 848–853.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-ZhongD.html">DAC-2002-ZhongD</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Algorithms for simultaneous satisfaction of multiple constraints and objective optimization in a placement flow with application to congestion control (<abbr title="Ke Zhong">KZ</abbr>, <abbr title="Shantanu Dutt">SD</abbr>), pp. 854–859.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-ChenMB02a.html">DAC-2002-ChenMB02a</a></dt><dd>Coping with buffer delay change due to power and ground noise (<abbr title="Lauren Hui Chen">LHC</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>, <abbr title="Forrest Brewer">FB</abbr>), pp. 860–865.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-Sheehan.html">DAC-2002-Sheehan</a> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Osculating Thevenin model for predicting delay and slew of capacitively characterized cells (<abbr title="Bernard N. Sheehan">BNS</abbr>), pp. 866–869.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-ChoiRD.html">DAC-2002-ChoiRD</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Timed pattern generation for noise-on-delay calculation (<abbr title="Seung Hoon Choi">SHC</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Florentin Dartu">FD</abbr>), pp. 870–873.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2002-LeeKK.html">DAC-2002-LeeKK</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>VeriCDF: a new verification methodology for charged device failures (<abbr title="Jaesik Lee">JL</abbr>, <abbr title="Ki-Wook Kim">KWK</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 874–879.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-ThieleCGK.html">DAC-2002-ThieleCGK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>A framework for evaluating design tradeoffs in packet processing architectures (<abbr title="Lothar Thiele">LT</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>, <abbr title="Matthias Gries">MG</abbr>, <abbr title="Simon Künzli">SK</abbr>), pp. 880–885.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-BonaSSZSZ.html">DAC-2002-BonaSSZSZ</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Energy estimation and optimization of embedded VLIW processors based on instruction clustering (<abbr title="Andrea Bona">AB</abbr>, <abbr title="Mariagiovanna Sami">MS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), pp. 886–891.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-JooCSLKC.html">DAC-2002-JooCSLKC</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Energy exploration and reduction of SDRAM memory systems (<abbr title="Yongsoo Joo">YJ</abbr>, <abbr title="Yongseok Choi">YC</abbr>, <abbr title="Hojun Shim">HS</abbr>, <abbr title="Hyung Gyu Lee">HGL</abbr>, <abbr title="Kwanho Kim">KK</abbr>, <abbr title="Naehyuck Chang">NC</abbr>), pp. 892–897.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-GuptaSDGNKKR.html">DAC-2002-GuptaSDGNKKR</a> <span class="tag"><a href="tag/coordination.html" title="coordination">#coordination</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Coordinated transformations for high-level synthesis of high performance microprocessor blocks (<abbr title="Sumit Gupta">SG</abbr>, <abbr title="Nick Savoiu">NS</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Timothy Kam">TK</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Shai Rotem">SR</abbr>), pp. 898–903.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-WongMP.html">DAC-2002-WongMP</a> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Forward-looking objective functions: concept &amp; applications in high level synthesis (<abbr title="Jennifer L. Wong">JLW</abbr>, <abbr title="Seapahn Megerian">SM</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 904–909.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2002-KoushanfarWFP.html">DAC-2002-KoushanfarWFP</a></dt><dd>ILP-based engineering change (<abbr title="Farinaz Koushanfar">FK</abbr>, <abbr title="Jennifer L. Wong">JLW</abbr>, <abbr title="Jessica Feng">JF</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 910–915.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>