<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2750pt" height="684pt"
 viewBox="0.00 0.00 2750.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 2746,-680 2746,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2722,-8 2722,-8 2728,-8 2734,-14 2734,-20 2734,-20 2734,-656 2734,-656 2734,-662 2728,-668 2722,-668 2722,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1371" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1371" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2714,-16 2714,-16 2720,-16 2726,-22 2726,-28 2726,-28 2726,-610 2726,-610 2726,-616 2720,-622 2714,-622 2714,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1371" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1371" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1481,-24C1481,-24 2614,-24 2614,-24 2620,-24 2626,-30 2626,-36 2626,-36 2626,-380 2626,-380 2626,-386 2620,-392 2614,-392 2614,-392 1481,-392 1481,-392 1475,-392 1469,-386 1469,-380 1469,-380 1469,-36 1469,-36 1469,-30 1475,-24 1481,-24"/>
<text text-anchor="middle" x="2047.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="2047.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2272,-147C2272,-147 2606,-147 2606,-147 2612,-147 2618,-153 2618,-159 2618,-159 2618,-334 2618,-334 2618,-340 2612,-346 2606,-346 2606,-346 2272,-346 2272,-346 2266,-346 2260,-340 2260,-334 2260,-334 2260,-159 2260,-159 2260,-153 2266,-147 2272,-147"/>
<text text-anchor="middle" x="2439" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2439" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2455,-155C2455,-155 2598,-155 2598,-155 2604,-155 2610,-161 2610,-167 2610,-167 2610,-288 2610,-288 2610,-294 2604,-300 2598,-300 2598,-300 2455,-300 2455,-300 2449,-300 2443,-294 2443,-288 2443,-288 2443,-167 2443,-167 2443,-161 2449,-155 2455,-155"/>
<text text-anchor="middle" x="2526.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2526.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2463,-163C2463,-163 2590,-163 2590,-163 2596,-163 2602,-169 2602,-175 2602,-175 2602,-242 2602,-242 2602,-248 2596,-254 2590,-254 2590,-254 2463,-254 2463,-254 2457,-254 2451,-248 2451,-242 2451,-242 2451,-175 2451,-175 2451,-169 2457,-163 2463,-163"/>
<text text-anchor="middle" x="2526.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2526.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2280,-155C2280,-155 2423,-155 2423,-155 2429,-155 2435,-161 2435,-167 2435,-167 2435,-288 2435,-288 2435,-294 2429,-300 2423,-300 2423,-300 2280,-300 2280,-300 2274,-300 2268,-294 2268,-288 2268,-288 2268,-167 2268,-167 2268,-161 2274,-155 2280,-155"/>
<text text-anchor="middle" x="2351.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2351.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2288,-163C2288,-163 2415,-163 2415,-163 2421,-163 2427,-169 2427,-175 2427,-175 2427,-242 2427,-242 2427,-248 2421,-254 2415,-254 2415,-254 2288,-254 2288,-254 2282,-254 2276,-248 2276,-242 2276,-242 2276,-175 2276,-175 2276,-169 2282,-163 2288,-163"/>
<text text-anchor="middle" x="2351.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2351.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1952,-32C1952,-32 2114,-32 2114,-32 2120,-32 2126,-38 2126,-44 2126,-44 2126,-111 2126,-111 2126,-117 2120,-123 2114,-123 2114,-123 1952,-123 1952,-123 1946,-123 1940,-117 1940,-111 1940,-111 1940,-44 1940,-44 1940,-38 1946,-32 1952,-32"/>
<text text-anchor="middle" x="2033" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2033" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1737,-32C1737,-32 1899,-32 1899,-32 1905,-32 1911,-38 1911,-44 1911,-44 1911,-111 1911,-111 1911,-117 1905,-123 1899,-123 1899,-123 1737,-123 1737,-123 1731,-123 1725,-117 1725,-111 1725,-111 1725,-44 1725,-44 1725,-38 1731,-32 1737,-32"/>
<text text-anchor="middle" x="1818" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1818" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2354,-32C2354,-32 2516,-32 2516,-32 2522,-32 2528,-38 2528,-44 2528,-44 2528,-111 2528,-111 2528,-117 2522,-123 2516,-123 2516,-123 2354,-123 2354,-123 2348,-123 2342,-117 2342,-111 2342,-111 2342,-44 2342,-44 2342,-38 2348,-32 2354,-32"/>
<text text-anchor="middle" x="2435" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2435" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2156,-32C2156,-32 2318,-32 2318,-32 2324,-32 2330,-38 2330,-44 2330,-44 2330,-111 2330,-111 2330,-117 2324,-123 2318,-123 2318,-123 2156,-123 2156,-123 2150,-123 2144,-117 2144,-111 2144,-111 2144,-44 2144,-44 2144,-38 2150,-32 2156,-32"/>
<text text-anchor="middle" x="2237" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2237" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_l2</title>
<g id="a_clust101"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu0.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu0.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1502,-32C1502,-32 1664,-32 1664,-32 1670,-32 1676,-38 1676,-44 1676,-44 1676,-111 1676,-111 1676,-117 1670,-123 1664,-123 1664,-123 1502,-123 1502,-123 1496,-123 1490,-117 1490,-111 1490,-111 1490,-44 1490,-44 1490,-38 1496,-32 1502,-32"/>
<text text-anchor="middle" x="1583" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="1583" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust107" class="cluster">
<title>cluster_system_cpu0_tol2bus</title>
<g id="a_clust107"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu0.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu0.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M2004,-163C2004,-163 2240,-163 2240,-163 2246,-163 2252,-169 2252,-175 2252,-175 2252,-242 2252,-242 2252,-248 2246,-254 2240,-254 2240,-254 2004,-254 2004,-254 1998,-254 1992,-248 1992,-242 1992,-242 1992,-175 1992,-175 1992,-169 1998,-163 2004,-163"/>
<text text-anchor="middle" x="2122" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="2122" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust110" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust110"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1695,-163C1695,-163 1972,-163 1972,-163 1978,-163 1984,-169 1984,-175 1984,-175 1984,-242 1984,-242 1984,-248 1978,-254 1972,-254 1972,-254 1695,-254 1695,-254 1689,-254 1683,-248 1683,-242 1683,-242 1683,-175 1683,-175 1683,-169 1689,-163 1695,-163"/>
<text text-anchor="middle" x="1833.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1833.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust112" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust112"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 1169,-24 1169,-24 1175,-24 1181,-30 1181,-36 1181,-36 1181,-380 1181,-380 1181,-386 1175,-392 1169,-392 1169,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="602.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="602.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust113" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust113"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M827,-147C827,-147 1161,-147 1161,-147 1167,-147 1173,-153 1173,-159 1173,-159 1173,-334 1173,-334 1173,-340 1167,-346 1161,-346 1161,-346 827,-346 827,-346 821,-346 815,-340 815,-334 815,-334 815,-159 815,-159 815,-153 821,-147 827,-147"/>
<text text-anchor="middle" x="994" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="994" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust114" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust114"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M835,-155C835,-155 978,-155 978,-155 984,-155 990,-161 990,-167 990,-167 990,-288 990,-288 990,-294 984,-300 978,-300 978,-300 835,-300 835,-300 829,-300 823,-294 823,-288 823,-288 823,-167 823,-167 823,-161 829,-155 835,-155"/>
<text text-anchor="middle" x="906.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="906.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust115" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust115"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M843,-163C843,-163 970,-163 970,-163 976,-163 982,-169 982,-175 982,-175 982,-242 982,-242 982,-248 976,-254 970,-254 970,-254 843,-254 843,-254 837,-254 831,-248 831,-242 831,-242 831,-175 831,-175 831,-169 837,-163 843,-163"/>
<text text-anchor="middle" x="906.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="906.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust117" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust117"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1010,-155C1010,-155 1153,-155 1153,-155 1159,-155 1165,-161 1165,-167 1165,-167 1165,-288 1165,-288 1165,-294 1159,-300 1153,-300 1153,-300 1010,-300 1010,-300 1004,-300 998,-294 998,-288 998,-288 998,-167 998,-167 998,-161 1004,-155 1010,-155"/>
<text text-anchor="middle" x="1081.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1081.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust118" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust118"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1018,-163C1018,-163 1145,-163 1145,-163 1151,-163 1157,-169 1157,-175 1157,-175 1157,-242 1157,-242 1157,-248 1151,-254 1145,-254 1145,-254 1018,-254 1018,-254 1012,-254 1006,-248 1006,-242 1006,-242 1006,-175 1006,-175 1006,-169 1012,-163 1018,-163"/>
<text text-anchor="middle" x="1081.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1081.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust184" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust184"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M315,-32C315,-32 477,-32 477,-32 483,-32 489,-38 489,-44 489,-44 489,-111 489,-111 489,-117 483,-123 477,-123 477,-123 315,-123 315,-123 309,-123 303,-117 303,-111 303,-111 303,-44 303,-44 303,-38 309,-32 315,-32"/>
<text text-anchor="middle" x="396" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="396" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust190" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust190"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M83,-32C83,-32 245,-32 245,-32 251,-32 257,-38 257,-44 257,-44 257,-111 257,-111 257,-117 251,-123 245,-123 245,-123 83,-123 83,-123 77,-123 71,-117 71,-111 71,-111 71,-44 71,-44 71,-38 77,-32 83,-32"/>
<text text-anchor="middle" x="164" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="164" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust196" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust196"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M578,-32C578,-32 740,-32 740,-32 746,-32 752,-38 752,-44 752,-44 752,-111 752,-111 752,-117 746,-123 740,-123 740,-123 578,-123 578,-123 572,-123 566,-117 566,-111 566,-111 566,-44 566,-44 566,-38 572,-32 578,-32"/>
<text text-anchor="middle" x="659" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="659" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust202"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M791,-32C791,-32 953,-32 953,-32 959,-32 965,-38 965,-44 965,-44 965,-111 965,-111 965,-117 959,-123 953,-123 953,-123 791,-123 791,-123 785,-123 779,-117 779,-111 779,-111 779,-44 779,-44 779,-38 785,-32 791,-32"/>
<text text-anchor="middle" x="872" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="872" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust208" class="cluster">
<title>cluster_system_cpu1_l2</title>
<g id="a_clust208"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu1.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu1.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M994,-32C994,-32 1156,-32 1156,-32 1162,-32 1168,-38 1168,-44 1168,-44 1168,-111 1168,-111 1168,-117 1162,-123 1156,-123 1156,-123 994,-123 994,-123 988,-123 982,-117 982,-111 982,-111 982,-44 982,-44 982,-38 988,-32 994,-32"/>
<text text-anchor="middle" x="1075" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="1075" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust214" class="cluster">
<title>cluster_system_cpu1_tol2bus</title>
<g id="a_clust214"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu1.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu1.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M559,-163C559,-163 795,-163 795,-163 801,-163 807,-169 807,-175 807,-175 807,-242 807,-242 807,-248 801,-254 795,-254 795,-254 559,-254 559,-254 553,-254 547,-248 547,-242 547,-242 547,-175 547,-175 547,-169 553,-163 559,-163"/>
<text text-anchor="middle" x="677" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="677" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust217" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust217"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M250,-163C250,-163 527,-163 527,-163 533,-163 539,-169 539,-175 539,-175 539,-242 539,-242 539,-248 533,-254 527,-254 527,-254 250,-254 250,-254 244,-254 238,-248 238,-242 238,-242 238,-175 238,-175 238,-169 244,-163 250,-163"/>
<text text-anchor="middle" x="388.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="388.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust223" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust223"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M1333,-400C1333,-400 1569,-400 1569,-400 1575,-400 1581,-406 1581,-412 1581,-412 1581,-479 1581,-479 1581,-485 1575,-491 1569,-491 1569,-491 1333,-491 1333,-491 1327,-491 1321,-485 1321,-479 1321,-479 1321,-412 1321,-412 1321,-406 1327,-400 1333,-400"/>
<text text-anchor="middle" x="1451" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="1451" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust226" class="cluster">
<title>cluster_system_l3</title>
<g id="a_clust226"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=24&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=512&#10;power_model=&#10;power_state=system.l3.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=6291456&#10;system=system&#10;tag_latency=20&#10;tags=system.l3.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=256&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1232,-32C1232,-32 1394,-32 1394,-32 1400,-32 1406,-38 1406,-44 1406,-44 1406,-111 1406,-111 1406,-117 1400,-123 1394,-123 1394,-123 1232,-123 1232,-123 1226,-123 1220,-117 1220,-111 1220,-111 1220,-44 1220,-44 1220,-38 1226,-32 1232,-32"/>
<text text-anchor="middle" x="1313" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="1313" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust232" class="cluster">
<title>cluster_system_tollcbus</title>
<g id="a_clust232"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tollcbus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tollcbus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1213,-163C1213,-163 1449,-163 1449,-163 1455,-163 1461,-169 1461,-175 1461,-175 1461,-242 1461,-242 1461,-248 1455,-254 1449,-254 1449,-254 1213,-254 1213,-254 1207,-254 1201,-248 1201,-242 1201,-242 1201,-175 1201,-175 1201,-169 1207,-163 1213,-163"/>
<text text-anchor="middle" x="1331" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tollcbus </text>
<text text-anchor="middle" x="1331" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust235" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust235"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M2646,-163C2646,-163 2706,-163 2706,-163 2712,-163 2718,-169 2718,-175 2718,-175 2718,-242 2718,-242 2718,-248 2712,-254 2706,-254 2706,-254 2646,-254 2646,-254 2640,-254 2634,-248 2634,-242 2634,-242 2634,-175 2634,-175 2634,-169 2640,-163 2646,-163"/>
<text text-anchor="middle" x="2676" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="2676" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M1485.5,-539.5C1485.5,-539.5 1552.5,-539.5 1552.5,-539.5 1558.5,-539.5 1564.5,-545.5 1564.5,-551.5 1564.5,-551.5 1564.5,-563.5 1564.5,-563.5 1564.5,-569.5 1558.5,-575.5 1552.5,-575.5 1552.5,-575.5 1485.5,-575.5 1485.5,-575.5 1479.5,-575.5 1473.5,-569.5 1473.5,-563.5 1473.5,-563.5 1473.5,-551.5 1473.5,-551.5 1473.5,-545.5 1479.5,-539.5 1485.5,-539.5"/>
<text text-anchor="middle" x="1519" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node40" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1477,-408.5C1477,-408.5 1561,-408.5 1561,-408.5 1567,-408.5 1573,-414.5 1573,-420.5 1573,-420.5 1573,-432.5 1573,-432.5 1573,-438.5 1567,-444.5 1561,-444.5 1561,-444.5 1477,-444.5 1477,-444.5 1471,-444.5 1465,-438.5 1465,-432.5 1465,-432.5 1465,-420.5 1465,-420.5 1465,-414.5 1471,-408.5 1477,-408.5"/>
<text text-anchor="middle" x="1519" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M1519,-539.37C1519,-517.78 1519,-480.41 1519,-454.85"/>
<polygon fill="black" stroke="black" points="1522.5,-454.7 1519,-444.7 1515.5,-454.7 1522.5,-454.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1599,-171.5C1599,-171.5 1661,-171.5 1661,-171.5 1667,-171.5 1673,-177.5 1673,-183.5 1673,-183.5 1673,-195.5 1673,-195.5 1673,-201.5 1667,-207.5 1661,-207.5 1661,-207.5 1599,-207.5 1599,-207.5 1593,-207.5 1587,-201.5 1587,-195.5 1587,-195.5 1587,-183.5 1587,-183.5 1587,-177.5 1593,-171.5 1599,-171.5"/>
<text text-anchor="middle" x="1630" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1960.5,-40.5C1960.5,-40.5 2007.5,-40.5 2007.5,-40.5 2013.5,-40.5 2019.5,-46.5 2019.5,-52.5 2019.5,-52.5 2019.5,-64.5 2019.5,-64.5 2019.5,-70.5 2013.5,-76.5 2007.5,-76.5 2007.5,-76.5 1960.5,-76.5 1960.5,-76.5 1954.5,-76.5 1948.5,-70.5 1948.5,-64.5 1948.5,-64.5 1948.5,-52.5 1948.5,-52.5 1948.5,-46.5 1954.5,-40.5 1960.5,-40.5"/>
<text text-anchor="middle" x="1984" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1645.5,-171.09C1654.38,-162.31 1666.28,-152.41 1679,-147 1776.02,-105.75 1818.85,-166.24 1915,-123 1934.24,-114.35 1951.68,-98.19 1964.21,-84.34"/>
<polygon fill="black" stroke="black" points="1967.08,-86.36 1971,-76.52 1961.8,-81.77 1967.08,-86.36"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1489.5,-171.5C1489.5,-171.5 1556.5,-171.5 1556.5,-171.5 1562.5,-171.5 1568.5,-177.5 1568.5,-183.5 1568.5,-183.5 1568.5,-195.5 1568.5,-195.5 1568.5,-201.5 1562.5,-207.5 1556.5,-207.5 1556.5,-207.5 1489.5,-207.5 1489.5,-207.5 1483.5,-207.5 1477.5,-201.5 1477.5,-195.5 1477.5,-195.5 1477.5,-183.5 1477.5,-183.5 1477.5,-177.5 1483.5,-171.5 1489.5,-171.5"/>
<text text-anchor="middle" x="1523" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1745.5,-40.5C1745.5,-40.5 1792.5,-40.5 1792.5,-40.5 1798.5,-40.5 1804.5,-46.5 1804.5,-52.5 1804.5,-52.5 1804.5,-64.5 1804.5,-64.5 1804.5,-70.5 1798.5,-76.5 1792.5,-76.5 1792.5,-76.5 1745.5,-76.5 1745.5,-76.5 1739.5,-76.5 1733.5,-70.5 1733.5,-64.5 1733.5,-64.5 1733.5,-52.5 1733.5,-52.5 1733.5,-46.5 1739.5,-40.5 1745.5,-40.5"/>
<text text-anchor="middle" x="1769" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1541.57,-171.39C1551.68,-162.92 1564.79,-153.2 1578,-147 1620.16,-127.22 1637.58,-142.22 1680,-123 1702.58,-112.77 1725.29,-96.44 1742.12,-82.91"/>
<polygon fill="black" stroke="black" points="1744.38,-85.58 1749.88,-76.53 1739.93,-80.18 1744.38,-85.58"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2471,-171.5C2471,-171.5 2501,-171.5 2501,-171.5 2507,-171.5 2513,-177.5 2513,-183.5 2513,-183.5 2513,-195.5 2513,-195.5 2513,-201.5 2507,-207.5 2501,-207.5 2501,-207.5 2471,-207.5 2471,-207.5 2465,-207.5 2459,-201.5 2459,-195.5 2459,-195.5 2459,-183.5 2459,-183.5 2459,-177.5 2465,-171.5 2471,-171.5"/>
<text text-anchor="middle" x="2486" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2460.5,-40.5C2460.5,-40.5 2507.5,-40.5 2507.5,-40.5 2513.5,-40.5 2519.5,-46.5 2519.5,-52.5 2519.5,-52.5 2519.5,-64.5 2519.5,-64.5 2519.5,-70.5 2513.5,-76.5 2507.5,-76.5 2507.5,-76.5 2460.5,-76.5 2460.5,-76.5 2454.5,-76.5 2448.5,-70.5 2448.5,-64.5 2448.5,-64.5 2448.5,-52.5 2448.5,-52.5 2448.5,-46.5 2454.5,-40.5 2460.5,-40.5"/>
<text text-anchor="middle" x="2484" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2485.73,-171.37C2485.4,-149.78 2484.82,-112.41 2484.42,-86.85"/>
<polygon fill="black" stroke="black" points="2487.92,-86.65 2484.27,-76.7 2480.92,-86.75 2487.92,-86.65"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2296,-171.5C2296,-171.5 2326,-171.5 2326,-171.5 2332,-171.5 2338,-177.5 2338,-183.5 2338,-183.5 2338,-195.5 2338,-195.5 2338,-201.5 2332,-207.5 2326,-207.5 2326,-207.5 2296,-207.5 2296,-207.5 2290,-207.5 2284,-201.5 2284,-195.5 2284,-195.5 2284,-183.5 2284,-183.5 2284,-177.5 2290,-171.5 2296,-171.5"/>
<text text-anchor="middle" x="2311" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2262.5,-40.5C2262.5,-40.5 2309.5,-40.5 2309.5,-40.5 2315.5,-40.5 2321.5,-46.5 2321.5,-52.5 2321.5,-52.5 2321.5,-64.5 2321.5,-64.5 2321.5,-70.5 2315.5,-76.5 2309.5,-76.5 2309.5,-76.5 2262.5,-76.5 2262.5,-76.5 2256.5,-76.5 2250.5,-70.5 2250.5,-64.5 2250.5,-64.5 2250.5,-52.5 2250.5,-52.5 2250.5,-46.5 2256.5,-40.5 2262.5,-40.5"/>
<text text-anchor="middle" x="2286" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2307.68,-171.37C2303.5,-149.78 2296.25,-112.41 2291.3,-86.85"/>
<polygon fill="black" stroke="black" points="2294.67,-85.85 2289.33,-76.7 2287.8,-87.18 2294.67,-85.85"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2050,-40.5C2050,-40.5 2106,-40.5 2106,-40.5 2112,-40.5 2118,-46.5 2118,-52.5 2118,-52.5 2118,-64.5 2118,-64.5 2118,-70.5 2112,-76.5 2106,-76.5 2106,-76.5 2050,-76.5 2050,-76.5 2044,-76.5 2038,-70.5 2038,-64.5 2038,-64.5 2038,-52.5 2038,-52.5 2038,-46.5 2044,-40.5 2050,-40.5"/>
<text text-anchor="middle" x="2078" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1835,-40.5C1835,-40.5 1891,-40.5 1891,-40.5 1897,-40.5 1903,-46.5 1903,-52.5 1903,-52.5 1903,-64.5 1903,-64.5 1903,-70.5 1897,-76.5 1891,-76.5 1891,-76.5 1835,-76.5 1835,-76.5 1829,-76.5 1823,-70.5 1823,-64.5 1823,-64.5 1823,-52.5 1823,-52.5 1823,-46.5 1829,-40.5 1835,-40.5"/>
<text text-anchor="middle" x="1863" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2362,-40.5C2362,-40.5 2418,-40.5 2418,-40.5 2424,-40.5 2430,-46.5 2430,-52.5 2430,-52.5 2430,-64.5 2430,-64.5 2430,-70.5 2424,-76.5 2418,-76.5 2418,-76.5 2362,-76.5 2362,-76.5 2356,-76.5 2350,-70.5 2350,-64.5 2350,-64.5 2350,-52.5 2350,-52.5 2350,-46.5 2356,-40.5 2362,-40.5"/>
<text text-anchor="middle" x="2390" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2164,-40.5C2164,-40.5 2220,-40.5 2220,-40.5 2226,-40.5 2232,-46.5 2232,-52.5 2232,-52.5 2232,-64.5 2232,-64.5 2232,-70.5 2226,-76.5 2220,-76.5 2220,-76.5 2164,-76.5 2164,-76.5 2158,-76.5 2152,-70.5 2152,-64.5 2152,-64.5 2152,-52.5 2152,-52.5 2152,-46.5 2158,-40.5 2164,-40.5"/>
<text text-anchor="middle" x="2192" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_l2_cpu_side -->
<g id="node14" class="node">
<title>system_cpu0_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1608.5,-40.5C1608.5,-40.5 1655.5,-40.5 1655.5,-40.5 1661.5,-40.5 1667.5,-46.5 1667.5,-52.5 1667.5,-52.5 1667.5,-64.5 1667.5,-64.5 1667.5,-70.5 1661.5,-76.5 1655.5,-76.5 1655.5,-76.5 1608.5,-76.5 1608.5,-76.5 1602.5,-76.5 1596.5,-70.5 1596.5,-64.5 1596.5,-64.5 1596.5,-52.5 1596.5,-52.5 1596.5,-46.5 1602.5,-40.5 1608.5,-40.5"/>
<text text-anchor="middle" x="1632" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_l2_mem_side -->
<g id="node15" class="node">
<title>system_cpu0_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1510,-40.5C1510,-40.5 1566,-40.5 1566,-40.5 1572,-40.5 1578,-46.5 1578,-52.5 1578,-52.5 1578,-64.5 1578,-64.5 1578,-70.5 1572,-76.5 1566,-76.5 1566,-76.5 1510,-76.5 1510,-76.5 1504,-76.5 1498,-70.5 1498,-64.5 1498,-64.5 1498,-52.5 1498,-52.5 1498,-46.5 1504,-40.5 1510,-40.5"/>
<text text-anchor="middle" x="1538" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_tol2bus_cpu_side_ports -->
<g id="node16" class="node">
<title>system_cpu0_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2148,-171.5C2148,-171.5 2232,-171.5 2232,-171.5 2238,-171.5 2244,-177.5 2244,-183.5 2244,-183.5 2244,-195.5 2244,-195.5 2244,-201.5 2238,-207.5 2232,-207.5 2232,-207.5 2148,-207.5 2148,-207.5 2142,-207.5 2136,-201.5 2136,-195.5 2136,-195.5 2136,-183.5 2136,-183.5 2136,-177.5 2142,-171.5 2148,-171.5"/>
<text text-anchor="middle" x="2190" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M2168.37,-163.59C2146.2,-138.05 2112.29,-99 2092.93,-76.7"/>
<polygon fill="black" stroke="black" points="2165.93,-166.11 2175.13,-171.37 2171.21,-161.52 2165.93,-166.11"/>
</g>
<!-- system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2161.28,-165.6C2151.01,-158.52 2139,-151.43 2127,-147 2046.74,-117.36 2014.1,-157.92 1936,-123 1912.38,-112.44 1890.76,-91.61 1877.28,-76.68"/>
<polygon fill="black" stroke="black" points="2159.3,-168.48 2169.46,-171.48 2163.38,-162.8 2159.3,-168.48"/>
</g>
<!-- system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge8" class="edge">
<title>system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2231.1,-166.69C2244.06,-160.09 2258.51,-153.01 2272,-147 2298.99,-134.98 2309.76,-139.9 2334,-123 2352.09,-110.39 2368.21,-90.76 2378.45,-76.66"/>
<polygon fill="black" stroke="black" points="2229.26,-163.71 2221.97,-171.39 2232.46,-169.93 2229.26,-163.71"/>
</g>
<!-- system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge9" class="edge">
<title>system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2190.42,-161.23C2190.82,-135.7 2191.4,-98.32 2191.73,-76.7"/>
<polygon fill="black" stroke="black" points="2186.92,-161.32 2190.27,-171.37 2193.92,-161.43 2186.92,-161.32"/>
</g>
<!-- system_cpu0_tol2bus_mem_side_ports -->
<g id="node17" class="node">
<title>system_cpu0_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2012,-171.5C2012,-171.5 2106,-171.5 2106,-171.5 2112,-171.5 2118,-177.5 2118,-183.5 2118,-183.5 2118,-195.5 2118,-195.5 2118,-201.5 2112,-207.5 2106,-207.5 2106,-207.5 2012,-207.5 2012,-207.5 2006,-207.5 2000,-201.5 2000,-195.5 2000,-195.5 2000,-183.5 2000,-183.5 2000,-177.5 2006,-171.5 2012,-171.5"/>
<text text-anchor="middle" x="2059" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu0_tol2bus_mem_side_ports&#45;&gt;system_cpu0_l2_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu0_tol2bus_mem_side_ports&#45;&gt;system_cpu0_l2_cpu_side</title>
<path fill="none" stroke="black" d="M2035.92,-171.5C2022.6,-162.61 2005.14,-152.48 1988,-147 1874.51,-110.73 1832.73,-164.38 1721,-123 1697.29,-114.22 1674.16,-97.38 1657.42,-83.25"/>
<polygon fill="black" stroke="black" points="1659.59,-80.5 1649.75,-76.58 1655,-85.78 1659.59,-80.5"/>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node18" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1892.5,-171.5C1892.5,-171.5 1963.5,-171.5 1963.5,-171.5 1969.5,-171.5 1975.5,-177.5 1975.5,-183.5 1975.5,-183.5 1975.5,-195.5 1975.5,-195.5 1975.5,-201.5 1969.5,-207.5 1963.5,-207.5 1963.5,-207.5 1892.5,-207.5 1892.5,-207.5 1886.5,-207.5 1880.5,-201.5 1880.5,-195.5 1880.5,-195.5 1880.5,-183.5 1880.5,-183.5 1880.5,-177.5 1886.5,-171.5 1892.5,-171.5"/>
<text text-anchor="middle" x="1928" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node19" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1775.5,-171.5C1775.5,-171.5 1850.5,-171.5 1850.5,-171.5 1856.5,-171.5 1862.5,-177.5 1862.5,-183.5 1862.5,-183.5 1862.5,-195.5 1862.5,-195.5 1862.5,-201.5 1856.5,-207.5 1850.5,-207.5 1850.5,-207.5 1775.5,-207.5 1775.5,-207.5 1769.5,-207.5 1763.5,-201.5 1763.5,-195.5 1763.5,-195.5 1763.5,-183.5 1763.5,-183.5 1763.5,-177.5 1769.5,-171.5 1775.5,-171.5"/>
<text text-anchor="middle" x="1813" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node20" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1703,-171.5C1703,-171.5 1733,-171.5 1733,-171.5 1739,-171.5 1745,-177.5 1745,-183.5 1745,-183.5 1745,-195.5 1745,-195.5 1745,-201.5 1739,-207.5 1733,-207.5 1733,-207.5 1703,-207.5 1703,-207.5 1697,-207.5 1691,-201.5 1691,-195.5 1691,-195.5 1691,-183.5 1691,-183.5 1691,-177.5 1697,-171.5 1703,-171.5"/>
<text text-anchor="middle" x="1718" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node21" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M154,-171.5C154,-171.5 216,-171.5 216,-171.5 222,-171.5 228,-177.5 228,-183.5 228,-183.5 228,-195.5 228,-195.5 228,-201.5 222,-207.5 216,-207.5 216,-207.5 154,-207.5 154,-207.5 148,-207.5 142,-201.5 142,-195.5 142,-195.5 142,-183.5 142,-183.5 142,-177.5 148,-171.5 154,-171.5"/>
<text text-anchor="middle" x="185" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M323.5,-40.5C323.5,-40.5 370.5,-40.5 370.5,-40.5 376.5,-40.5 382.5,-46.5 382.5,-52.5 382.5,-52.5 382.5,-64.5 382.5,-64.5 382.5,-70.5 376.5,-76.5 370.5,-76.5 370.5,-76.5 323.5,-76.5 323.5,-76.5 317.5,-76.5 311.5,-70.5 311.5,-64.5 311.5,-64.5 311.5,-52.5 311.5,-52.5 311.5,-46.5 317.5,-40.5 323.5,-40.5"/>
<text text-anchor="middle" x="347" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M204.86,-171.34C213.71,-163.78 224.3,-154.86 234,-147 261.47,-124.75 293.38,-100.15 316.26,-82.72"/>
<polygon fill="black" stroke="black" points="318.42,-85.48 324.26,-76.64 314.18,-79.91 318.42,-85.48"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node22" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44.5,-171.5C44.5,-171.5 111.5,-171.5 111.5,-171.5 117.5,-171.5 123.5,-177.5 123.5,-183.5 123.5,-183.5 123.5,-195.5 123.5,-195.5 123.5,-201.5 117.5,-207.5 111.5,-207.5 111.5,-207.5 44.5,-207.5 44.5,-207.5 38.5,-207.5 32.5,-201.5 32.5,-195.5 32.5,-195.5 32.5,-183.5 32.5,-183.5 32.5,-177.5 38.5,-171.5 44.5,-171.5"/>
<text text-anchor="middle" x="78" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M91.5,-40.5C91.5,-40.5 138.5,-40.5 138.5,-40.5 144.5,-40.5 150.5,-46.5 150.5,-52.5 150.5,-52.5 150.5,-64.5 150.5,-64.5 150.5,-70.5 144.5,-76.5 138.5,-76.5 138.5,-76.5 91.5,-76.5 91.5,-76.5 85.5,-76.5 79.5,-70.5 79.5,-64.5 79.5,-64.5 79.5,-52.5 79.5,-52.5 79.5,-46.5 85.5,-40.5 91.5,-40.5"/>
<text text-anchor="middle" x="115" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M82.91,-171.37C89.13,-149.68 99.92,-112.08 107.25,-86.51"/>
<polygon fill="black" stroke="black" points="110.67,-87.28 110.07,-76.7 103.94,-85.35 110.67,-87.28"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node23" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M851,-171.5C851,-171.5 881,-171.5 881,-171.5 887,-171.5 893,-177.5 893,-183.5 893,-183.5 893,-195.5 893,-195.5 893,-201.5 887,-207.5 881,-207.5 881,-207.5 851,-207.5 851,-207.5 845,-207.5 839,-201.5 839,-195.5 839,-195.5 839,-183.5 839,-183.5 839,-177.5 845,-171.5 851,-171.5"/>
<text text-anchor="middle" x="866" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node29" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M684.5,-40.5C684.5,-40.5 731.5,-40.5 731.5,-40.5 737.5,-40.5 743.5,-46.5 743.5,-52.5 743.5,-52.5 743.5,-64.5 743.5,-64.5 743.5,-70.5 737.5,-76.5 731.5,-76.5 731.5,-76.5 684.5,-76.5 684.5,-76.5 678.5,-76.5 672.5,-70.5 672.5,-64.5 672.5,-64.5 672.5,-52.5 672.5,-52.5 672.5,-46.5 678.5,-40.5 684.5,-40.5"/>
<text text-anchor="middle" x="708" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M844.01,-171.44C834.03,-163.83 822.02,-154.82 811,-147 795.32,-135.87 790.03,-134.99 775,-123 759.85,-110.92 744.07,-96.08 731.63,-83.79"/>
<polygon fill="black" stroke="black" points="733.89,-81.11 724.35,-76.52 728.95,-86.06 733.89,-81.11"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node24" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1026,-171.5C1026,-171.5 1056,-171.5 1056,-171.5 1062,-171.5 1068,-177.5 1068,-183.5 1068,-183.5 1068,-195.5 1068,-195.5 1068,-201.5 1062,-207.5 1056,-207.5 1056,-207.5 1026,-207.5 1026,-207.5 1020,-207.5 1014,-201.5 1014,-195.5 1014,-195.5 1014,-183.5 1014,-183.5 1014,-177.5 1020,-171.5 1026,-171.5"/>
<text text-anchor="middle" x="1041" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node31" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M897.5,-40.5C897.5,-40.5 944.5,-40.5 944.5,-40.5 950.5,-40.5 956.5,-46.5 956.5,-52.5 956.5,-52.5 956.5,-64.5 956.5,-64.5 956.5,-70.5 950.5,-76.5 944.5,-76.5 944.5,-76.5 897.5,-76.5 897.5,-76.5 891.5,-76.5 885.5,-70.5 885.5,-64.5 885.5,-64.5 885.5,-52.5 885.5,-52.5 885.5,-46.5 891.5,-40.5 897.5,-40.5"/>
<text text-anchor="middle" x="921" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1024.26,-171.42C1011.47,-158.29 993.47,-139.64 978,-123 966.28,-110.39 953.46,-96.15 942.95,-84.35"/>
<polygon fill="black" stroke="black" points="945.34,-81.77 936.08,-76.62 940.11,-86.42 945.34,-81.77"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M413,-40.5C413,-40.5 469,-40.5 469,-40.5 475,-40.5 481,-46.5 481,-52.5 481,-52.5 481,-64.5 481,-64.5 481,-70.5 475,-76.5 469,-76.5 469,-76.5 413,-76.5 413,-76.5 407,-76.5 401,-70.5 401,-64.5 401,-64.5 401,-52.5 401,-52.5 401,-46.5 407,-40.5 413,-40.5"/>
<text text-anchor="middle" x="441" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M181,-40.5C181,-40.5 237,-40.5 237,-40.5 243,-40.5 249,-46.5 249,-52.5 249,-52.5 249,-64.5 249,-64.5 249,-70.5 243,-76.5 237,-76.5 237,-76.5 181,-76.5 181,-76.5 175,-76.5 169,-70.5 169,-64.5 169,-64.5 169,-52.5 169,-52.5 169,-46.5 175,-40.5 181,-40.5"/>
<text text-anchor="middle" x="209" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node30" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M586,-40.5C586,-40.5 642,-40.5 642,-40.5 648,-40.5 654,-46.5 654,-52.5 654,-52.5 654,-64.5 654,-64.5 654,-70.5 648,-76.5 642,-76.5 642,-76.5 586,-76.5 586,-76.5 580,-76.5 574,-70.5 574,-64.5 574,-64.5 574,-52.5 574,-52.5 574,-46.5 580,-40.5 586,-40.5"/>
<text text-anchor="middle" x="614" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node32" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M799,-40.5C799,-40.5 855,-40.5 855,-40.5 861,-40.5 867,-46.5 867,-52.5 867,-52.5 867,-64.5 867,-64.5 867,-70.5 861,-76.5 855,-76.5 855,-76.5 799,-76.5 799,-76.5 793,-76.5 787,-70.5 787,-64.5 787,-64.5 787,-52.5 787,-52.5 787,-46.5 793,-40.5 799,-40.5"/>
<text text-anchor="middle" x="827" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_l2_cpu_side -->
<g id="node33" class="node">
<title>system_cpu1_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1002.5,-40.5C1002.5,-40.5 1049.5,-40.5 1049.5,-40.5 1055.5,-40.5 1061.5,-46.5 1061.5,-52.5 1061.5,-52.5 1061.5,-64.5 1061.5,-64.5 1061.5,-70.5 1055.5,-76.5 1049.5,-76.5 1049.5,-76.5 1002.5,-76.5 1002.5,-76.5 996.5,-76.5 990.5,-70.5 990.5,-64.5 990.5,-64.5 990.5,-52.5 990.5,-52.5 990.5,-46.5 996.5,-40.5 1002.5,-40.5"/>
<text text-anchor="middle" x="1026" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_l2_mem_side -->
<g id="node34" class="node">
<title>system_cpu1_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1092,-40.5C1092,-40.5 1148,-40.5 1148,-40.5 1154,-40.5 1160,-46.5 1160,-52.5 1160,-52.5 1160,-64.5 1160,-64.5 1160,-70.5 1154,-76.5 1148,-76.5 1148,-76.5 1092,-76.5 1092,-76.5 1086,-76.5 1080,-70.5 1080,-64.5 1080,-64.5 1080,-52.5 1080,-52.5 1080,-46.5 1086,-40.5 1092,-40.5"/>
<text text-anchor="middle" x="1120" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_tol2bus_cpu_side_ports -->
<g id="node35" class="node">
<title>system_cpu1_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M567,-171.5C567,-171.5 651,-171.5 651,-171.5 657,-171.5 663,-177.5 663,-183.5 663,-183.5 663,-195.5 663,-195.5 663,-201.5 657,-207.5 651,-207.5 651,-207.5 567,-207.5 567,-207.5 561,-207.5 555,-201.5 555,-195.5 555,-195.5 555,-183.5 555,-183.5 555,-177.5 561,-171.5 567,-171.5"/>
<text text-anchor="middle" x="609" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge15" class="edge">
<title>system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M578.69,-165.23C545.51,-139.75 493.07,-99.48 463.4,-76.7"/>
<polygon fill="black" stroke="black" points="576.63,-168.06 586.69,-171.37 580.89,-162.5 576.63,-168.06"/>
</g>
<!-- system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge16" class="edge">
<title>system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M579.16,-165.63C568.33,-158.47 555.63,-151.32 543,-147 439.9,-111.72 401.13,-161 299,-123 271.22,-112.66 244.09,-91.56 227,-76.53"/>
<polygon fill="black" stroke="black" points="577.2,-168.53 587.42,-171.32 581.17,-162.77 577.2,-168.53"/>
</g>
<!-- system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge17" class="edge">
<title>system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M610.06,-161.23C611.05,-135.7 612.5,-98.32 613.33,-76.7"/>
<polygon fill="black" stroke="black" points="606.55,-161.24 609.66,-171.37 613.55,-161.51 606.55,-161.24"/>
</g>
<!-- system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge18" class="edge">
<title>system_cpu1_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M639.69,-165.59C649.63,-158.92 660.95,-152.07 672,-147 707.29,-130.8 722,-141.75 756,-123 777.87,-110.94 798.64,-91.02 812,-76.7"/>
<polygon fill="black" stroke="black" points="637.59,-162.79 631.36,-171.36 641.57,-168.55 637.59,-162.79"/>
</g>
<!-- system_cpu1_tol2bus_mem_side_ports -->
<g id="node36" class="node">
<title>system_cpu1_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M693,-171.5C693,-171.5 787,-171.5 787,-171.5 793,-171.5 799,-177.5 799,-183.5 799,-183.5 799,-195.5 799,-195.5 799,-201.5 793,-207.5 787,-207.5 787,-207.5 693,-207.5 693,-207.5 687,-207.5 681,-201.5 681,-195.5 681,-195.5 681,-183.5 681,-183.5 681,-177.5 687,-171.5 693,-171.5"/>
<text text-anchor="middle" x="740" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu1_tol2bus_mem_side_ports&#45;&gt;system_cpu1_l2_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu1_tol2bus_mem_side_ports&#45;&gt;system_cpu1_l2_cpu_side</title>
<path fill="none" stroke="black" d="M770.56,-171.35C786.86,-162.87 807.53,-153.16 827,-147 888.03,-127.7 912.93,-153.87 969,-123 985.29,-114.03 999.3,-98.59 1009.36,-85.19"/>
<polygon fill="black" stroke="black" points="1012.42,-86.93 1015.39,-76.76 1006.72,-82.86 1012.42,-86.93"/>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node37" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M447.5,-171.5C447.5,-171.5 518.5,-171.5 518.5,-171.5 524.5,-171.5 530.5,-177.5 530.5,-183.5 530.5,-183.5 530.5,-195.5 530.5,-195.5 530.5,-201.5 524.5,-207.5 518.5,-207.5 518.5,-207.5 447.5,-207.5 447.5,-207.5 441.5,-207.5 435.5,-201.5 435.5,-195.5 435.5,-195.5 435.5,-183.5 435.5,-183.5 435.5,-177.5 441.5,-171.5 447.5,-171.5"/>
<text text-anchor="middle" x="483" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node38" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M330.5,-171.5C330.5,-171.5 405.5,-171.5 405.5,-171.5 411.5,-171.5 417.5,-177.5 417.5,-183.5 417.5,-183.5 417.5,-195.5 417.5,-195.5 417.5,-201.5 411.5,-207.5 405.5,-207.5 405.5,-207.5 330.5,-207.5 330.5,-207.5 324.5,-207.5 318.5,-201.5 318.5,-195.5 318.5,-195.5 318.5,-183.5 318.5,-183.5 318.5,-177.5 324.5,-171.5 330.5,-171.5"/>
<text text-anchor="middle" x="368" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node39" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M258,-171.5C258,-171.5 288,-171.5 288,-171.5 294,-171.5 300,-177.5 300,-183.5 300,-183.5 300,-195.5 300,-195.5 300,-201.5 294,-207.5 288,-207.5 288,-207.5 258,-207.5 258,-207.5 252,-207.5 246,-201.5 246,-195.5 246,-195.5 246,-183.5 246,-183.5 246,-177.5 252,-171.5 258,-171.5"/>
<text text-anchor="middle" x="273" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge21" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M1583.35,-423.3C1679.15,-419.44 1850.4,-410.09 1872,-392 1928.09,-345.03 1930.58,-247.16 1929.09,-207.62"/>
<polygon fill="black" stroke="black" points="1583.04,-419.81 1573.19,-423.7 1583.32,-426.8 1583.04,-419.81"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge22" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M1473.72,-404.85C1467.86,-402.87 1461.86,-401.17 1456,-400 1431.13,-395.04 563.27,-407.25 543,-392 484.08,-347.67 480.79,-247.84 482.02,-207.7"/>
<polygon fill="black" stroke="black" points="1472.81,-408.24 1483.41,-408.4 1475.22,-401.67 1472.81,-408.24"/>
</g>
<!-- system_l3_mem_side -->
<g id="node43" class="node">
<title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1240,-40.5C1240,-40.5 1296,-40.5 1296,-40.5 1302,-40.5 1308,-46.5 1308,-52.5 1308,-52.5 1308,-64.5 1308,-64.5 1308,-70.5 1302,-76.5 1296,-76.5 1296,-76.5 1240,-76.5 1240,-76.5 1234,-76.5 1228,-70.5 1228,-64.5 1228,-64.5 1228,-52.5 1228,-52.5 1228,-46.5 1234,-40.5 1240,-40.5"/>
<text text-anchor="middle" x="1268" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side -->
<g id="edge20" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side</title>
<path fill="none" stroke="black" d="M1473.47,-404.9C1467.69,-402.93 1461.77,-401.22 1456,-400 1441.91,-397.03 1207.02,-402.34 1197,-392 1159.1,-352.91 1178.8,-198.31 1197,-147 1207.07,-118.61 1230.72,-92.71 1247.96,-76.58"/>
<polygon fill="black" stroke="black" points="1472.45,-408.25 1483.04,-408.41 1474.86,-401.68 1472.45,-408.25"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node41" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1341,-408.5C1341,-408.5 1435,-408.5 1435,-408.5 1441,-408.5 1447,-414.5 1447,-420.5 1447,-420.5 1447,-432.5 1447,-432.5 1447,-438.5 1441,-444.5 1435,-444.5 1435,-444.5 1341,-444.5 1341,-444.5 1335,-444.5 1329,-438.5 1329,-432.5 1329,-432.5 1329,-420.5 1329,-420.5 1329,-414.5 1335,-408.5 1341,-408.5"/>
<text text-anchor="middle" x="1388" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge24" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M1426.91,-408.39C1436.26,-404.99 1446.35,-401.88 1456,-400 1472.25,-396.83 1740.88,-402.11 1754,-392 1807.89,-350.49 1814.56,-262.42 1814.22,-217.74"/>
<polygon fill="black" stroke="black" points="1817.72,-217.54 1814.02,-207.62 1810.72,-217.69 1817.72,-217.54"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge23" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M1426.92,-408.45C1436.27,-405.04 1446.36,-401.92 1456,-400 1468.59,-397.49 1677.4,-400.53 1687,-392 1736.26,-348.24 1730.27,-261.58 1723.34,-217.54"/>
<polygon fill="black" stroke="black" points="1726.77,-216.84 1721.63,-207.57 1719.87,-218.02 1726.77,-216.84"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge26" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M1328.97,-425.33C1125.33,-424.51 462.68,-419.71 427,-392 373.28,-350.27 366.53,-262.31 366.81,-217.69"/>
<polygon fill="black" stroke="black" points="370.32,-217.65 367.01,-207.59 363.32,-217.52 370.32,-217.65"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge25" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M1328.64,-425.7C1108.41,-426.17 348.82,-425.38 310,-392 259.79,-348.84 263.04,-261.9 268.55,-217.68"/>
<polygon fill="black" stroke="black" points="272.03,-218.04 269.93,-207.66 265.1,-217.09 272.03,-218.04"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node46" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M2654,-171.5C2654,-171.5 2684,-171.5 2684,-171.5 2690,-171.5 2696,-177.5 2696,-183.5 2696,-183.5 2696,-195.5 2696,-195.5 2696,-201.5 2690,-207.5 2684,-207.5 2684,-207.5 2654,-207.5 2654,-207.5 2648,-207.5 2642,-201.5 2642,-195.5 2642,-195.5 2642,-183.5 2642,-183.5 2642,-177.5 2648,-171.5 2654,-171.5"/>
<text text-anchor="middle" x="2669" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge27" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M1426.52,-408.38C1435.98,-404.93 1446.21,-401.81 1456,-400 1471.71,-397.1 2593.16,-401.5 2606,-392 2660.97,-351.3 2669.28,-262.86 2669.74,-217.91"/>
<polygon fill="black" stroke="black" points="2673.24,-217.73 2669.72,-207.73 2666.24,-217.74 2673.24,-217.73"/>
</g>
<!-- system_l3_cpu_side -->
<g id="node42" class="node">
<title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1338.5,-40.5C1338.5,-40.5 1385.5,-40.5 1385.5,-40.5 1391.5,-40.5 1397.5,-46.5 1397.5,-52.5 1397.5,-52.5 1397.5,-64.5 1397.5,-64.5 1397.5,-70.5 1391.5,-76.5 1385.5,-76.5 1385.5,-76.5 1338.5,-76.5 1338.5,-76.5 1332.5,-76.5 1326.5,-70.5 1326.5,-64.5 1326.5,-64.5 1326.5,-52.5 1326.5,-52.5 1326.5,-46.5 1332.5,-40.5 1338.5,-40.5"/>
<text text-anchor="middle" x="1362" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tollcbus_cpu_side_ports -->
<g id="node44" class="node">
<title>system_tollcbus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1221,-171.5C1221,-171.5 1305,-171.5 1305,-171.5 1311,-171.5 1317,-177.5 1317,-183.5 1317,-183.5 1317,-195.5 1317,-195.5 1317,-201.5 1311,-207.5 1305,-207.5 1305,-207.5 1221,-207.5 1221,-207.5 1215,-207.5 1209,-201.5 1209,-195.5 1209,-195.5 1209,-183.5 1209,-183.5 1209,-177.5 1215,-171.5 1221,-171.5"/>
<text text-anchor="middle" x="1263" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tollcbus_cpu_side_ports&#45;&gt;system_cpu0_l2_mem_side -->
<g id="edge28" class="edge">
<title>system_tollcbus_cpu_side_ports&#45;&gt;system_cpu0_l2_mem_side</title>
<path fill="none" stroke="black" d="M1293.69,-165.59C1303.63,-158.92 1314.95,-152.07 1326,-147 1361.29,-130.8 1373.79,-137.02 1410,-123 1444.47,-109.65 1482.17,-90.33 1507.67,-76.51"/>
<polygon fill="black" stroke="black" points="1291.59,-162.79 1285.36,-171.36 1295.57,-168.55 1291.59,-162.79"/>
</g>
<!-- system_tollcbus_cpu_side_ports&#45;&gt;system_cpu1_l2_mem_side -->
<g id="edge29" class="edge">
<title>system_tollcbus_cpu_side_ports&#45;&gt;system_cpu1_l2_mem_side</title>
<path fill="none" stroke="black" d="M1236.48,-164.58C1208.2,-139.07 1164.11,-99.29 1139.07,-76.7"/>
<polygon fill="black" stroke="black" points="1234.24,-167.27 1244.01,-171.37 1238.93,-162.07 1234.24,-167.27"/>
</g>
<!-- system_tollcbus_mem_side_ports -->
<g id="node45" class="node">
<title>system_tollcbus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1347,-171.5C1347,-171.5 1441,-171.5 1441,-171.5 1447,-171.5 1453,-177.5 1453,-183.5 1453,-183.5 1453,-195.5 1453,-195.5 1453,-201.5 1447,-207.5 1441,-207.5 1441,-207.5 1347,-207.5 1347,-207.5 1341,-207.5 1335,-201.5 1335,-195.5 1335,-195.5 1335,-183.5 1335,-183.5 1335,-177.5 1341,-171.5 1347,-171.5"/>
<text text-anchor="middle" x="1394" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tollcbus_mem_side_ports&#45;&gt;system_l3_cpu_side -->
<g id="edge30" class="edge">
<title>system_tollcbus_mem_side_ports&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M1389.75,-171.37C1384.37,-149.68 1375.04,-112.08 1368.7,-86.51"/>
<polygon fill="black" stroke="black" points="1372.07,-85.56 1366.27,-76.7 1365.28,-87.25 1372.07,-85.56"/>
</g>
</g>
</svg>
