Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/FPGA/anzhuanweizhi/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 143a3260c50f4a4086449cb0096ab5b9 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot simu_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "simu_time_synth.sdf", for root module "simu/u_DDS".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "simu_time_synth.sdf", for root module "simu/u_DDS".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.GND
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.DDS_ROM_dist_mem_gen_v8_0_12
Compiling module xil_defaultlib.DDS_ROM
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PhaseAdder
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.DDS
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_time_synth
