{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 21:39:45 2025 " "Info: Processing started: Fri Dec 05 21:39:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off au -c au " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off au -c au" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[2\] gf 29.400 ns Longest " "Info: Longest tpd from source pin \"b\[2\]\" to destination pin \"gf\" is 29.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns b\[2\] 1 PIN PIN_112 6 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_112; Fanout = 6; PIN Node = 'b\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/au/au.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(1.700 ns) 9.600 ns LessThan0~26 2 COMB LC7_F5 1 " "Info: 2: + IC(4.400 ns) + CELL(1.700 ns) = 9.600 ns; Loc. = LC7_F5; Fanout = 1; COMB Node = 'LessThan0~26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { b[2] LessThan0~26 } "NODE_NAME" } } { "au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/au/au.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 11.100 ns LessThan0~17 3 COMB LC8_F5 1 " "Info: 3: + IC(0.000 ns) + CELL(1.500 ns) = 11.100 ns; Loc. = LC8_F5; Fanout = 1; COMB Node = 'LessThan0~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { LessThan0~26 LessThan0~17 } "NODE_NAME" } } { "au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/au/au.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 14.000 ns LessThan0~2 4 COMB LC2_F5 1 " "Info: 4: + IC(0.600 ns) + CELL(2.300 ns) = 14.000 ns; Loc. = LC2_F5; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { LessThan0~17 LessThan0~2 } "NODE_NAME" } } { "au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/au/au.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.300 ns) 18.900 ns LessThan0~4 5 COMB LC5_F11 1 " "Info: 5: + IC(2.600 ns) + CELL(2.300 ns) = 18.900 ns; Loc. = LC5_F11; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { LessThan0~2 LessThan0~4 } "NODE_NAME" } } { "au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/au/au.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 23.400 ns gf~3 6 COMB LC4_F6 1 " "Info: 6: + IC(2.200 ns) + CELL(2.300 ns) = 23.400 ns; Loc. = LC4_F6; Fanout = 1; COMB Node = 'gf~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { LessThan0~4 gf~3 } "NODE_NAME" } } { "au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/au/au.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(5.100 ns) 29.400 ns gf 7 PIN PIN_70 0 " "Info: 7: + IC(0.900 ns) + CELL(5.100 ns) = 29.400 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 'gf'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { gf~3 gf } "NODE_NAME" } } { "au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/au/au.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.700 ns ( 63.61 % ) " "Info: Total cell delay = 18.700 ns ( 63.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.700 ns ( 36.39 % ) " "Info: Total interconnect delay = 10.700 ns ( 36.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "29.400 ns" { b[2] LessThan0~26 LessThan0~17 LessThan0~2 LessThan0~4 gf~3 gf } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "29.400 ns" { b[2] {} b[2]~out {} LessThan0~26 {} LessThan0~17 {} LessThan0~2 {} LessThan0~4 {} gf~3 {} gf {} } { 0.000ns 0.000ns 4.400ns 0.000ns 0.600ns 2.600ns 2.200ns 0.900ns } { 0.000ns 3.500ns 1.700ns 1.500ns 2.300ns 2.300ns 2.300ns 5.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 21:39:45 2025 " "Info: Processing ended: Fri Dec 05 21:39:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
