<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>AAD—ASCII Adjust AX Before Division</title>
</head>
<body>
<h1 id="aad-ascii-adjust-ax-before-division">AAD—ASCII Adjust AX Before Division</h1>
<table>
<tr>
	<td>Opcode</td>
	<td>Instruction</td>
	<td>Op/En</td>
	<td>64-bit Mode</td>
	<td>Compat/Leg Mode</td>
	<td>Description</td>
</tr>
<tr>
	<td>D5 0A</td>
	<td>AAD</td>
	<td>NP</td>
	<td>Invalid</td>
	<td>Valid</td>
	<td>ASCII adjust AX before division.</td>
</tr>
<tr>
	<td>D5 ib</td>
	<td>AAD imm8</td>
	<td>NP</td>
	<td>Invalid</td>
	<td>Valid</td>
	<td>Adjust AX before division to number base imm8.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>NP</td>
	<td>NA</td>
	<td>NA</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Adjusts two unpacked BCD digits (the least-significant digit in the AL register and the most-significant digit in the AH register) so that a division operation performed on the result will yield a correct unpacked BCD value. The AAD instruction is only useful when it precedes a DIV instruction that divides (binary division) the adjusted value in the AX register by an unpacked BCD value.</p>
<p>The AAD instruction sets the value in the AL register to (AL + (10 * AH)), and then clears the AH register to 00H. The value in the AX register is then equal to the binary equivalent of the original unpacked two-digit (base 10)number in registers AH and AL.</p>
<p>The generalized version of this instruction allows adjustment of two unpacked digits of any number base (see the “Operation” section below), by setting the imm8 byte to the selected number base (for example, 08H for octal, 0AH for decimal, or 0CH for base 12 numbers). The AAD mnemonic is interpreted by all assemblers to mean adjust ASCII (base 10) values. To adjust values in another number base, the instruction must be hand coded in machine code (D5 imm8).</p>
<p>This instruction executes as described in compatibility mode and legacy mode. It is not valid in 64-bit mode.</p>
<h2 id="operation">Operation</h2>
<pre>IF 64-Bit Mode
  THEN
     #UD;
  ELSE
     tempAL ← AL;
     tempAH ← AH;
     AL ← (tempAL + (tempAH ∗ imm8)) AND FFH;
     (* imm8 is set to 0AH for the AAD mnemonic.*)
     AH ← 0;
FI;
The immediate value (imm8) is taken from the second byte of the instruction.
</pre>
<h2 id="flags-affected">Flags Affected</h2>
<p>The SF, ZF, and PF flags are set according to the resulting binary value in the AL register; the OF, AF, and CF flags are undefined.</p>
<h2 id="protected-mode-exceptions">Protected Mode Exceptions</h2>
<table>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used.</td>
</tr>
</table>
<h2 id="real-address-mode-exceptions">Real-Address Mode Exceptions</h2>
<p>Same exceptions as protected mode.</p>
<h2 id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions</h2>
<p>Same exceptions as protected mode.</p>
<h2 id="compatibility-mode-exceptions">Compatibility Mode Exceptions</h2>
<p>Same exceptions as protected mode.</p>
<h2 id="64-bit-mode-exceptions">64-Bit Mode Exceptions</h2>
<table>
<tr>
	<td>#UD</td>
	<td>If in 64-bit mode.</td>
</tr>
</table>
</body>
</html>
