# Reading C:/MentorGraphics/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.2 Feb  2 2013 
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile C:/altera/15.1/projects/backup/conv_sim/conv_top_tb.mpf 
# Loading project conv_top_tb
vsim -L altera_mf_ver -L model_220_ver -gui -novopt work.conv_top_tb
# vsim -L altera_mf_ver -L model_220_ver -gui -novopt work.conv_top_tb 
# Loading work.conv_top_tb
# Loading work.conv_tile
# Loading work.sig_delay
# Loading work.ram_to_in_fm_fifo
# Loading work.nest3_counter
# Loading work.ram_to_weight_fifo
# Loading work.nest4_counter
# Loading work.ram_to_out_fm_fifo
# Loading work.out_fm_fifo_to_ram
# Loading work.conv_core
# Loading work.gen_load_done
# Loading work.input_fm
# Loading work.counter
# Loading work.input_fm_bank
# Loading work.dp_ram_bhm
# Loading work.weight
# Loading work.weight_bank
# Loading work.output_fm
# Loading work.data_delay
# Loading work.output_fm_bank
# Loading work.conv_mem_if
# Loading work.fifo_32_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.conv_ctrl_path
# Loading work.conv_data_path
# Loading work.fpmul11
# Loading work.fpmul11_altfp_mult_sln
# Loading model_220_ver.lpm_add_sub
# Loading model_220_ver.lpm_mult
# Loading model_220_ver.LPM_HINT_EVALUATION
# Loading work.fpadd14
# Loading work.fpadd14_altfp_add_sub_5vi
# Loading work.fpadd14_altbarrel_shift_ltd
# Loading work.fpadd14_altbarrel_shift_s0g
# Loading work.fpadd14_altpriority_encoder_ou8
# Loading work.fpadd14_altpriority_encoder_uv8
# Loading work.fpadd14_altpriority_encoder_be8
# Loading work.fpadd14_altpriority_encoder_6e8
# Loading work.fpadd14_altpriority_encoder_3e8
# Loading work.fpadd14_altpriority_encoder_bv7
# Loading work.fpadd14_altpriority_encoder_6v7
# Loading work.fpadd14_altpriority_encoder_3v7
# Loading work.fpadd14_altpriority_encoder_ue9
# Loading work.fpadd14_altpriority_encoder_dna
# Loading work.fpadd14_altpriority_encoder_d6b
# Loading work.fpadd14_altpriority_encoder_2h9
# Loading work.fpadd14_altpriority_encoder_qh8
# Loading work.fpadd14_altpriority_encoder_nh8
# Loading work.fpadd14_altpriority_encoder_ena
# Loading work.fpadd14_altpriority_encoder_229
# Loading work.fpadd14_altpriority_encoder_q28
# Loading work.fpadd14_altpriority_encoder_n28
# Loading model_220_ver.lpm_compare
# Loading work.facc
# Loading work.gen_tile_cord
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.facc_0002(normal)
# Loading work.dspba_delay(delay)
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
add wave -position insertpoint sim:/conv_top_tb/*
run -all
# ** Note: Data structure takes 42522192 bytes of memory
#          Process time 550.12 seconds
#          $stop    : C:/altera/15.1/projects/backup/conv_top_tb.v(187)
#    Time: 2399995 ns  Iteration: 1  Instance: /conv_top_tb
# Break in Module conv_top_tb at C:/altera/15.1/projects/backup/conv_top_tb.v line 187
quit
