// Seed: 2023625253
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output uwire id_2
    , id_8,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5,
    output wor id_6
);
  assign id_6 = 1;
  wire id_9;
  module_2 modCall_1 (
      id_8,
      id_9
  );
  wire id_10;
  parameter id_11 = 1 - 1;
  assign id_8 = id_9;
  assign id_0 = 1;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1
);
  wire [-1 : ""] id_3 = id_0;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_0.id_6 = 0;
  wire id_3;
endmodule
