============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.15-s055_1
  Generated on:           Sep 21 2021  08:16:37 pm
  Module:                 counter
  Operating conditions:   PVT_1P5V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (85350 ps) Setup Check with Pin out_reg[7]/CK->D
          Group: CLK
     Startpoint: (R) out_reg[0]/CK
          Clock: (R) CLK
       Endpoint: (R) out_reg[7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-    1065                  
       Uncertainty:-     300                  
     Required Time:=   98835                  
      Launch Clock:-     200                  
         Data Path:-   13285                  
             Slack:=   85350                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  out_reg[0]/CK  -       -     R     (arrival)      8     -     0     -     200    (-,-) 
  out_reg[0]/Q   -       CK->Q R     DFFX1          4 291.3   613  2773    2973    (-,-) 
  g284__1840/Y   -       B->Y  F     NAND2X1        3 190.0   982  1446    4419    (-,-) 
  g276__8757/Y   -       B->Y  R     NOR2X1         2 127.5   608   974    5393    (-,-) 
  g270__2900/Y   -       B->Y  F     NAND2X1        3 191.4   989  1452    6845    (-,-) 
  g268/Y         -       A->Y  R     INVX1          1  63.5   259   449    7294    (-,-) 
  g267__8780/Y   -       B->Y  F     NAND2X1        3 190.2   983  1298    8592    (-,-) 
  g261__9906/Y   -       B->Y  R     NOR2X1         2 127.5   609   974    9567    (-,-) 
  g249__2250/Y   -       B->Y  F     NAND2X1        3 190.2   983  1445   11012    (-,-) 
  g241__8757/Y   -       B->Y  R     NOR2X1         1  64.1   391   656   11668    (-,-) 
  g237__2683/Y   -       B->Y  F     NOR2X1         1  62.6   273   446   12114    (-,-) 
  g234__9682/Y   -       B->Y  R     NOR2X1         1  64.1   455   450   12564    (-,-) 
  g229__3772/Y   -       B->Y  F     NOR2X1         1  62.6   279   475   13039    (-,-) 
  g227__8780/Y   -       B->Y  R     NOR2X1         1  62.4   449   446   13485    (-,-) 
  out_reg[7]/D   <<<     -     R     DFFX1          1     -     -     0   13485    (-,-) 
#----------------------------------------------------------------------------------------

