	.file	"tinycrypt_ecc.c"
__SP_H__ = 0x3e
__SP_L__ = 0x3d
__SREG__ = 0x3f
__tmp_reg__ = 0
__zero_reg__ = 1
	.text
	.type	uECC_vli_mult, @function
uECC_vli_mult:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,39
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 39 */
/* stack size = 57 */
.L__stack_usage = 57
	std Y+25,r25
	std Y+24,r24
	std Y+15,r23
	std Y+14,r22
	std Y+17,r21
	std Y+16,r20
	std Y+23,r18
	cp __zero_reg__,r18
	brlt .+2
	rjmp .L11
	std Y+13,r25
	std Y+12,r24
	std Y+9,__zero_reg__
	std Y+8,__zero_reg__
	std Y+7,__zero_reg__
	std Y+6,__zero_reg__
	mov r9,__zero_reg__
	mov r8,__zero_reg__
.L5:
	ldd r18,Y+8
	std Y+10,r18
	ldd r16,Y+6
	ldd r17,Y+7
	std Y+7,__zero_reg__
	std Y+6,__zero_reg__
	std Y+1,__zero_reg__
	mov r7,__zero_reg__
.L4:
	mov r18,r7
	mov __tmp_reg__,r7
	lsl r0
	sbc r19,r19
	ldd r30,Y+8
	ldd r31,Y+9
	sub r30,r18
	sbc r31,r19
	lsl r30
	rol r31
	ldd r20,Y+16
	ldd r21,Y+17
	add r30,r20
	adc r31,r21
	ld r22,Z
	ldd r23,Z+1
	ldi r25,0
	ldi r24,0
	lsl r18
	rol r19
	ldd r30,Y+14
	ldd r31,Y+15
	add r30,r18
	adc r31,r19
	ld r18,Z
	ldd r19,Z+1
	ldi r21,0
	ldi r20,0
	call __umulsidi3
	mov r3,r18
	mov r4,r19
	mov r5,r20
	mov r6,r21
	std Y+1,r22
	std Y+2,r23
	std Y+3,r24
	std Y+4,r25
	movw r18,r16
	ldi r20,0
	ldi r21,0
	ldi r22,0
	ldi r23,0
	ldi r24,0
	ldi r25,0
	ldi r16,lo8(32)
	call __ashldi3
	movw r12,r20
	movw r14,r22
	movw r16,r24
	movw r20,r8
	ldi r23,0
	ldi r22,0
	ldi r24,0
	ldi r25,0
	movw r26,r24
	std Y+32,r8
	std Y+33,r21
	std Y+34,r22
	std Y+35,r23
	std Y+36,r24
	std Y+37,r25
	std Y+38,r26
	std Y+39,r27
	mov r10,r8
	or r10,r18
	mov r11,r21
	or r11,r19
	mov r18,r3
	mov r19,r4
	mov r20,r5
	mov r21,r6
	ldd r22,Y+1
	ldd r23,Y+2
	ldd r24,Y+3
	ldd r25,Y+4
	call __adddi3
	mov r31,r18
	mov r30,r19
	mov r2,r20
	std Y+5,r21
	std Y+20,r22
	std Y+18,r23
	mov r27,r24
	mov r26,r25
	clr r8
	inc r8
	mov r9,__zero_reg__
	mov r18,r3
	mov r19,r4
	mov r20,r5
	mov r21,r6
	ldd r22,Y+1
	ldd r23,Y+2
	ldd r24,Y+3
	ldd r25,Y+4
	mov r10,r31
	mov r11,r30
	mov r12,r2
	ldd r13,Y+5
	ldd r14,Y+20
	ldd r15,Y+18
	mov r16,r27
	mov r17,r26
	call __cmpdi2
	breq .+2
	brsh .L3
	mov r9,__zero_reg__
	mov r8,__zero_reg__
.L3:
	ldd r22,Y+6
	ldd r23,Y+7
	add r22,r8
	adc r23,r9
	std Y+7,r23
	std Y+6,r22
	mov r18,r31
	mov r19,r30
	mov r20,r2
	ldd r21,Y+5
	ldd r22,Y+20
	ldd r23,Y+18
	mov r24,r27
	mov r25,r26
	ldi r16,lo8(32)
	call __lshrdi3
	mov r16,r18
	mov r17,r19
	movw r24,r30
	mov r8,r25
	mov r9,r24
	inc r7
	ldd r23,Y+10
	cp r23,r7
	brlt .+2
	rjmp .L4
	ldd r26,Y+12
	ldd r27,Y+13
	st X+,r8
	st X+,r9
	std Y+13,r27
	std Y+12,r26
	ldd r30,Y+8
	ldd r31,Y+9
	adiw r30,1
	std Y+9,r31
	std Y+8,r30
	movw r8,r16
	ldd r31,Y+23
	cp r30,r31
	brge .+2
	rjmp .L5
	mov r18,r31
.L2:
	mov __tmp_reg__,r18
	lsl r0
	sbc r19,r19
	std Y+29,r19
	std Y+28,r18
	movw r24,r18
	lsl r18
	rol r19
	movw r20,r18
	subi r20,1
	sbc r21,__zero_reg__
	std Y+27,r21
	std Y+26,r20
	cp r24,r20
	cpc r25,r21
	brlt .+2
	rjmp .L6
	ldi r18,lo8(1)
	ldd r23,Y+23
	sub r18,r23
	com r18
	std Y+22,r18
	std Y+21,r23
	ldi r26,lo8(1)
	std Y+20,r26
	std Y+19,r25
	std Y+18,r24
	ldd r18,Y+14
	ldd r19,Y+15
	subi r18,-2
	sbci r19,-1
	std Y+31,r19
	std Y+30,r18
.L10:
	ldd r19,Y+23
	ldd r20,Y+20
	cp r20,r19
	brlt .+2
	rjmp .L12
	mov r18,r20
	lsl r20
	sbc r19,r19
	sub r24,r18
	sbc r25,r19
	adiw r24,1
	lsl r24
	rol r25
	ldd r22,Y+16
	ldd r23,Y+17
	add r22,r24
	adc r23,r25
	std Y+11,r23
	std Y+10,r22
	movw r24,r18
	lsl r24
	rol r25
	ldd r26,Y+14
	ldd r27,Y+15
	add r24,r26
	adc r25,r27
	ldd r27,Y+22
	add r18,r27
	adc r19,__zero_reg__
	lsl r18
	rol r19
	ldd r30,Y+30
	ldd r31,Y+31
	add r30,r18
	adc r31,r19
	std Y+13,r31
	std Y+12,r30
	movw r8,r16
	ldd r16,Y+6
	ldd r17,Y+7
	std Y+7,__zero_reg__
	std Y+6,__zero_reg__
	std Y+33,r25
	std Y+32,r24
.L9:
	ldd r26,Y+32
	ldd r27,Y+33
	ld r18,X+
	ld r19,X+
	std Y+33,r27
	std Y+32,r26
	ldd r30,Y+10
	ldd r31,Y+11
	ld r23,-Z
	ld r22,-Z
	std Y+11,r31
	std Y+10,r30
	ldi r25,0
	ldi r24,0
	ldi r21,0
	ldi r20,0
	call __umulsidi3
	movw r2,r18
	mov r4,r20
	std Y+1,r21
	std Y+2,r22
	std Y+3,r23
	std Y+4,r24
	std Y+5,r25
	movw r18,r16
	ldi r20,0
	ldi r21,0
	ldi r22,0
	ldi r23,0
	ldi r24,0
	ldi r25,0
	ldi r16,lo8(32)
	call __ashldi3
	movw r12,r20
	movw r14,r22
	movw r16,r24
	movw r20,r8
	mov r10,r18
	or r10,r8
	mov r11,r19
	or r11,r21
	movw r18,r2
	mov r20,r4
	ldd r21,Y+1
	ldd r22,Y+2
	ldd r23,Y+3
	ldd r24,Y+4
	ldd r25,Y+5
	call __adddi3
	mov r31,r18
	mov r30,r19
	std Y+8,r20
	mov r5,r21
	movw r8,r22
	mov r27,r24
	mov r26,r25
	clr r6
	inc r6
	mov r7,__zero_reg__
	movw r18,r2
	mov r20,r4
	ldd r21,Y+1
	ldd r22,Y+2
	ldd r23,Y+3
	ldd r24,Y+4
	ldd r25,Y+5
	mov r10,r31
	mov r11,r30
	ldd r12,Y+8
	mov r13,r5
	movw r14,r8
	mov r16,r27
	mov r17,r26
	call __cmpdi2
	breq .+2
	brsh .L8
	mov r7,__zero_reg__
	mov r6,__zero_reg__
.L8:
	ldd r18,Y+6
	ldd r19,Y+7
	add r18,r6
	adc r19,r7
	std Y+7,r19
	std Y+6,r18
	mov r18,r31
	mov r19,r30
	ldd r20,Y+8
	mov r21,r5
	movw r22,r8
	mov r24,r27
	mov r25,r26
	ldi r16,lo8(32)
	call __lshrdi3
	mov r16,r18
	mov r17,r19
	movw r24,r30
	mov r8,r25
	mov r9,r24
	ldd r20,Y+12
	ldd r21,Y+13
	ldd r22,Y+32
	ldd r23,Y+33
	cp r20,r22
	cpc r21,r23
	breq .+2
	rjmp .L9
.L7:
	ldd r30,Y+18
	ldd r31,Y+19
	lsl r30
	rol r31
	ldd r24,Y+24
	ldd r25,Y+25
	add r30,r24
	adc r31,r25
	std Z+1,r9
	st Z,r8
	ldd r25,Y+21
	subi r25,lo8(-(1))
	std Y+21,r25
	mov r26,r25
	mov __tmp_reg__,r26
	lsl r0
	sbc r27,r27
	std Y+19,r27
	std Y+18,r26
	movw r24,r26
	ldd r27,Y+20
	subi r27,lo8(-(1))
	std Y+20,r27
	ldd r30,Y+22
	subi r30,lo8(-(-1))
	std Y+22,r30
	ldd r18,Y+26
	ldd r19,Y+27
	cp r24,r18
	cpc r25,r19
	brge .+2
	rjmp .L10
.L6:
	ldd r30,Y+28
	ldd r31,Y+29
	lsl r30
	rol r31
	lsl r30
	rol r31
	ldd r20,Y+24
	ldd r21,Y+25
	add r30,r20
	adc r31,r21
	sbiw r30,2
	std Z+1,r17
	st Z,r16
/* epilogue start */
	adiw r28,39
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
.L12:
	movw r8,r16
	ldd r16,Y+6
	ldd r17,Y+7
	std Y+7,__zero_reg__
	std Y+6,__zero_reg__
	rjmp .L7
.L11:
	std Y+7,__zero_reg__
	std Y+6,__zero_reg__
	ldi r17,0
	ldi r16,0
	rjmp .L2
	.size	uECC_vli_mult, .-uECC_vli_mult
.global	vli_mmod_fast_secp256r1
	.type	vli_mmod_fast_secp256r1, @function
vli_mmod_fast_secp256r1:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,48
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 48 */
/* stack size = 66 */
.L__stack_usage = 66
	movw r2,r24
	movw r10,r22
	movw r26,r22
	ld r24,X+
	ld r25,X
	sbiw r26,1
	movw r30,r2
	std Z+1,r25
	st Z,r24
	adiw r26,2
	ld r24,X+
	ld r25,X
	sbiw r26,2+1
	std Z+3,r25
	std Z+2,r24
	adiw r26,4
	ld r24,X+
	ld r25,X
	sbiw r26,4+1
	std Z+5,r25
	std Z+4,r24
	adiw r26,6
	ld r24,X+
	ld r25,X
	sbiw r26,6+1
	std Z+7,r25
	std Z+6,r24
	adiw r26,8
	ld r24,X+
	ld r25,X
	sbiw r26,8+1
	std Z+9,r25
	std Z+8,r24
	adiw r26,10
	ld r24,X+
	ld r25,X
	sbiw r26,10+1
	std Z+11,r25
	std Z+10,r24
	adiw r26,12
	ld r24,X+
	ld r25,X
	sbiw r26,12+1
	std Z+13,r25
	std Z+12,r24
	adiw r26,14
	ld r24,X+
	ld r25,X
	sbiw r26,14+1
	std Z+15,r25
	std Z+14,r24
	adiw r26,22
	ld r14,X+
	ld r15,X
	sbiw r26,22+1
	adiw r26,24
	ld r18,X+
	ld r19,X
	sbiw r26,24+1
	adiw r26,26
	ld r16,X+
	ld r17,X
	sbiw r26,26+1
	adiw r26,28
	ld __tmp_reg__,X+
	ld r27,X
	mov r26,__tmp_reg__
	movw r30,r22
	ldd __tmp_reg__,Z+30
	ldd r31,Z+31
	mov r30,__tmp_reg__
	std Y+18,r31
	std Y+17,r30
	movw r22,r14
	lsl r22
	rol r23
	ldi r24,lo8(1)
	ldi r25,0
	cp r22,r14
	cpc r23,r15
	brlo .L19
	ldi r25,0
	ldi r24,0
.L19:
	ldi r20,lo8(1)
	ldi r21,0
	cp r14,r22
	cpc r15,r23
	brne .L20
	ldi r21,0
	ldi r20,0
.L20:
	mul r24,r20
	movw r30,r0
	mul r24,r21
	add r31,r0
	mul r25,r20
	add r31,r0
	clr r1
	movw r20,r18
	lsl r20
	rol r21
	add r20,r30
	adc r21,r31
	ldi r24,lo8(1)
	ldi r25,0
	cp r20,r18
	cpc r21,r19
	brlo .L21
	ldi r25,0
	ldi r24,0
.L21:
	clr r14
	inc r14
	mov r15,__zero_reg__
	cp r18,r20
	cpc r19,r21
	brne .L22
	mov r15,__zero_reg__
	mov r14,__zero_reg__
.L22:
	mul r24,r14
	movw r12,r0
	mul r24,r15
	add r13,r0
	mul r25,r14
	add r13,r0
	clr r1
	ldi r24,lo8(1)
	ldi r25,0
	cp r18,r20
	cpc r19,r21
	breq .L23
	ldi r25,0
	ldi r24,0
.L23:
	mul r24,r30
	movw r18,r0
	mul r24,r31
	add r19,r0
	mul r25,r30
	add r19,r0
	clr r1
	movw r24,r12
	or r24,r18
	or r25,r19
	movw r18,r16
	lsl r18
	rol r19
	add r18,r24
	adc r19,r25
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r16
	cpc r19,r17
	brlo .L24
	ldi r31,0
	ldi r30,0
.L24:
	clr r14
	inc r14
	mov r15,__zero_reg__
	cp r16,r18
	cpc r17,r19
	brne .L25
	mov r15,__zero_reg__
	mov r14,__zero_reg__
.L25:
	mul r30,r14
	movw r12,r0
	mul r30,r15
	add r13,r0
	mul r31,r14
	add r13,r0
	clr r1
	ldi r30,lo8(1)
	ldi r31,0
	cp r16,r18
	cpc r17,r19
	breq .L26
	ldi r31,0
	ldi r30,0
.L26:
	mul r30,r24
	movw r16,r0
	mul r30,r25
	add r17,r0
	mul r31,r24
	add r17,r0
	clr r1
	movw r30,r12
	or r30,r16
	or r31,r17
	movw r24,r26
	lsl r24
	rol r25
	add r24,r30
	adc r25,r31
	ldi r16,lo8(1)
	ldi r17,0
	cp r24,r26
	cpc r25,r27
	brlo .L27
	ldi r17,0
	ldi r16,0
.L27:
	clr r14
	inc r14
	mov r15,__zero_reg__
	cp r26,r24
	cpc r27,r25
	brne .L28
	mov r15,__zero_reg__
	mov r14,__zero_reg__
.L28:
	mul r16,r14
	movw r12,r0
	mul r16,r15
	add r13,r0
	mul r17,r14
	add r13,r0
	clr r1
	ldi r16,lo8(1)
	ldi r17,0
	cp r26,r24
	cpc r27,r25
	breq .L29
	ldi r17,0
	ldi r16,0
.L29:
	mul r16,r30
	movw r26,r0
	mul r16,r31
	add r27,r0
	mul r17,r30
	add r27,r0
	clr r1
	movw r8,r12
	or r8,r26
	or r9,r27
	std Y+48,r9
	std Y+47,r8
	ldd r30,Y+17
	ldd r31,Y+18
	lsl r30
	rol r31
	add r8,r30
	adc r9,r31
	std Y+22,r9
	std Y+21,r8
	movw r26,r2
	adiw r26,6
	ld r30,X+
	ld r31,X
	add r22,r30
	adc r23,r31
	ldi r26,lo8(1)
	ldi r27,0
	cp r22,r30
	cpc r23,r31
	brlo .L30
	ldi r27,0
	ldi r26,0
.L30:
	ldi r16,lo8(1)
	ldi r17,0
	cp r30,r22
	cpc r31,r23
	brne .L31
	ldi r17,0
	ldi r16,0
.L31:
	mul r26,r16
	movw r30,r0
	mul r26,r17
	add r31,r0
	mul r27,r16
	add r31,r0
	clr r1
	movw r26,r2
	adiw r26,6+1
	st X,r23
	st -X,r22
	sbiw r26,6
	adiw r26,8
	ld r22,X+
	ld r23,X
	add r20,r22
	adc r21,r23
	add r20,r30
	adc r21,r31
	ldi r26,lo8(1)
	ldi r27,0
	cp r20,r22
	cpc r21,r23
	brlo .L32
	ldi r27,0
	ldi r26,0
.L32:
	ldi r16,lo8(1)
	ldi r17,0
	cp r22,r20
	cpc r23,r21
	brne .L33
	ldi r17,0
	ldi r16,0
.L33:
	mul r26,r16
	movw r14,r0
	mul r26,r17
	add r15,r0
	mul r27,r16
	add r15,r0
	clr r1
	ldi r26,lo8(1)
	ldi r27,0
	cp r22,r20
	cpc r23,r21
	breq .L34
	ldi r27,0
	ldi r26,0
.L34:
	mul r26,r30
	movw r22,r0
	mul r26,r31
	add r23,r0
	mul r27,r30
	add r23,r0
	clr r1
	or r14,r22
	or r15,r23
	movw r30,r2
	std Z+9,r21
	std Z+8,r20
	ldd r20,Z+10
	ldd r21,Z+11
	add r18,r20
	adc r19,r21
	add r18,r14
	adc r19,r15
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	brlo .L35
	ldi r23,0
	ldi r22,0
.L35:
	ldi r30,lo8(1)
	ldi r31,0
	cp r20,r18
	cpc r21,r19
	brne .L36
	ldi r31,0
	ldi r30,0
.L36:
	mul r22,r30
	movw r26,r0
	mul r22,r31
	add r27,r0
	mul r23,r30
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	breq .L37
	ldi r23,0
	ldi r22,0
.L37:
	mul r22,r14
	movw r20,r0
	mul r22,r15
	add r21,r0
	mul r23,r14
	add r21,r0
	clr r1
	or r26,r20
	or r27,r21
	movw r30,r2
	std Z+11,r19
	std Z+10,r18
	ldd r18,Z+12
	ldd r19,Z+13
	add r24,r18
	adc r25,r19
	add r24,r26
	adc r25,r27
	ldi r20,lo8(1)
	ldi r21,0
	cp r24,r18
	cpc r25,r19
	brlo .L38
	ldi r21,0
	ldi r20,0
.L38:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brne .L39
	ldi r23,0
	ldi r22,0
.L39:
	mul r20,r22
	movw r30,r0
	mul r20,r23
	add r31,r0
	mul r21,r22
	add r31,r0
	clr r1
	ldi r20,lo8(1)
	ldi r21,0
	cp r18,r24
	cpc r19,r25
	breq .L40
	ldi r21,0
	ldi r20,0
.L40:
	mul r20,r26
	movw r18,r0
	mul r20,r27
	add r19,r0
	mul r21,r26
	add r19,r0
	clr r1
	movw r8,r30
	or r8,r18
	or r9,r19
	std Y+46,r9
	std Y+45,r8
	movw r26,r2
	adiw r26,12+1
	st X,r25
	st -X,r24
	sbiw r26,12
	adiw r26,14
	ld r30,X+
	ld r31,X
	sbiw r26,14+1
	std Y+20,r31
	std Y+19,r30
	movw r8,r30
	ldd r16,Y+21
	ldd r17,Y+22
	add r8,r16
	adc r9,r17
	ldd r18,Y+45
	ldd r19,Y+46
	add r8,r18
	adc r9,r19
	adiw r26,14+1
	st X,r9
	st -X,r8
	sbiw r26,14
	movw r26,r10
	adiw r26,24
	ld r22,X+
	ld r23,X
	sbiw r26,24+1
	adiw r26,26
	ld r18,X+
	ld r19,X
	sbiw r26,26+1
	adiw r26,28
	ld __tmp_reg__,X+
	ld r27,X
	mov r26,__tmp_reg__
	movw r30,r10
	ldd r6,Z+30
	ldd r7,Z+31
	movw r12,r22
	lsl r12
	rol r13
	ldi r24,lo8(1)
	ldi r25,0
	cp r12,r22
	cpc r13,r23
	brlo .L41
	ldi r25,0
	ldi r24,0
.L41:
	ldi r20,lo8(1)
	ldi r21,0
	cp r22,r12
	cpc r23,r13
	brne .L42
	ldi r21,0
	ldi r20,0
.L42:
	mul r24,r20
	movw r22,r0
	mul r24,r21
	add r23,r0
	mul r25,r20
	add r23,r0
	clr r1
	movw r20,r18
	lsl r20
	rol r21
	add r20,r22
	adc r21,r23
	ldi r16,lo8(1)
	ldi r17,0
	cp r20,r18
	cpc r21,r19
	brlo .L43
	ldi r17,0
	ldi r16,0
.L43:
	ldi r24,lo8(1)
	ldi r25,0
	cp r18,r20
	cpc r19,r21
	brne .L44
	ldi r25,0
	ldi r24,0
.L44:
	mul r16,r24
	movw r14,r0
	mul r16,r25
	add r15,r0
	mul r17,r24
	add r15,r0
	clr r1
	ldi r16,lo8(1)
	ldi r17,0
	cp r18,r20
	cpc r19,r21
	breq .L45
	ldi r17,0
	ldi r16,0
.L45:
	mul r16,r22
	movw r24,r0
	mul r16,r23
	add r25,r0
	mul r17,r22
	add r25,r0
	clr r1
	or r24,r14
	or r25,r15
	movw r18,r26
	lsl r18
	rol r19
	add r18,r24
	adc r19,r25
	ldi r16,lo8(1)
	ldi r17,0
	cp r18,r26
	cpc r19,r27
	brlo .L46
	ldi r17,0
	ldi r16,0
.L46:
	ldi r22,lo8(1)
	ldi r23,0
	cp r26,r18
	cpc r27,r19
	brne .L47
	ldi r23,0
	ldi r22,0
.L47:
	mul r16,r22
	movw r14,r0
	mul r16,r23
	add r15,r0
	mul r17,r22
	add r15,r0
	clr r1
	ldi r16,lo8(1)
	ldi r17,0
	cp r26,r18
	cpc r27,r19
	breq .L48
	ldi r17,0
	ldi r16,0
.L48:
	mul r16,r24
	movw r22,r0
	mul r16,r25
	add r23,r0
	mul r17,r24
	add r23,r0
	clr r1
	or r22,r14
	or r23,r15
	movw r24,r6
	lsl r24
	rol r25
	add r24,r22
	adc r25,r23
	ldi r26,lo8(1)
	ldi r27,0
	cp r24,r6
	cpc r25,r7
	brlo .L49
	ldi r27,0
	ldi r26,0
.L49:
	ldi r16,lo8(1)
	ldi r17,0
	cp r6,r24
	cpc r7,r25
	brne .L50
	ldi r17,0
	ldi r16,0
.L50:
	mul r26,r16
	movw r14,r0
	mul r26,r17
	add r15,r0
	mul r27,r16
	add r15,r0
	clr r1
	ldi r26,lo8(1)
	ldi r27,0
	cp r6,r24
	cpc r7,r25
	breq .L51
	ldi r27,0
	ldi r26,0
.L51:
	mul r26,r22
	movw r30,r0
	mul r26,r23
	add r31,r0
	mul r27,r22
	add r31,r0
	clr r1
	movw r16,r14
	or r16,r30
	or r17,r31
	std Y+24,r17
	std Y+23,r16
	movw r26,r2
	adiw r26,6
	ld r22,X+
	ld r23,X
	add r12,r22
	adc r13,r23
	ldi r26,lo8(1)
	ldi r27,0
	cp r12,r22
	cpc r13,r23
	brlo .L52
	ldi r27,0
	ldi r26,0
.L52:
	ldi r16,lo8(1)
	ldi r17,0
	cp r22,r12
	cpc r23,r13
	brne .L53
	ldi r17,0
	ldi r16,0
.L53:
	mul r26,r16
	movw r30,r0
	mul r26,r17
	add r31,r0
	mul r27,r16
	add r31,r0
	clr r1
	movw r26,r2
	adiw r26,6+1
	st X,r13
	st -X,r12
	sbiw r26,6
	adiw r26,8
	ld r22,X+
	ld r23,X
	add r20,r22
	adc r21,r23
	add r20,r30
	adc r21,r31
	ldi r26,lo8(1)
	ldi r27,0
	cp r20,r22
	cpc r21,r23
	brlo .L54
	ldi r27,0
	ldi r26,0
.L54:
	ldi r16,lo8(1)
	ldi r17,0
	cp r22,r20
	cpc r23,r21
	brne .L55
	ldi r17,0
	ldi r16,0
.L55:
	mul r26,r16
	movw r14,r0
	mul r26,r17
	add r15,r0
	mul r27,r16
	add r15,r0
	clr r1
	ldi r26,lo8(1)
	ldi r27,0
	cp r22,r20
	cpc r23,r21
	breq .L56
	ldi r27,0
	ldi r26,0
.L56:
	mul r26,r30
	movw r22,r0
	mul r26,r31
	add r23,r0
	mul r27,r30
	add r23,r0
	clr r1
	or r14,r22
	or r15,r23
	movw r30,r2
	std Z+9,r21
	std Z+8,r20
	ldd r20,Z+10
	ldd r21,Z+11
	add r18,r20
	adc r19,r21
	add r18,r14
	adc r19,r15
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	brlo .L57
	ldi r23,0
	ldi r22,0
.L57:
	ldi r30,lo8(1)
	ldi r31,0
	cp r20,r18
	cpc r21,r19
	brne .L58
	ldi r31,0
	ldi r30,0
.L58:
	mul r22,r30
	movw r26,r0
	mul r22,r31
	add r27,r0
	mul r23,r30
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	breq .L59
	ldi r23,0
	ldi r22,0
.L59:
	mul r22,r14
	movw r20,r0
	mul r22,r15
	add r21,r0
	mul r23,r14
	add r21,r0
	clr r1
	or r26,r20
	or r27,r21
	movw r30,r2
	std Z+11,r19
	std Z+10,r18
	ldd r18,Z+12
	ldd r19,Z+13
	add r24,r18
	adc r25,r19
	add r24,r26
	adc r25,r27
	ldi r20,lo8(1)
	ldi r21,0
	cp r24,r18
	cpc r25,r19
	brlo .L60
	ldi r21,0
	ldi r20,0
.L60:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brne .L61
	ldi r23,0
	ldi r22,0
.L61:
	mul r20,r22
	movw r30,r0
	mul r20,r23
	add r31,r0
	mul r21,r22
	add r31,r0
	clr r1
	ldi r20,lo8(1)
	ldi r21,0
	cp r18,r24
	cpc r19,r25
	breq .L62
	ldi r21,0
	ldi r20,0
.L62:
	mul r20,r26
	movw r18,r0
	mul r20,r27
	add r19,r0
	mul r21,r26
	add r19,r0
	clr r1
	movw r16,r30
	or r16,r18
	or r17,r19
	std Y+44,r17
	std Y+43,r16
	movw r26,r2
	adiw r26,12+1
	st X,r25
	st -X,r24
	sbiw r26,12
	ldd r16,Y+23
	ldd r17,Y+24
	add r16,r8
	adc r17,r9
	ldd r30,Y+43
	ldd r31,Y+44
	add r16,r30
	adc r17,r31
	adiw r26,14+1
	st X,r17
	st -X,r16
	sbiw r26,14
	movw r26,r10
	adiw r26,18
	ld r4,X+
	ld r5,X
	sbiw r26,18+1
	adiw r26,20
	ld r14,X+
	ld r15,X
	sbiw r26,20+1
	adiw r26,28
	ld r12,X+
	ld r13,X
	sbiw r26,28+1
	adiw r26,30
	ld r6,X+
	ld r7,X
	sbiw r26,30+1
	movw r30,r2
	ld r18,Z
	ldd r19,Z+1
	adiw r26,16
	ld r24,X+
	ld r25,X
	add r24,r18
	adc r25,r19
	ldi r20,lo8(1)
	ldi r21,0
	cp r24,r18
	cpc r25,r19
	brlo .L63
	ldi r21,0
	ldi r20,0
.L63:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brne .L64
	ldi r23,0
	ldi r22,0
.L64:
	mul r20,r22
	movw r30,r0
	mul r20,r23
	add r31,r0
	mul r21,r22
	add r31,r0
	clr r1
	movw r26,r2
	adiw r26,1
	st X,r25
	st -X,r24
	adiw r26,2
	ld r18,X+
	ld r19,X
	movw r24,r4
	add r24,r18
	adc r25,r19
	add r24,r30
	adc r25,r31
	ldi r20,lo8(1)
	ldi r21,0
	cp r24,r18
	cpc r25,r19
	brlo .L65
	ldi r21,0
	ldi r20,0
.L65:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brne .L66
	ldi r23,0
	ldi r22,0
.L66:
	mul r20,r22
	movw r26,r0
	mul r20,r23
	add r27,r0
	mul r21,r22
	add r27,r0
	clr r1
	ldi r20,lo8(1)
	ldi r21,0
	cp r18,r24
	cpc r19,r25
	breq .L67
	ldi r21,0
	ldi r20,0
.L67:
	mul r20,r30
	movw r18,r0
	mul r20,r31
	add r19,r0
	mul r21,r30
	add r19,r0
	clr r1
	movw r30,r26
	or r30,r18
	or r31,r19
	movw r26,r2
	adiw r26,2+1
	st X,r25
	st -X,r24
	sbiw r26,2
	adiw r26,4
	ld r18,X+
	ld r19,X
	movw r24,r14
	add r24,r18
	adc r25,r19
	add r24,r30
	adc r25,r31
	ldi r20,lo8(1)
	ldi r21,0
	cp r24,r18
	cpc r25,r19
	brlo .L68
	ldi r21,0
	ldi r20,0
.L68:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brne .L69
	ldi r23,0
	ldi r22,0
.L69:
	mul r20,r22
	movw r26,r0
	mul r20,r23
	add r27,r0
	mul r21,r22
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L70
	ldi r23,0
	ldi r22,0
.L70:
	mul r22,r30
	movw r20,r0
	mul r22,r31
	add r21,r0
	mul r23,r30
	add r21,r0
	clr r1
	or r20,r26
	or r21,r27
	movw r30,r2
	std Z+5,r25
	std Z+4,r24
	ldd r18,Z+6
	ldd r19,Z+7
	movw r24,r20
	add r24,r18
	adc r25,r19
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L71
	ldi r23,0
	ldi r22,0
.L71:
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r24
	cpc r19,r25
	brne .L72
	ldi r31,0
	ldi r30,0
.L72:
	mul r22,r30
	movw r26,r0
	mul r22,r31
	add r27,r0
	mul r23,r30
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L73
	ldi r23,0
	ldi r22,0
.L73:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	or r18,r26
	or r19,r27
	movw r26,r2
	adiw r26,6+1
	st X,r25
	st -X,r24
	sbiw r26,6
	adiw r26,8
	ld r20,X+
	ld r21,X
	movw r24,r18
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r20
	cpc r25,r21
	brlo .L74
	ldi r23,0
	ldi r22,0
.L74:
	ldi r30,lo8(1)
	ldi r31,0
	cp r20,r24
	cpc r21,r25
	brne .L75
	ldi r31,0
	ldi r30,0
.L75:
	mul r22,r30
	movw r26,r0
	mul r22,r31
	add r27,r0
	mul r23,r30
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r24
	cpc r21,r25
	breq .L76
	ldi r23,0
	ldi r22,0
.L76:
	mul r22,r18
	movw r20,r0
	mul r22,r19
	add r21,r0
	mul r23,r18
	add r21,r0
	clr r1
	or r20,r26
	or r21,r27
	movw r30,r2
	std Z+9,r25
	std Z+8,r24
	ldd r18,Z+10
	ldd r19,Z+11
	movw r24,r20
	add r24,r18
	adc r25,r19
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L77
	ldi r23,0
	ldi r22,0
.L77:
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r24
	cpc r19,r25
	brne .L78
	ldi r31,0
	ldi r30,0
.L78:
	mul r22,r30
	movw r26,r0
	mul r22,r31
	add r27,r0
	mul r23,r30
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L79
	ldi r23,0
	ldi r22,0
.L79:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	or r18,r26
	or r19,r27
	movw r26,r2
	adiw r26,10+1
	st X,r25
	st -X,r24
	sbiw r26,10
	adiw r26,12
	ld r20,X+
	ld r21,X
	movw r24,r12
	add r24,r20
	adc r25,r21
	add r24,r18
	adc r25,r19
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r20
	cpc r25,r21
	brlo .L80
	ldi r23,0
	ldi r22,0
.L80:
	ldi r30,lo8(1)
	ldi r31,0
	cp r20,r24
	cpc r21,r25
	brne .L81
	ldi r31,0
	ldi r30,0
.L81:
	mul r22,r30
	movw r26,r0
	mul r22,r31
	add r27,r0
	mul r23,r30
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r24
	cpc r21,r25
	breq .L82
	ldi r23,0
	ldi r22,0
.L82:
	mul r22,r18
	movw r20,r0
	mul r22,r19
	add r21,r0
	mul r23,r18
	add r21,r0
	clr r1
	movw r30,r26
	or r30,r20
	or r31,r21
	std Y+42,r31
	std Y+41,r30
	movw r26,r2
	adiw r26,12+1
	st X,r25
	st -X,r24
	sbiw r26,12
	movw r24,r6
	add r24,r16
	adc r25,r17
	add r24,r30
	adc r25,r31
	adiw r26,14+1
	st X,r25
	st -X,r24
	sbiw r26,14
	movw r30,r10
	ldd r12,Z+20
	ldd r13,Z+21
	ldd r6,Z+22
	ldd r7,Z+23
	ldd r14,Z+26
	ldd r15,Z+27
	ldd r4,Z+28
	ldd r5,Z+29
	ldd r18,Z+30
	ldd r19,Z+31
	std Y+26,r19
	std Y+25,r18
	ldd r20,Z+16
	ldd r21,Z+17
	std Y+28,r21
	std Y+27,r20
	ld r20,X+
	ld r21,X
	ldd r18,Z+18
	ldd r19,Z+19
	add r18,r20
	adc r19,r21
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L83
	ldi r31,0
	ldi r30,0
.L83:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	brlo .L84
	ldi r23,0
	ldi r22,0
.L84:
	mul r30,r22
	movw r26,r0
	mul r30,r23
	add r27,r0
	mul r31,r22
	add r27,r0
	clr r1
	movw r30,r2
	std Z+1,r19
	st Z,r18
	ldd r20,Z+2
	ldd r21,Z+3
	movw r18,r12
	add r18,r20
	adc r19,r21
	add r18,r26
	adc r19,r27
	ldi r30,lo8(1)
	ldi r31,0
	cp r20,r18
	cpc r21,r19
	brne .L85
	ldi r31,0
	ldi r30,0
.L85:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	brlo .L86
	ldi r23,0
	ldi r22,0
.L86:
	mul r30,r22
	movw r12,r0
	mul r30,r23
	add r13,r0
	mul r31,r22
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	breq .L87
	ldi r23,0
	ldi r22,0
.L87:
	mul r22,r26
	movw r20,r0
	mul r22,r27
	add r21,r0
	mul r23,r26
	add r21,r0
	clr r1
	movw r26,r12
	or r26,r20
	or r27,r21
	movw r30,r2
	std Z+3,r19
	std Z+2,r18
	ldd r20,Z+4
	ldd r21,Z+5
	movw r18,r6
	add r18,r20
	adc r19,r21
	add r18,r26
	adc r19,r27
	ldi r30,lo8(1)
	ldi r31,0
	cp r20,r18
	cpc r21,r19
	brne .L88
	ldi r31,0
	ldi r30,0
.L88:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	brlo .L89
	ldi r23,0
	ldi r22,0
.L89:
	mul r30,r22
	movw r12,r0
	mul r30,r23
	add r13,r0
	mul r31,r22
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	breq .L90
	ldi r23,0
	ldi r22,0
.L90:
	mul r22,r26
	movw r20,r0
	mul r22,r27
	add r21,r0
	mul r23,r26
	add r21,r0
	clr r1
	movw r26,r12
	or r26,r20
	or r27,r21
	movw r30,r2
	std Z+5,r19
	std Z+4,r18
	ldd r20,Z+6
	ldd r21,Z+7
	movw r18,r14
	add r18,r20
	adc r19,r21
	add r18,r26
	adc r19,r27
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	brlo .L91
	ldi r23,0
	ldi r22,0
.L91:
	ldi r30,lo8(1)
	ldi r31,0
	cp r20,r18
	cpc r21,r19
	brne .L92
	ldi r31,0
	ldi r30,0
.L92:
	mul r22,r30
	movw r12,r0
	mul r22,r31
	add r13,r0
	mul r23,r30
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	breq .L93
	ldi r23,0
	ldi r22,0
.L93:
	mul r22,r26
	movw r20,r0
	mul r22,r27
	add r21,r0
	mul r23,r26
	add r21,r0
	clr r1
	movw r26,r12
	or r26,r20
	or r27,r21
	movw r30,r2
	std Z+7,r19
	std Z+6,r18
	ldd r20,Z+8
	ldd r21,Z+9
	movw r18,r4
	add r18,r20
	adc r19,r21
	add r18,r26
	adc r19,r27
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	brlo .L94
	ldi r23,0
	ldi r22,0
.L94:
	ldi r30,lo8(1)
	ldi r31,0
	cp r20,r18
	cpc r21,r19
	brne .L95
	ldi r31,0
	ldi r30,0
.L95:
	mul r22,r30
	movw r12,r0
	mul r22,r31
	add r13,r0
	mul r23,r30
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	breq .L96
	ldi r23,0
	ldi r22,0
.L96:
	mul r22,r26
	movw r20,r0
	mul r22,r27
	add r21,r0
	mul r23,r26
	add r21,r0
	clr r1
	movw r26,r12
	or r26,r20
	or r27,r21
	movw r30,r2
	std Z+9,r19
	std Z+8,r18
	ldd r20,Z+10
	ldd r21,Z+11
	ldd r18,Y+25
	ldd r19,Y+26
	add r18,r20
	adc r19,r21
	add r18,r26
	adc r19,r27
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	brlo .L97
	ldi r23,0
	ldi r22,0
.L97:
	ldi r30,lo8(1)
	ldi r31,0
	cp r20,r18
	cpc r21,r19
	brne .L98
	ldi r31,0
	ldi r30,0
.L98:
	mul r22,r30
	movw r12,r0
	mul r22,r31
	add r13,r0
	mul r23,r30
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	breq .L99
	ldi r23,0
	ldi r22,0
.L99:
	mul r22,r26
	movw r20,r0
	mul r22,r27
	add r21,r0
	mul r23,r26
	add r21,r0
	clr r1
	or r12,r20
	or r13,r21
	movw r26,r2
	adiw r26,10+1
	st X,r19
	st -X,r18
	sbiw r26,10
	adiw r26,12
	ld r20,X+
	ld r21,X
	movw r18,r14
	add r18,r20
	adc r19,r21
	add r18,r12
	adc r19,r13
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	brlo .L100
	ldi r23,0
	ldi r22,0
.L100:
	ldi r30,lo8(1)
	ldi r31,0
	cp r20,r18
	cpc r21,r19
	brne .L101
	ldi r31,0
	ldi r30,0
.L101:
	mul r22,r30
	movw r14,r0
	mul r22,r31
	add r15,r0
	mul r23,r30
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	breq .L102
	ldi r23,0
	ldi r22,0
.L102:
	mul r22,r12
	movw r20,r0
	mul r22,r13
	add r21,r0
	mul r23,r12
	add r21,r0
	clr r1
	movw r30,r14
	or r30,r20
	or r31,r21
	std Y+40,r31
	std Y+39,r30
	movw r26,r2
	adiw r26,12+1
	st X,r19
	st -X,r18
	sbiw r26,12
	ldd r26,Y+27
	ldd r27,Y+28
	add r26,r24
	adc r27,r25
	add r26,r30
	adc r27,r31
	movw r30,r2
	std Z+15,r27
	std Z+14,r26
	movw r30,r10
	ldd r12,Z+24
	ldd r13,Z+25
	ldd r6,Z+26
	ldd r7,Z+27
	ldd r4,Z+16
	ldd r5,Z+17
	ldd r18,Z+20
	ldd r19,Z+21
	std Y+26,r19
	std Y+25,r18
	movw r30,r2
	ld r20,Z
	ldd r21,Z+1
	movw r30,r10
	ldd r18,Z+22
	ldd r19,Z+23
	movw r22,r20
	sub r22,r18
	sbc r23,r19
	movw r18,r22
	ldi r30,lo8(1)
	ldi r31,0
	cp r22,r20
	cpc r23,r21
	brne .L103
	ldi r31,0
	ldi r30,0
.L103:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L104
	ldi r23,0
	ldi r22,0
.L104:
	mul r30,r22
	movw r14,r0
	mul r30,r23
	add r15,r0
	mul r31,r22
	add r15,r0
	clr r1
	movw r30,r2
	std Z+1,r19
	st Z,r18
	ldd r20,Z+2
	ldd r21,Z+3
	movw r18,r20
	sub r18,r12
	sbc r19,r13
	sub r18,r14
	sbc r19,r15
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L105
	ldi r31,0
	ldi r30,0
.L105:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L106
	ldi r23,0
	ldi r22,0
.L106:
	mul r30,r22
	movw r12,r0
	mul r30,r23
	add r13,r0
	mul r31,r22
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L107
	ldi r23,0
	ldi r22,0
.L107:
	mul r22,r14
	movw r20,r0
	mul r22,r15
	add r21,r0
	mul r23,r14
	add r21,r0
	clr r1
	movw r14,r12
	or r14,r20
	or r15,r21
	movw r30,r2
	std Z+3,r19
	std Z+2,r18
	ldd r20,Z+4
	ldd r21,Z+5
	movw r18,r20
	sub r18,r6
	sbc r19,r7
	sub r18,r14
	sbc r19,r15
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L108
	ldi r31,0
	ldi r30,0
.L108:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L109
	ldi r23,0
	ldi r22,0
.L109:
	mul r30,r22
	movw r12,r0
	mul r30,r23
	add r13,r0
	mul r31,r22
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L110
	ldi r23,0
	ldi r22,0
.L110:
	mul r22,r14
	movw r20,r0
	mul r22,r15
	add r21,r0
	mul r23,r14
	add r21,r0
	clr r1
	movw r14,r12
	or r14,r20
	or r15,r21
	movw r30,r2
	std Z+5,r19
	std Z+4,r18
	ldd r20,Z+6
	ldd r21,Z+7
	movw r18,r20
	sub r18,r14
	sbc r19,r15
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L111
	ldi r31,0
	ldi r30,0
.L111:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L112
	ldi r23,0
	ldi r22,0
.L112:
	mul r30,r22
	movw r12,r0
	mul r30,r23
	add r13,r0
	mul r31,r22
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L113
	ldi r23,0
	ldi r22,0
.L113:
	mul r22,r14
	movw r20,r0
	mul r22,r15
	add r21,r0
	mul r23,r14
	add r21,r0
	clr r1
	movw r14,r12
	or r14,r20
	or r15,r21
	movw r30,r2
	std Z+7,r19
	std Z+6,r18
	ldd r20,Z+8
	ldd r21,Z+9
	movw r18,r20
	sub r18,r14
	sbc r19,r15
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L114
	ldi r31,0
	ldi r30,0
.L114:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L115
	ldi r23,0
	ldi r22,0
.L115:
	mul r30,r22
	movw r12,r0
	mul r30,r23
	add r13,r0
	mul r31,r22
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L116
	ldi r23,0
	ldi r22,0
.L116:
	mul r22,r14
	movw r20,r0
	mul r22,r15
	add r21,r0
	mul r23,r14
	add r21,r0
	clr r1
	movw r14,r12
	or r14,r20
	or r15,r21
	movw r30,r2
	std Z+9,r19
	std Z+8,r18
	ldd r20,Z+10
	ldd r21,Z+11
	movw r18,r20
	sub r18,r14
	sbc r19,r15
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L117
	ldi r31,0
	ldi r30,0
.L117:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L118
	ldi r23,0
	ldi r22,0
.L118:
	mul r30,r22
	movw r12,r0
	mul r30,r23
	add r13,r0
	mul r31,r22
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L119
	ldi r23,0
	ldi r22,0
.L119:
	mul r22,r14
	movw r20,r0
	mul r22,r15
	add r21,r0
	mul r23,r14
	add r21,r0
	clr r1
	movw r14,r12
	or r14,r20
	or r15,r21
	movw r30,r2
	std Z+11,r19
	std Z+10,r18
	ldd r20,Z+12
	ldd r21,Z+13
	movw r18,r20
	sub r18,r4
	sbc r19,r5
	sub r18,r14
	sbc r19,r15
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L120
	ldi r31,0
	ldi r30,0
.L120:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L121
	ldi r23,0
	ldi r22,0
.L121:
	mul r30,r22
	movw r12,r0
	mul r30,r23
	add r13,r0
	mul r31,r22
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L122
	ldi r23,0
	ldi r22,0
.L122:
	mul r22,r14
	movw r20,r0
	mul r22,r15
	add r21,r0
	mul r23,r14
	add r21,r0
	clr r1
	movw r22,r12
	or r22,r20
	or r23,r21
	std Y+38,r23
	std Y+37,r22
	movw r30,r2
	std Z+13,r19
	std Z+12,r18
	movw r14,r26
	ldd r18,Y+25
	ldd r19,Y+26
	sub r14,r18
	sbc r15,r19
	sub r14,r22
	sbc r15,r23
	std Z+15,r15
	std Z+14,r14
	movw r30,r10
	ldd r6,Z+26
	ldd r7,Z+27
	ldd r4,Z+28
	ldd r5,Z+29
	ldd r18,Z+30
	ldd r19,Z+31
	std Y+26,r19
	std Y+25,r18
	ldd r20,Z+18
	ldd r21,Z+19
	std Y+28,r21
	std Y+27,r20
	ldd r22,Z+22
	ldd r23,Z+23
	std Y+30,r23
	std Y+29,r22
	movw r30,r2
	ld r20,Z
	ldd r21,Z+1
	movw r30,r10
	ldd r18,Z+24
	ldd r19,Z+25
	movw r22,r20
	sub r22,r18
	sbc r23,r19
	movw r18,r22
	ldi r30,lo8(1)
	ldi r31,0
	cp r22,r20
	cpc r23,r21
	brne .L123
	ldi r31,0
	ldi r30,0
.L123:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L124
	ldi r23,0
	ldi r22,0
.L124:
	mul r30,r22
	movw r12,r0
	mul r30,r23
	add r13,r0
	mul r31,r22
	add r13,r0
	clr r1
	movw r30,r2
	std Z+1,r19
	st Z,r18
	ldd r20,Z+2
	ldd r21,Z+3
	movw r18,r20
	sub r18,r6
	sbc r19,r7
	sub r18,r12
	sbc r19,r13
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L125
	ldi r31,0
	ldi r30,0
.L125:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L126
	ldi r23,0
	ldi r22,0
.L126:
	mul r30,r22
	movw r6,r0
	mul r30,r23
	add r7,r0
	mul r31,r22
	add r7,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L127
	ldi r23,0
	ldi r22,0
.L127:
	mul r22,r12
	movw r20,r0
	mul r22,r13
	add r21,r0
	mul r23,r12
	add r21,r0
	clr r1
	movw r12,r6
	or r12,r20
	or r13,r21
	movw r30,r2
	std Z+3,r19
	std Z+2,r18
	ldd r20,Z+4
	ldd r21,Z+5
	movw r18,r20
	sub r18,r4
	sbc r19,r5
	sub r18,r12
	sbc r19,r13
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L128
	ldi r31,0
	ldi r30,0
.L128:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L129
	ldi r23,0
	ldi r22,0
.L129:
	mul r30,r22
	movw r6,r0
	mul r30,r23
	add r7,r0
	mul r31,r22
	add r7,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L130
	ldi r23,0
	ldi r22,0
.L130:
	mul r22,r12
	movw r20,r0
	mul r22,r13
	add r21,r0
	mul r23,r12
	add r21,r0
	clr r1
	movw r12,r6
	or r12,r20
	or r13,r21
	movw r30,r2
	std Z+5,r19
	std Z+4,r18
	ldd r20,Z+6
	ldd r21,Z+7
	movw r18,r20
	ldd r22,Y+25
	ldd r23,Y+26
	sub r18,r22
	sbc r19,r23
	sub r18,r12
	sbc r19,r13
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L131
	ldi r31,0
	ldi r30,0
.L131:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L132
	ldi r23,0
	ldi r22,0
.L132:
	mul r30,r22
	movw r6,r0
	mul r30,r23
	add r7,r0
	mul r31,r22
	add r7,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L133
	ldi r23,0
	ldi r22,0
.L133:
	mul r22,r12
	movw r20,r0
	mul r22,r13
	add r21,r0
	mul r23,r12
	add r21,r0
	clr r1
	movw r12,r6
	or r12,r20
	or r13,r21
	movw r30,r2
	std Z+7,r19
	std Z+6,r18
	ldd r20,Z+8
	ldd r21,Z+9
	movw r18,r20
	sub r18,r12
	sbc r19,r13
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L134
	ldi r31,0
	ldi r30,0
.L134:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L135
	ldi r23,0
	ldi r22,0
.L135:
	mul r30,r22
	movw r6,r0
	mul r30,r23
	add r7,r0
	mul r31,r22
	add r7,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L136
	ldi r23,0
	ldi r22,0
.L136:
	mul r22,r12
	movw r20,r0
	mul r22,r13
	add r21,r0
	mul r23,r12
	add r21,r0
	clr r1
	movw r12,r6
	or r12,r20
	or r13,r21
	movw r30,r2
	std Z+9,r19
	std Z+8,r18
	ldd r20,Z+10
	ldd r21,Z+11
	movw r18,r20
	sub r18,r12
	sbc r19,r13
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L137
	ldi r31,0
	ldi r30,0
.L137:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L138
	ldi r23,0
	ldi r22,0
.L138:
	mul r30,r22
	movw r6,r0
	mul r30,r23
	add r7,r0
	mul r31,r22
	add r7,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L139
	ldi r23,0
	ldi r22,0
.L139:
	mul r22,r12
	movw r20,r0
	mul r22,r13
	add r21,r0
	mul r23,r12
	add r21,r0
	clr r1
	movw r12,r6
	or r12,r20
	or r13,r21
	movw r30,r2
	std Z+11,r19
	std Z+10,r18
	ldd r20,Z+12
	ldd r21,Z+13
	movw r18,r20
	ldd r22,Y+27
	ldd r23,Y+28
	sub r18,r22
	sbc r19,r23
	sub r18,r12
	sbc r19,r13
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L140
	ldi r31,0
	ldi r30,0
.L140:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L141
	ldi r23,0
	ldi r22,0
.L141:
	mul r30,r22
	movw r6,r0
	mul r30,r23
	add r7,r0
	mul r31,r22
	add r7,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L142
	ldi r23,0
	ldi r22,0
.L142:
	mul r22,r12
	movw r20,r0
	mul r22,r13
	add r21,r0
	mul r23,r12
	add r21,r0
	clr r1
	movw r30,r6
	or r30,r20
	or r31,r21
	std Y+26,r31
	std Y+25,r30
	movw r30,r2
	std Z+13,r19
	std Z+12,r18
	movw r12,r14
	ldd r18,Y+29
	ldd r19,Y+30
	sub r12,r18
	sbc r13,r19
	ldd r20,Y+25
	ldd r21,Y+26
	sub r12,r20
	sbc r13,r21
	std Z+15,r13
	std Z+14,r12
	movw r30,r10
	ldd r18,Z+26
	ldd r19,Z+27
	ldd r4,Z+28
	ldd r5,Z+29
	ldd r20,Z+30
	ldd r21,Z+31
	std Y+28,r21
	std Y+27,r20
	ldd r22,Z+16
	ldd r23,Z+17
	std Y+30,r23
	std Y+29,r22
	ldd __tmp_reg__,Z+18
	ldd r31,Z+19
	mov r30,__tmp_reg__
	std Y+32,r31
	std Y+31,r30
	movw r30,r10
	ldd __tmp_reg__,Z+20
	ldd r31,Z+21
	mov r30,__tmp_reg__
	std Y+34,r31
	std Y+33,r30
	movw r30,r10
	ldd __tmp_reg__,Z+24
	ldd r31,Z+25
	mov r30,__tmp_reg__
	std Y+36,r31
	std Y+35,r30
	movw r30,r2
	ld r20,Z
	ldd r21,Z+1
	movw r22,r20
	sub r22,r18
	sbc r23,r19
	movw r18,r22
	ldi r30,lo8(1)
	ldi r31,0
	cp r22,r20
	cpc r23,r21
	brne .L143
	ldi r31,0
	ldi r30,0
.L143:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L144
	ldi r23,0
	ldi r22,0
.L144:
	mul r30,r22
	movw r6,r0
	mul r30,r23
	add r7,r0
	mul r31,r22
	add r7,r0
	clr r1
	movw r30,r2
	std Z+1,r19
	st Z,r18
	ldd r20,Z+2
	ldd r21,Z+3
	movw r18,r20
	sub r18,r4
	sbc r19,r5
	sub r18,r6
	sbc r19,r7
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L145
	ldi r31,0
	ldi r30,0
.L145:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L146
	ldi r23,0
	ldi r22,0
.L146:
	mul r30,r22
	movw r4,r0
	mul r30,r23
	add r5,r0
	mul r31,r22
	add r5,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L147
	ldi r23,0
	ldi r22,0
.L147:
	mul r22,r6
	movw r20,r0
	mul r22,r7
	add r21,r0
	mul r23,r6
	add r21,r0
	clr r1
	movw r6,r4
	or r6,r20
	or r7,r21
	movw r30,r2
	std Z+3,r19
	std Z+2,r18
	ldd r20,Z+4
	ldd r21,Z+5
	movw r18,r20
	ldd r22,Y+27
	ldd r23,Y+28
	sub r18,r22
	sbc r19,r23
	sub r18,r6
	sbc r19,r7
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L148
	ldi r31,0
	ldi r30,0
.L148:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L149
	ldi r23,0
	ldi r22,0
.L149:
	mul r30,r22
	movw r4,r0
	mul r30,r23
	add r5,r0
	mul r31,r22
	add r5,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L150
	ldi r23,0
	ldi r22,0
.L150:
	mul r22,r6
	movw r20,r0
	mul r22,r7
	add r21,r0
	mul r23,r6
	add r21,r0
	clr r1
	movw r6,r4
	or r6,r20
	or r7,r21
	movw r30,r2
	std Z+5,r19
	std Z+4,r18
	ldd r20,Z+6
	ldd r21,Z+7
	movw r18,r20
	ldd r22,Y+29
	ldd r23,Y+30
	sub r18,r22
	sbc r19,r23
	sub r18,r6
	sbc r19,r7
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L151
	ldi r31,0
	ldi r30,0
.L151:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L152
	ldi r23,0
	ldi r22,0
.L152:
	mul r30,r22
	movw r4,r0
	mul r30,r23
	add r5,r0
	mul r31,r22
	add r5,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L153
	ldi r23,0
	ldi r22,0
.L153:
	mul r22,r6
	movw r20,r0
	mul r22,r7
	add r21,r0
	mul r23,r6
	add r21,r0
	clr r1
	movw r6,r4
	or r6,r20
	or r7,r21
	movw r30,r2
	std Z+7,r19
	std Z+6,r18
	ldd r20,Z+8
	ldd r21,Z+9
	movw r18,r20
	ldd r22,Y+31
	ldd r23,Y+32
	sub r18,r22
	sbc r19,r23
	sub r18,r6
	sbc r19,r7
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L154
	ldi r31,0
	ldi r30,0
.L154:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L155
	ldi r23,0
	ldi r22,0
.L155:
	mul r30,r22
	movw r4,r0
	mul r30,r23
	add r5,r0
	mul r31,r22
	add r5,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L156
	ldi r23,0
	ldi r22,0
.L156:
	mul r22,r6
	movw r20,r0
	mul r22,r7
	add r21,r0
	mul r23,r6
	add r21,r0
	clr r1
	movw r6,r4
	or r6,r20
	or r7,r21
	movw r30,r2
	std Z+9,r19
	std Z+8,r18
	ldd r20,Z+10
	ldd r21,Z+11
	movw r18,r20
	ldd r22,Y+33
	ldd r23,Y+34
	sub r18,r22
	sbc r19,r23
	sub r18,r6
	sbc r19,r7
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L157
	ldi r31,0
	ldi r30,0
.L157:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L158
	ldi r23,0
	ldi r22,0
.L158:
	mul r30,r22
	movw r4,r0
	mul r30,r23
	add r5,r0
	mul r31,r22
	add r5,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L159
	ldi r23,0
	ldi r22,0
.L159:
	mul r22,r6
	movw r20,r0
	mul r22,r7
	add r21,r0
	mul r23,r6
	add r21,r0
	clr r1
	movw r6,r4
	or r6,r20
	or r7,r21
	movw r30,r2
	std Z+11,r19
	std Z+10,r18
	ldd r20,Z+12
	ldd r21,Z+13
	movw r18,r20
	sub r18,r6
	sbc r19,r7
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L160
	ldi r31,0
	ldi r30,0
.L160:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L161
	ldi r23,0
	ldi r22,0
.L161:
	mul r30,r22
	movw r4,r0
	mul r30,r23
	add r5,r0
	mul r31,r22
	add r5,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L162
	ldi r23,0
	ldi r22,0
.L162:
	mul r22,r6
	movw r20,r0
	mul r22,r7
	add r21,r0
	mul r23,r6
	add r21,r0
	clr r1
	movw r22,r4
	or r22,r20
	or r23,r21
	std Y+28,r23
	std Y+27,r22
	movw r30,r2
	std Z+13,r19
	std Z+12,r18
	movw r6,r12
	ldd r18,Y+35
	ldd r19,Y+36
	sub r6,r18
	sbc r7,r19
	sub r6,r22
	sbc r7,r23
	std Z+15,r7
	std Z+14,r6
	movw r30,r10
	ldd r18,Z+28
	ldd r19,Z+29
	ldd r4,Z+30
	ldd r5,Z+31
	ldd r20,Z+18
	ldd r21,Z+19
	std Y+30,r21
	std Y+29,r20
	ldd r22,Z+20
	ldd r23,Z+21
	std Y+32,r23
	std Y+31,r22
	ldd __tmp_reg__,Z+22
	ldd r31,Z+23
	mov r30,__tmp_reg__
	std Y+34,r31
	std Y+33,r30
	movw r30,r10
	ldd __tmp_reg__,Z+26
	ldd r31,Z+27
	mov r30,__tmp_reg__
	std Y+36,r31
	std Y+35,r30
	movw r30,r2
	ld r20,Z
	ldd r21,Z+1
	movw r10,r20
	sub r10,r18
	sbc r11,r19
	movw r18,r10
	ldi r30,lo8(1)
	ldi r31,0
	cp r10,r20
	cpc r11,r21
	brne .L163
	ldi r31,0
	ldi r30,0
.L163:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L164
	ldi r23,0
	ldi r22,0
.L164:
	mul r30,r22
	movw r10,r0
	mul r30,r23
	add r11,r0
	mul r31,r22
	add r11,r0
	clr r1
	movw r30,r2
	std Z+1,r19
	st Z,r18
	ldd r20,Z+2
	ldd r21,Z+3
	movw r18,r20
	sub r18,r4
	sbc r19,r5
	sub r18,r10
	sbc r19,r11
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L165
	ldi r31,0
	ldi r30,0
.L165:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L166
	ldi r23,0
	ldi r22,0
.L166:
	mul r30,r22
	movw r4,r0
	mul r30,r23
	add r5,r0
	mul r31,r22
	add r5,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L167
	ldi r23,0
	ldi r22,0
.L167:
	mul r22,r10
	movw r20,r0
	mul r22,r11
	add r21,r0
	mul r23,r10
	add r21,r0
	clr r1
	movw r10,r4
	or r10,r20
	or r11,r21
	movw r30,r2
	std Z+3,r19
	std Z+2,r18
	ldd r20,Z+4
	ldd r21,Z+5
	movw r18,r20
	sub r18,r10
	sbc r19,r11
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L168
	ldi r31,0
	ldi r30,0
.L168:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L169
	ldi r23,0
	ldi r22,0
.L169:
	mul r30,r22
	movw r4,r0
	mul r30,r23
	add r5,r0
	mul r31,r22
	add r5,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L170
	ldi r23,0
	ldi r22,0
.L170:
	mul r22,r10
	movw r20,r0
	mul r22,r11
	add r21,r0
	mul r23,r10
	add r21,r0
	clr r1
	movw r10,r4
	or r10,r20
	or r11,r21
	movw r30,r2
	std Z+5,r19
	std Z+4,r18
	ldd r20,Z+6
	ldd r21,Z+7
	movw r18,r20
	ldd r22,Y+29
	ldd r23,Y+30
	sub r18,r22
	sbc r19,r23
	sub r18,r10
	sbc r19,r11
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L171
	ldi r31,0
	ldi r30,0
.L171:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L172
	ldi r23,0
	ldi r22,0
.L172:
	mul r30,r22
	movw r4,r0
	mul r30,r23
	add r5,r0
	mul r31,r22
	add r5,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L173
	ldi r23,0
	ldi r22,0
.L173:
	mul r22,r10
	movw r20,r0
	mul r22,r11
	add r21,r0
	mul r23,r10
	add r21,r0
	clr r1
	movw r10,r4
	or r10,r20
	or r11,r21
	movw r30,r2
	std Z+7,r19
	std Z+6,r18
	ldd r20,Z+8
	ldd r21,Z+9
	movw r18,r20
	ldd r22,Y+31
	ldd r23,Y+32
	sub r18,r22
	sbc r19,r23
	sub r18,r10
	sbc r19,r11
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L174
	ldi r31,0
	ldi r30,0
.L174:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L175
	ldi r23,0
	ldi r22,0
.L175:
	mul r30,r22
	movw r4,r0
	mul r30,r23
	add r5,r0
	mul r31,r22
	add r5,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L176
	ldi r23,0
	ldi r22,0
.L176:
	mul r22,r10
	movw r20,r0
	mul r22,r11
	add r21,r0
	mul r23,r10
	add r21,r0
	clr r1
	movw r10,r4
	or r10,r20
	or r11,r21
	movw r30,r2
	std Z+9,r19
	std Z+8,r18
	ldd r20,Z+10
	ldd r21,Z+11
	movw r18,r20
	ldd r22,Y+33
	ldd r23,Y+34
	sub r18,r22
	sbc r19,r23
	sub r18,r10
	sbc r19,r11
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L177
	ldi r31,0
	ldi r30,0
.L177:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L178
	ldi r23,0
	ldi r22,0
.L178:
	mul r30,r22
	movw r4,r0
	mul r30,r23
	add r5,r0
	mul r31,r22
	add r5,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L179
	ldi r23,0
	ldi r22,0
.L179:
	mul r22,r10
	movw r20,r0
	mul r22,r11
	add r21,r0
	mul r23,r10
	add r21,r0
	clr r1
	movw r10,r4
	or r10,r20
	or r11,r21
	movw r30,r2
	std Z+11,r19
	std Z+10,r18
	ldd r20,Z+12
	ldd r21,Z+13
	movw r18,r20
	sub r18,r10
	sbc r19,r11
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brne .L180
	ldi r31,0
	ldi r30,0
.L180:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L181
	ldi r23,0
	ldi r22,0
.L181:
	mul r30,r22
	movw r4,r0
	mul r30,r23
	add r5,r0
	mul r31,r22
	add r5,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r20
	cpc r19,r21
	breq .L182
	ldi r23,0
	ldi r22,0
.L182:
	mul r22,r10
	movw r20,r0
	mul r22,r11
	add r21,r0
	mul r23,r10
	add r21,r0
	clr r1
	movw r10,r4
	or r10,r20
	or r11,r21
	movw r30,r2
	std Z+13,r19
	std Z+12,r18
	movw r4,r6
	ldd r18,Y+35
	ldd r19,Y+36
	sub r4,r18
	sbc r5,r19
	sub r4,r10
	sbc r5,r11
	std Z+15,r5
	std Z+14,r4
	ldi r18,lo8(1)
	ldi r19,0
	ldd r20,Y+17
	ldd r21,Y+18
	ldd r22,Y+21
	ldd r23,Y+22
	cp r22,r20
	cpc r23,r21
	brlo .L183
	ldi r19,0
	ldi r18,0
.L183:
	ldi r20,lo8(1)
	ldi r21,0
	ldd r30,Y+17
	ldd r31,Y+18
	cp r30,r22
	cpc r31,r23
	brne .L184
	ldi r21,0
	ldi r20,0
.L184:
	mul r18,r20
	movw r22,r0
	mul r18,r21
	add r23,r0
	mul r19,r20
	add r23,r0
	clr r1
	ldi r20,lo8(1)
	ldi r21,0
	ldd r18,Y+21
	ldd r19,Y+22
	cp r30,r18
	cpc r31,r19
	breq .L185
	ldi r21,0
	ldi r20,0
.L185:
	ldd r30,Y+47
	ldd r31,Y+48
	mul r20,r30
	movw r18,r0
	mul r20,r31
	add r19,r0
	mul r21,r30
	add r19,r0
	clr r1
	or r18,r22
	or r19,r23
	ldd r22,Y+23
	ldd r23,Y+24
	ldi r31,1
	eor r22,r31
	ldd r20,Y+23
	ldd r21,Y+24
	mul r22,r20
	movw r30,r0
	mul r22,r21
	add r31,r0
	mul r23,r20
	add r31,r0
	clr r1
	movw r22,r30
	add r22,r18
	adc r23,r19
	std Y+18,r23
	std Y+17,r22
	ldi r18,lo8(1)
	ldi r19,0
	ldd r30,Y+19
	ldd r31,Y+20
	cp r8,r30
	cpc r9,r31
	brlo .L186
	ldi r19,0
	ldi r18,0
.L186:
	ldi r20,lo8(1)
	ldi r21,0
	ldd r22,Y+19
	ldd r23,Y+20
	cp r22,r8
	cpc r23,r9
	brne .L187
	ldi r21,0
	ldi r20,0
.L187:
	mul r18,r20
	movw r22,r0
	mul r18,r21
	add r23,r0
	mul r19,r20
	add r23,r0
	clr r1
	ldi r18,lo8(1)
	ldi r19,0
	ldd r30,Y+19
	ldd r31,Y+20
	cp r30,r8
	cpc r31,r9
	breq .L188
	ldi r19,0
	ldi r18,0
.L188:
	ldd r30,Y+45
	ldd r31,Y+46
	mul r18,r30
	movw r20,r0
	mul r18,r31
	add r21,r0
	mul r19,r30
	add r21,r0
	clr r1
	or r20,r22
	or r21,r23
	ldd r30,Y+17
	ldd r31,Y+18
	add r30,r20
	adc r31,r21
	ldi r18,lo8(1)
	ldi r19,0
	cp r16,r8
	cpc r17,r9
	brlo .L189
	ldi r19,0
	ldi r18,0
.L189:
	ldi r20,lo8(1)
	ldi r21,0
	cp r8,r16
	cpc r9,r17
	brne .L190
	ldi r21,0
	ldi r20,0
.L190:
	mul r18,r20
	movw r22,r0
	mul r18,r21
	add r23,r0
	mul r19,r20
	add r23,r0
	clr r1
	ldi r18,lo8(1)
	ldi r19,0
	cp r8,r16
	cpc r9,r17
	breq .L191
	ldi r19,0
	ldi r18,0
.L191:
	ldd r8,Y+43
	ldd r9,Y+44
	mul r18,r8
	movw r20,r0
	mul r18,r9
	add r21,r0
	mul r19,r8
	add r21,r0
	clr r1
	or r20,r22
	or r21,r23
	add r30,r20
	adc r31,r21
	ldi r18,lo8(1)
	ldi r19,0
	cp r24,r16
	cpc r25,r17
	brlo .L192
	ldi r19,0
	ldi r18,0
.L192:
	ldi r22,lo8(1)
	ldi r23,0
	cp r16,r24
	cpc r17,r25
	brne .L193
	ldi r23,0
	ldi r22,0
.L193:
	mul r18,r22
	movw r20,r0
	mul r18,r23
	add r21,r0
	mul r19,r22
	add r21,r0
	clr r1
	ldi r18,lo8(1)
	ldi r19,0
	cp r16,r24
	cpc r17,r25
	breq .L194
	ldi r19,0
	ldi r18,0
.L194:
	ldd r16,Y+41
	ldd r17,Y+42
	mul r18,r16
	movw r22,r0
	mul r18,r17
	add r23,r0
	mul r19,r16
	add r23,r0
	clr r1
	or r20,r22
	or r21,r23
	add r20,r30
	adc r21,r31
	ldi r22,lo8(1)
	ldi r23,0
	cp r26,r24
	cpc r27,r25
	brlo .L195
	ldi r23,0
	ldi r22,0
.L195:
	ldi r30,lo8(1)
	ldi r31,0
	cp r24,r26
	cpc r25,r27
	brne .L196
	ldi r31,0
	ldi r30,0
.L196:
	mul r22,r30
	movw r18,r0
	mul r22,r31
	add r19,r0
	mul r23,r30
	add r19,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r26
	cpc r25,r27
	breq .L197
	ldi r23,0
	ldi r22,0
.L197:
	ldd r30,Y+39
	ldd r31,Y+40
	mul r22,r30
	movw r24,r0
	mul r22,r31
	add r25,r0
	mul r23,r30
	add r25,r0
	clr r1
	or r18,r24
	or r19,r25
	add r20,r18
	adc r21,r19
	ldi r18,lo8(1)
	ldi r19,0
	cp r26,r14
	cpc r27,r15
	brlo .L198
	ldi r19,0
	ldi r18,0
.L198:
	ldi r22,lo8(1)
	ldi r23,0
	cp r26,r14
	cpc r27,r15
	brne .L199
	ldi r23,0
	ldi r22,0
.L199:
	mul r18,r22
	movw r24,r0
	mul r18,r23
	add r25,r0
	mul r19,r22
	add r25,r0
	clr r1
	ldi r18,lo8(1)
	ldi r19,0
	cp r26,r14
	cpc r27,r15
	breq .L200
	ldi r19,0
	ldi r18,0
.L200:
	ldd r8,Y+37
	ldd r9,Y+38
	mul r18,r8
	movw r22,r0
	mul r18,r9
	add r23,r0
	mul r19,r8
	add r23,r0
	clr r1
	or r24,r22
	or r25,r23
	sub r20,r24
	sbc r21,r25
	ldi r18,lo8(1)
	ldi r19,0
	cp r14,r12
	cpc r15,r13
	brlo .L201
	ldi r19,0
	ldi r18,0
.L201:
	ldi r22,lo8(1)
	ldi r23,0
	cp r14,r12
	cpc r15,r13
	brne .L202
	ldi r23,0
	ldi r22,0
.L202:
	mul r18,r22
	movw r24,r0
	mul r18,r23
	add r25,r0
	mul r19,r22
	add r25,r0
	clr r1
	ldi r18,lo8(1)
	ldi r19,0
	cp r14,r12
	cpc r15,r13
	breq .L203
	ldi r19,0
	ldi r18,0
.L203:
	ldd r16,Y+25
	ldd r17,Y+26
	mul r18,r16
	movw r22,r0
	mul r18,r17
	add r23,r0
	mul r19,r16
	add r23,r0
	clr r1
	or r24,r22
	or r25,r23
	sub r20,r24
	sbc r21,r25
	ldi r18,lo8(1)
	ldi r19,0
	cp r12,r6
	cpc r13,r7
	brlo .L204
	ldi r19,0
	ldi r18,0
.L204:
	ldi r22,lo8(1)
	ldi r23,0
	cp r12,r6
	cpc r13,r7
	brne .L205
	ldi r23,0
	ldi r22,0
.L205:
	mul r18,r22
	movw r24,r0
	mul r18,r23
	add r25,r0
	mul r19,r22
	add r25,r0
	clr r1
	ldi r18,lo8(1)
	ldi r19,0
	cp r12,r6
	cpc r13,r7
	breq .L206
	ldi r19,0
	ldi r18,0
.L206:
	ldd r26,Y+27
	ldd r27,Y+28
	mul r18,r26
	movw r22,r0
	mul r18,r27
	add r23,r0
	mul r19,r26
	add r23,r0
	clr r1
	or r24,r22
	or r25,r23
	sub r20,r24
	sbc r21,r25
	ldi r18,lo8(1)
	ldi r19,0
	cp r6,r4
	cpc r7,r5
	brlo .L207
	ldi r19,0
	ldi r18,0
.L207:
	ldi r22,lo8(1)
	ldi r23,0
	cp r6,r4
	cpc r7,r5
	brne .L208
	ldi r23,0
	ldi r22,0
.L208:
	mul r18,r22
	movw r24,r0
	mul r18,r23
	add r25,r0
	mul r19,r22
	add r25,r0
	clr r1
	ldi r18,lo8(1)
	ldi r19,0
	cp r6,r4
	cpc r7,r5
	breq .L209
	ldi r19,0
	ldi r18,0
.L209:
	mul r18,r10
	movw r22,r0
	mul r18,r11
	add r23,r0
	mul r19,r10
	add r23,r0
	clr r1
	or r24,r22
	or r25,r23
	movw r6,r20
	sub r6,r24
	sbc r7,r25
	sbrs r7,7
	rjmp .L210
	rjmp .L273
.L274:
	movw r26,r2
	ld r14,X+
	ld r15,X
	sbiw r26,1
	adiw r26,2
	ld r16,X+
	ld r17,X
	sbiw r26,2+1
	adiw r26,4
	ld r22,X+
	ld r23,X
	sbiw r26,4+1
	adiw r26,6
	ld r30,X+
	ld r31,X
	sbiw r26,6+1
	adiw r26,8
	ld r20,X+
	ld r21,X
	sbiw r26,8+1
	adiw r26,10
	ld r18,X+
	ld r19,X
	sbiw r26,10+1
	adiw r26,12
	ld r24,X+
	ld r25,X
.L236:
	clr r12
	inc r12
	mov r13,__zero_reg__
	ldi r26,-1
	cp r14,r26
	cpc r15,r26
	brne .L242
	mov r13,__zero_reg__
	mov r12,__zero_reg__
.L242:
	ldi r27,-1
	sub r14,r27
	sbc r15,r27
	movw r26,r2
	st X+,r14
	st X,r15
	movw r14,r16
	ldi r27,-1
	sub r14,r27
	sbc r15,r27
	sub r14,r12
	sbc r15,r13
	ldi r26,lo8(1)
	ldi r27,0
	std Y+20,r27
	std Y+19,r26
	cp r16,r14
	cpc r17,r15
	brlo .L243
	std Y+20,__zero_reg__
	std Y+19,__zero_reg__
.L243:
	ldi r26,lo8(1)
	ldi r27,0
	std Y+18,r27
	std Y+17,r26
	cp r14,r16
	cpc r15,r17
	brne .L244
	std Y+18,__zero_reg__
	std Y+17,__zero_reg__
	ldd r26,Y+17
	ldd r27,Y+18
.L244:
	ldd r10,Y+19
	ldd r11,Y+20
	mul r10,r26
	movw r8,r0
	mul r10,r27
	add r9,r0
	mul r11,r26
	add r9,r0
	clr r1
	ldi r26,lo8(1)
	ldi r27,0
	cp r14,r16
	cpc r15,r17
	breq .L245
	ldi r27,0
	ldi r26,0
.L245:
	mul r26,r12
	movw r16,r0
	mul r26,r13
	add r17,r0
	mul r27,r12
	add r17,r0
	clr r1
	movw r12,r8
	or r12,r16
	or r13,r17
	movw r26,r2
	adiw r26,2+1
	st X,r15
	st -X,r14
	sbiw r26,2
	movw r26,r22
	adiw r26,1
	movw r10,r26
	sub r10,r12
	sbc r11,r13
	clr r14
	inc r14
	mov r15,__zero_reg__
	cp r22,r10
	cpc r23,r11
	brlo .L246
	mov r15,__zero_reg__
	mov r14,__zero_reg__
.L246:
	ldi r16,lo8(1)
	ldi r17,0
	cp r10,r22
	cpc r11,r23
	brne .L247
	ldi r17,0
	ldi r16,0
.L247:
	mul r14,r16
	movw r8,r0
	mul r14,r17
	add r9,r0
	mul r15,r16
	add r9,r0
	clr r1
	ldi r16,lo8(1)
	ldi r17,0
	cp r10,r22
	cpc r11,r23
	breq .L248
	ldi r17,0
	ldi r16,0
.L248:
	mul r16,r12
	movw r22,r0
	mul r16,r13
	add r23,r0
	mul r17,r12
	add r23,r0
	clr r1
	or r22,r8
	or r23,r9
	movw r26,r2
	adiw r26,4+1
	st X,r11
	st -X,r10
	sbiw r26,4
	movw r26,r30
	sub r26,r22
	sbc r27,r23
	clr r14
	inc r14
	mov r15,__zero_reg__
	cp r30,r26
	cpc r31,r27
	brlo .L249
	mov r15,__zero_reg__
	mov r14,__zero_reg__
.L249:
	ldi r16,lo8(1)
	ldi r17,0
	cp r26,r30
	cpc r27,r31
	brne .L250
	ldi r17,0
	ldi r16,0
.L250:
	mul r14,r16
	movw r12,r0
	mul r14,r17
	add r13,r0
	mul r15,r16
	add r13,r0
	clr r1
	ldi r16,lo8(1)
	ldi r17,0
	cp r26,r30
	cpc r27,r31
	breq .L251
	ldi r17,0
	ldi r16,0
.L251:
	mul r16,r22
	movw r30,r0
	mul r16,r23
	add r31,r0
	mul r17,r22
	add r31,r0
	clr r1
	or r12,r30
	or r13,r31
	movw r30,r2
	std Z+7,r27
	std Z+6,r26
	movw r22,r20
	sub r22,r12
	sbc r23,r13
	ldi r26,lo8(1)
	ldi r27,0
	cp r20,r22
	cpc r21,r23
	brlo .L252
	ldi r27,0
	ldi r26,0
.L252:
	ldi r16,lo8(1)
	ldi r17,0
	cp r22,r20
	cpc r23,r21
	brne .L253
	ldi r17,0
	ldi r16,0
.L253:
	mul r26,r16
	movw r14,r0
	mul r26,r17
	add r15,r0
	mul r27,r16
	add r15,r0
	clr r1
	ldi r26,lo8(1)
	ldi r27,0
	cp r22,r20
	cpc r23,r21
	breq .L254
	ldi r27,0
	ldi r26,0
.L254:
	mul r26,r12
	movw r20,r0
	mul r26,r13
	add r21,r0
	mul r27,r12
	add r21,r0
	clr r1
	or r14,r20
	or r15,r21
	movw r26,r2
	adiw r26,8+1
	st X,r23
	st -X,r22
	sbiw r26,8
	movw r20,r18
	sub r20,r14
	sbc r21,r15
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r20
	cpc r19,r21
	brlo .L255
	ldi r31,0
	ldi r30,0
.L255:
	ldi r26,lo8(1)
	ldi r27,0
	cp r20,r18
	cpc r21,r19
	brne .L256
	ldi r27,0
	ldi r26,0
.L256:
	mul r30,r26
	movw r22,r0
	mul r30,r27
	add r23,r0
	mul r31,r26
	add r23,r0
	clr r1
	ldi r30,lo8(1)
	ldi r31,0
	cp r20,r18
	cpc r21,r19
	breq .L257
	ldi r31,0
	ldi r30,0
.L257:
	mul r30,r14
	movw r18,r0
	mul r30,r15
	add r19,r0
	mul r31,r14
	add r19,r0
	clr r1
	or r22,r18
	or r23,r19
	movw r30,r2
	std Z+11,r21
	std Z+10,r20
	movw r18,r24
	subi r18,1
	sbc r19,__zero_reg__
	sub r18,r22
	sbc r19,r23
	ldi r30,lo8(1)
	ldi r31,0
	cp r24,r18
	cpc r25,r19
	brlo .L258
	ldi r31,0
	ldi r30,0
.L258:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L259
	ldi r27,0
	ldi r26,0
.L259:
	mul r30,r26
	movw r20,r0
	mul r30,r27
	add r21,r0
	mul r31,r26
	add r21,r0
	clr r1
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r24
	cpc r19,r25
	breq .L260
	ldi r31,0
	ldi r30,0
.L260:
	mul r30,r22
	movw r24,r0
	mul r30,r23
	add r25,r0
	mul r31,r22
	add r25,r0
	clr r1
	or r20,r24
	or r21,r25
	movw r26,r2
	adiw r26,12+1
	st X,r19
	st -X,r18
	sbiw r26,12
	ldi r24,lo8(1)
	ldi r25,0
	sub r24,r20
	sbc r25,r21
	add r24,r4
	adc r25,r5
	adiw r26,14+1
	st X,r25
	st -X,r24
	sbiw r26,14
	ldi r22,lo8(1)
	ldi r23,0
	cp r4,r24
	cpc r5,r25
	brlo .L261
	ldi r23,0
	ldi r22,0
.L261:
	ldi r30,lo8(1)
	ldi r31,0
	cp r24,r4
	cpc r25,r5
	brne .L262
	ldi r31,0
	ldi r30,0
.L262:
	mul r22,r30
	movw r18,r0
	mul r22,r31
	add r19,r0
	mul r23,r30
	add r19,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r4
	cpc r25,r5
	breq .L263
	ldi r23,0
	ldi r22,0
.L263:
	mul r22,r20
	movw r30,r0
	mul r22,r21
	add r31,r0
	mul r23,r20
	add r31,r0
	clr r1
	or r18,r30
	or r19,r31
	sub r6,r18
	sbc r7,r19
	movw r4,r24
.L210:
	cp r6,__zero_reg__
	cpc r7,__zero_reg__
	breq .+2
	rjmp .L274
	ldi r27,-1
	cp r4,r27
	cpc r5,r27
	breq .+2
	rjmp .L18
	movw r30,r2
	ldd r24,Z+12
	ldd r25,Z+13
	sbiw r24,0
	brne .+2
	rjmp .L18
	ldd r22,Z+4
	ldd r23,Z+5
	ldd __tmp_reg__,Z+6
	ldd r31,Z+7
	mov r30,__tmp_reg__
	movw r26,r2
	adiw r26,8
	ld r20,X+
	ld r21,X
	sbiw r26,8+1
	adiw r26,10
	ld r18,X+
	ld r19,X
	sbiw r26,10+1
	cpi r24,2
	cpc r25,__zero_reg__
	brlo .+2
	rjmp .L275
	cp r18,__zero_reg__
	cpc r19,__zero_reg__
	breq .+2
	rjmp .L272
	cp r20,__zero_reg__
	cpc r21,__zero_reg__
	breq .+2
	rjmp .L272
	sbiw r30,0
	breq .+2
	rjmp .L276
	cpi r22,-1
	sbci r23,-1
	breq .+2
	rjmp .L18
	movw r26,r2
	adiw r26,2
	ld r24,X+
	ld r25,X
	adiw r24,1
	breq .+2
	rjmp .L18
	movw r26,r2
	ld r14,X+
	ld r15,X
	ldi r27,-1
	cp r14,r27
	cpc r15,r27
	breq .+2
	rjmp .L18
	ldi r19,0
	ldi r18,0
	ldi r21,0
	ldi r20,0
	ldi r22,lo8(-1)
	ldi r23,lo8(-1)
	ldi r16,lo8(-1)
	ldi r17,lo8(-1)
	ldi r24,lo8(1)
	ldi r25,0
	rjmp .L236
.L273:
	movw r30,r2
	ldd r22,Z+2
	ldd r23,Z+3
	ldd r20,Z+4
	ldd r21,Z+5
	ldd r14,Z+6
	ldd r15,Z+7
	ldd r12,Z+8
	ldd r13,Z+9
	ldd r10,Z+10
	ldd r11,Z+11
	ldd r18,Z+12
	ldd r19,Z+13
	ld r24,Z
	ldd r25,Z+1
	movw r16,r24
	subi r16,1
	sbc r17,__zero_reg__
	std Y+24,r17
	std Y+23,r16
	movw r24,r16
	rjmp .L233
.L264:
	std Y+24,r25
	std Y+23,r24
.L233:
	ldi r30,lo8(1)
	ldi r31,0
	adiw r24,1
	brne .L211
	ldi r31,0
	ldi r30,0
.L211:
	movw r8,r30
	ldi r27,1
	sub r8,r27
	sbc r9,__zero_reg__
	add r8,r22
	adc r9,r23
	ldi r24,lo8(1)
	ldi r25,0
	cp r8,r22
	cpc r9,r23
	brlo .L212
	ldi r25,0
	ldi r24,0
.L212:
	ldi r26,lo8(1)
	ldi r27,0
	cp r8,r22
	cpc r9,r23
	brne .L213
	ldi r27,0
	ldi r26,0
.L213:
	mul r24,r26
	movw r16,r0
	mul r24,r27
	add r17,r0
	mul r25,r26
	add r17,r0
	clr r1
	ldi r26,lo8(1)
	ldi r27,0
	cp r8,r22
	cpc r9,r23
	breq .L214
	ldi r27,0
	ldi r26,0
.L214:
	mul r26,r30
	movw r24,r0
	mul r26,r31
	add r25,r0
	mul r27,r30
	add r25,r0
	clr r1
	or r24,r16
	or r25,r17
	movw r16,r24
	subi r16,1
	sbc r17,__zero_reg__
	add r16,r20
	adc r17,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r16,r20
	cpc r17,r21
	brlo .L215
	ldi r23,0
	ldi r22,0
.L215:
	ldi r30,lo8(1)
	ldi r31,0
	cp r16,r20
	cpc r17,r21
	brne .L216
	ldi r31,0
	ldi r30,0
.L216:
	mul r22,r30
	movw r26,r0
	mul r22,r31
	add r27,r0
	mul r23,r30
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r16,r20
	cpc r17,r21
	breq .L217
	ldi r23,0
	ldi r22,0
.L217:
	mul r22,r24
	movw r20,r0
	mul r22,r25
	add r21,r0
	mul r23,r24
	add r21,r0
	clr r1
	or r20,r26
	or r21,r27
	movw r26,r20
	add r26,r14
	adc r27,r15
	ldi r24,lo8(1)
	ldi r25,0
	cp r26,r14
	cpc r27,r15
	brlo .L218
	ldi r25,0
	ldi r24,0
.L218:
	ldi r22,lo8(1)
	ldi r23,0
	cp r26,r14
	cpc r27,r15
	brne .L219
	ldi r23,0
	ldi r22,0
.L219:
	mul r24,r22
	movw r30,r0
	mul r24,r23
	add r31,r0
	mul r25,r22
	add r31,r0
	clr r1
	ldi r24,lo8(1)
	ldi r25,0
	cp r26,r14
	cpc r27,r15
	breq .L220
	ldi r25,0
	ldi r24,0
.L220:
	mul r24,r20
	movw r22,r0
	mul r24,r21
	add r23,r0
	mul r25,r20
	add r23,r0
	clr r1
	or r22,r30
	or r23,r31
	movw r30,r22
	add r30,r12
	adc r31,r13
	std Y+18,r31
	std Y+17,r30
	ldi r24,lo8(1)
	ldi r25,0
	cp r30,r12
	cpc r31,r13
	brlo .L221
	ldi r25,0
	ldi r24,0
.L221:
	ldi r20,lo8(1)
	ldi r21,0
	cp r30,r12
	cpc r31,r13
	brne .L222
	ldi r21,0
	ldi r20,0
.L222:
	mul r24,r20
	movw r30,r0
	mul r24,r21
	add r31,r0
	mul r25,r20
	add r31,r0
	clr r1
	ldi r24,lo8(1)
	ldi r25,0
	ldd r20,Y+17
	ldd r21,Y+18
	cp r20,r12
	cpc r21,r13
	breq .L223
	ldi r25,0
	ldi r24,0
.L223:
	mul r24,r22
	movw r20,r0
	mul r24,r23
	add r21,r0
	mul r25,r22
	add r21,r0
	clr r1
	or r30,r20
	or r31,r21
	movw r22,r30
	add r22,r10
	adc r23,r11
	std Y+20,r23
	std Y+19,r22
	ldi r24,lo8(1)
	ldi r25,0
	cp r22,r10
	cpc r23,r11
	brlo .L224
	ldi r25,0
	ldi r24,0
.L224:
	ldi r20,lo8(1)
	ldi r21,0
	cp r22,r10
	cpc r23,r11
	brne .L225
	ldi r21,0
	ldi r20,0
.L225:
	mul r24,r20
	movw r22,r0
	mul r24,r21
	add r23,r0
	mul r25,r20
	add r23,r0
	clr r1
	ldi r24,lo8(1)
	ldi r25,0
	ldd r20,Y+19
	ldd r21,Y+20
	cp r20,r10
	cpc r21,r11
	breq .L226
	ldi r25,0
	ldi r24,0
.L226:
	mul r24,r30
	movw r20,r0
	mul r24,r31
	add r21,r0
	mul r25,r30
	add r21,r0
	clr r1
	or r22,r20
	or r23,r21
	movw r24,r22
	adiw r24,1
	movw r30,r24
	add r30,r18
	adc r31,r19
	std Y+22,r31
	std Y+21,r30
	ldi r20,lo8(1)
	ldi r21,0
	cp r30,r18
	cpc r31,r19
	brlo .L227
	ldi r21,0
	ldi r20,0
.L227:
	ldi r30,lo8(1)
	ldi r31,0
	ldd r10,Y+21
	ldd r11,Y+22
	cp r10,r18
	cpc r11,r19
	brne .L228
	ldi r31,0
	ldi r30,0
.L228:
	mul r20,r30
	movw r24,r0
	mul r20,r31
	add r25,r0
	mul r21,r30
	add r25,r0
	clr r1
	ldi r20,lo8(1)
	ldi r21,0
	ldd r30,Y+21
	ldd r31,Y+22
	cp r30,r18
	cpc r31,r19
	breq .L229
	ldi r21,0
	ldi r20,0
.L229:
	mul r20,r22
	movw r18,r0
	mul r20,r23
	add r19,r0
	mul r21,r22
	add r19,r0
	clr r1
	or r24,r18
	or r25,r19
	movw r30,r24
	sbiw r30,1
	add r30,r4
	adc r31,r5
	ldi r20,lo8(1)
	ldi r21,0
	cp r30,r4
	cpc r31,r5
	brlo .L230
	ldi r21,0
	ldi r20,0
.L230:
	ldi r22,lo8(1)
	ldi r23,0
	cp r30,r4
	cpc r31,r5
	brne .L231
	ldi r23,0
	ldi r22,0
.L231:
	mul r20,r22
	movw r18,r0
	mul r20,r23
	add r19,r0
	mul r21,r22
	add r19,r0
	clr r1
	ldi r20,lo8(1)
	ldi r21,0
	cp r30,r4
	cpc r31,r5
	breq .L232
	ldi r21,0
	ldi r20,0
.L232:
	mul r20,r24
	movw r22,r0
	mul r20,r25
	add r23,r0
	mul r21,r24
	add r23,r0
	clr r1
	or r18,r22
	or r19,r23
	add r6,r18
	adc r7,r19
	ldd r24,Y+23
	ldd r25,Y+24
	sbiw r24,1
	movw r22,r8
	movw r20,r16
	movw r14,r26
	ldd r12,Y+17
	ldd r13,Y+18
	ldd r10,Y+19
	ldd r11,Y+20
	ldd r18,Y+21
	ldd r19,Y+22
	movw r4,r30
	cp r6,__zero_reg__
	cpc r7,__zero_reg__
	breq .+2
	rjmp .L264
	movw r20,r10
	movw r22,r18
	ldd r10,Y+23
	ldd r11,Y+24
	movw r30,r2
	std Z+1,r11
	st Z,r10
	std Z+3,r9
	std Z+2,r8
	std Z+5,r17
	std Z+4,r16
	std Z+7,r27
	std Z+6,r26
	ldd r16,Y+17
	ldd r17,Y+18
	std Z+9,r17
	std Z+8,r16
	std Z+11,r21
	std Z+10,r20
	std Z+13,r23
	std Z+12,r22
	std Z+15,r5
	std Z+14,r4
.L18:
/* epilogue start */
	adiw r28,48
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
.L272:
	movw r26,r2
	ld r14,X+
	ld r15,X
	sbiw r26,1
	adiw r26,2
	ld r16,X+
	ld r17,X
	ldi r24,lo8(1)
	ldi r25,0
	rjmp .L236
.L275:
	ld r14,X+
	ld r15,X
	sbiw r26,1
	adiw r26,2
	ld r16,X+
	ld r17,X
	rjmp .L236
.L276:
	ld r14,X+
	ld r15,X
	sbiw r26,1
	adiw r26,2
	ld r16,X+
	ld r17,X
	movw r18,r6
	ldi r24,lo8(1)
	ldi r25,0
	rjmp .L236
	.size	vli_mmod_fast_secp256r1, .-vli_mmod_fast_secp256r1
.global	uECC_set_rng
	.type	uECC_set_rng, @function
uECC_set_rng:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	sts g_rng_function+1,r25
	sts g_rng_function,r24
/* epilogue start */
	ret
	.size	uECC_set_rng, .-uECC_set_rng
.global	uECC_get_rng
	.type	uECC_get_rng, @function
uECC_get_rng:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	lds r24,g_rng_function
	lds r25,g_rng_function+1
/* epilogue start */
	ret
	.size	uECC_get_rng, .-uECC_get_rng
.global	uECC_curve_private_key_size
	.type	uECC_curve_private_key_size, @function
uECC_curve_private_key_size:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	movw r30,r24
	ldd r18,Z+2
	ldd r19,Z+3
	movw r24,r18
	adiw r24,7
	sbrc r25,7
	adiw r24,7
.L280:
	asr r25
	ror r24
	asr r25
	ror r24
	asr r25
	ror r24
/* epilogue start */
	ret
	.size	uECC_curve_private_key_size, .-uECC_curve_private_key_size
.global	uECC_curve_public_key_size
	.type	uECC_curve_public_key_size, @function
uECC_curve_public_key_size:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	movw r30,r24
	ldd r24,Z+1
	lsl r24
	sbc r25,r25
/* epilogue start */
	ret
	.size	uECC_curve_public_key_size, .-uECC_curve_public_key_size
.global	uECC_vli_clear
	.type	uECC_vli_clear, @function
uECC_vli_clear:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	cp __zero_reg__,r22
	brge .L282
	subi r22,lo8(-(-1))
	mov r20,r22
	ldi r21,0
	subi r20,-1
	sbci r21,-1
	lsl r20
	rol r21
	ldi r23,0
	ldi r22,0
	jmp memset
.L282:
/* epilogue start */
	ret
	.size	uECC_vli_clear, .-uECC_vli_clear
.global	uECC_vli_isZero
	.type	uECC_vli_isZero, @function
uECC_vli_isZero:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	cp __zero_reg__,r22
	brge .L288
	movw r30,r24
	subi r22,lo8(-(-1))
	mov r24,r22
	ldi r25,0
	lsl r24
	rol r25
	movw r18,r30
	subi r18,-2
	sbci r19,-1
	add r24,r18
	adc r25,r19
	ldi r19,0
	ldi r18,0
.L286:
	ld r20,Z+
	ld r21,Z+
	or r18,r20
	or r19,r21
	cp r24,r30
	cpc r25,r31
	brne .L286
	ldi r24,lo8(1)
	ldi r25,0
	or r18,r19
	brne .L293
/* epilogue start */
	ret
.L293:
	ldi r24,0
	ret
.L288:
	ldi r24,lo8(1)
	ldi r25,0
/* epilogue start */
	ret
	.size	uECC_vli_isZero, .-uECC_vli_isZero
.global	uECC_vli_testBit
	.type	uECC_vli_testBit, @function
uECC_vli_testBit:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	movw r18,r22
	asr r19
	ror r18
	asr r19
	ror r18
	asr r19
	ror r18
	asr r19
	ror r18
	asr r19
	ror r18
	lsl r18
	rol r19
	add r18,r24
	adc r19,r25
	andi r22,31
	clr r23
	ldi r24,lo8(1)
	ldi r25,0
	rjmp 2f
	1:
	lsl r24
	rol r25
	2:
	dec r22
	brpl 1b
	movw r30,r18
	ld r18,Z
	ldd r19,Z+1
	and r24,r18
	and r25,r19
/* epilogue start */
	ret
	.size	uECC_vli_testBit, .-uECC_vli_testBit
.global	uECC_vli_numBits
	.type	uECC_vli_numBits, @function
uECC_vli_numBits:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	ldi r18,lo8(-1)
	add r18,r22
	sbrc r18,7
	rjmp .L296
	mov r30,r18
	lsl r30
	sbc r31,r31
	add r30,r24
	adc r31,r25
	ld r20,Z
	ldd r21,Z+1
	or r20,r21
	brne .L296
	ldi r30,lo8(-2)
	add r30,r22
	mov __tmp_reg__,r30
	lsl r0
	sbc r31,r31
	adiw r30,1
	lsl r30
	rol r31
	add r30,r24
	adc r31,r25
	rjmp .L298
.L307:
	ld r21,-Z
	ld r20,-Z
	or r20,r21
	brne .L296
.L298:
	subi r18,1
	brcc .L307
.L302:
	ldi r25,0
	ldi r24,0
/* epilogue start */
	ret
.L296:
	subi r18,lo8(-(1))
	breq .L302
	mov __tmp_reg__,r18
	lsl r0
	sbc r19,r19
	movw r20,r18
	subi r20,1
	sbci r21,-128
	lsl r20
	rol r21
	add r24,r20
	adc r25,r21
	movw r30,r24
	ld r20,Z
	ldd r21,Z+1
	ldi r23,0
	ldi r22,0
	cp r20,__zero_reg__
	cpc r21,__zero_reg__
	breq .L299
.L300:
	lsr r21
	ror r20
	subi r22,-1
	sbci r23,-1
	cp r20,__zero_reg__
	cpc r21,__zero_reg__
	brne .L300
.L299:
	movw r24,r18
	sbiw r24,1
	lsl r24
	rol r25
	swap r24
	swap r25
	andi r25,0xf0
	eor r25,r24
	andi r24,0xf0
	eor r25,r24
	add r24,r22
	adc r25,r23
	ret
	.size	uECC_vli_numBits, .-uECC_vli_numBits
.global	uECC_vli_set
	.type	uECC_vli_set, @function
uECC_vli_set:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	cp __zero_reg__,r20
	brge .L308
	movw r30,r22
	movw r26,r24
	subi r20,lo8(-(-1))
	mov r24,r20
	ldi r25,0
	lsl r24
	rol r25
	movw r18,r22
	subi r18,-2
	sbci r19,-1
	add r24,r18
	adc r25,r19
.L310:
	ld r18,Z+
	ld r19,Z+
	st X+,r18
	st X+,r19
	cp r24,r30
	cpc r25,r31
	brne .L310
.L308:
/* epilogue start */
	ret
	.size	uECC_vli_set, .-uECC_vli_set
.global	uECC_vli_cmp_unsafe
	.type	uECC_vli_cmp_unsafe, @function
uECC_vli_cmp_unsafe:
	push r28
	push r29
/* prologue: function */
/* frame size = 0 */
/* stack size = 2 */
.L__stack_usage = 2
	movw r26,r24
	ldi r25,lo8(-1)
	add r25,r20
	sbrc r25,7
	rjmp .L316
	mov r18,r25
	lsl r18
	sbc r19,r19
	movw r30,r26
	add r30,r18
	adc r31,r19
	ld __tmp_reg__,Z+
	ld r31,Z
	mov r30,__tmp_reg__
	add r18,r22
	adc r19,r23
	movw r28,r18
	ld r18,Y
	ldd r19,Y+1
	cp r18,r30
	cpc r19,r31
	brlo .L319
	cp r30,r18
	cpc r31,r19
	brlo .L320
	ldi r30,lo8(-2)
	add r30,r20
	mov __tmp_reg__,r30
	lsl r0
	sbc r31,r31
	adiw r30,1
	lsl r30
	rol r31
	add r26,r30
	adc r27,r31
	add r30,r22
	adc r31,r23
	rjmp .L314
.L315:
	ld r21,-X
	ld r20,-X
	ld r19,-Z
	ld r18,-Z
	cp r18,r20
	cpc r19,r21
	brlo .L319
	cp r20,r18
	cpc r21,r19
	brlo .L320
.L314:
	subi r25,1
	brcc .L315
.L316:
	ldi r24,0
/* epilogue start */
	pop r29
	pop r28
	ret
.L319:
	ldi r24,lo8(1)
/* epilogue start */
	pop r29
	pop r28
	ret
.L320:
	ldi r24,lo8(-1)
/* epilogue start */
	pop r29
	pop r28
	ret
	.size	uECC_vli_cmp_unsafe, .-uECC_vli_cmp_unsafe
.global	uECC_vli_equal
	.type	uECC_vli_equal, @function
uECC_vli_equal:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	subi r20,lo8(-(-1))
	sbrc r20,7
	rjmp .L325
	mov r30,r20
	mov __tmp_reg__,r20
	lsl r0
	sbc r31,r31
	adiw r30,1
	lsl r30
	rol r31
	movw r26,r24
	add r26,r30
	adc r27,r31
	add r30,r22
	adc r31,r23
	ldi r23,0
	ldi r22,0
.L323:
	ld r19,-X
	ld r18,-X
	ld r25,-Z
	ld r24,-Z
	eor r18,r24
	eor r19,r25
	or r22,r18
	or r23,r19
	subi r20,1
	brcc .L323
	ldi r24,lo8(1)
	ldi r25,0
	or r22,r23
	breq .L327
/* epilogue start */
	ret
.L327:
	ldi r24,0
	ret
.L325:
	ldi r24,0
	ldi r25,0
/* epilogue start */
	ret
	.size	uECC_vli_equal, .-uECC_vli_equal
.global	cond_set
	.type	cond_set, @function
cond_set:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	ldi r18,lo8(1)
	ldi r19,0
	cp r20,__zero_reg__
	cpc r21,__zero_reg__
	breq .L329
	ldi r19,0
	ldi r18,0
.L329:
	mul r18,r22
	movw r30,r0
	mul r18,r23
	add r31,r0
	mul r19,r22
	add r31,r0
	clr r1
	mul r24,r20
	movw r18,r0
	mul r24,r21
	add r19,r0
	mul r25,r20
	add r19,r0
	clr r1
	movw r24,r30
	or r24,r18
	or r25,r19
/* epilogue start */
	ret
	.size	cond_set, .-cond_set
.global	uECC_vli_sub
	.type	uECC_vli_sub, @function
uECC_vli_sub:
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
/* prologue: function */
/* frame size = 0 */
/* stack size = 10 */
.L__stack_usage = 10
	cp __zero_reg__,r18
	brlt .+2
	rjmp .L339
	movw r30,r22
	movw r16,r20
	movw r28,r24
	subi r18,lo8(-(-1))
	mov r26,r18
	ldi r27,0
	lsl r26
	rol r27
	movw r24,r30
	adiw r24,2
	movw r10,r26
	add r10,r24
	adc r11,r25
	ldi r25,0
	ldi r24,0
.L338:
	ld r20,Z+
	ld r21,Z+
	movw r26,r16
	ld r18,X+
	ld r19,X+
	movw r16,r26
	movw r22,r20
	sub r22,r18
	sbc r23,r19
	movw r18,r22
	sub r18,r24
	sbc r19,r25
	clr r12
	inc r12
	mov r13,__zero_reg__
	cp r20,r18
	cpc r21,r19
	brne .L335
	mov r13,__zero_reg__
	mov r12,__zero_reg__
.L335:
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	brlo .L336
	ldi r23,0
	ldi r22,0
.L336:
	mul r12,r22
	movw r14,r0
	mul r12,r23
	add r15,r0
	mul r13,r22
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r20,r18
	cpc r21,r19
	breq .L337
	ldi r23,0
	ldi r22,0
.L337:
	mul r22,r24
	movw r20,r0
	mul r22,r25
	add r21,r0
	mul r23,r24
	add r21,r0
	clr r1
	movw r24,r14
	or r24,r20
	or r25,r21
	st Y+,r18
	st Y+,r19
	cp r10,r30
	cpc r11,r31
	brne .L338
.L333:
/* epilogue start */
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	ret
.L339:
	ldi r25,0
	ldi r24,0
	rjmp .L333
	.size	uECC_vli_sub, .-uECC_vli_sub
.global	uECC_vli_cmp
	.type	uECC_vli_cmp, @function
uECC_vli_cmp:
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,16
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 16 */
/* stack size = 32 */
.L__stack_usage = 32
	cp __zero_reg__,r20
	brlt .+2
	rjmp .L349
	movw r30,r24
	movw r16,r22
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r4,r22
	subi r20,lo8(-(-1))
	mov r6,r20
	mov r7,__zero_reg__
	lsl r6
	rol r7
	movw r8,r24
	ldi r23,2
	add r8,r23
	adc r9,__zero_reg__
	add r8,r6
	adc r9,r7
	movw r12,r4
	ldi r21,0
	ldi r20,0
.L346:
	ld r18,Z+
	ld r19,Z+
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L343
	ldi r23,0
	ldi r22,0
.L343:
	clr r14
	inc r14
	mov r15,__zero_reg__
	cp r18,r24
	cpc r19,r25
	brne .L344
	mov r15,__zero_reg__
	mov r14,__zero_reg__
.L344:
	mul r22,r14
	movw r10,r0
	mul r22,r15
	add r11,r0
	mul r23,r14
	add r11,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L345
	ldi r23,0
	ldi r22,0
.L345:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r10
	or r20,r18
	or r21,r19
	movw r26,r12
	st X+,r24
	st X+,r25
	movw r12,r26
	cp r8,r30
	cpc r9,r31
	brne .L346
	movw r24,r4
	adiw r24,2
	add r6,r24
	adc r7,r25
	ldi r19,0
	ldi r18,0
	rjmp .L347
.L353:
	adiw r24,2
.L347:
	movw r30,r4
	ld r22,Z
	ldd r23,Z+1
	movw r4,r24
	or r18,r22
	or r19,r23
	cp r6,r24
	cpc r7,r25
	brne .L353
	ldi r24,lo8(1)
	or r18,r19
	breq .L354
.L348:
	lsl r20
	sub r24,r20
.L341:
/* epilogue start */
	adiw r28,16
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	ret
.L354:
	ldi r24,0
	rjmp .L348
.L349:
	ldi r24,0
	rjmp .L341
	.size	uECC_vli_cmp, .-uECC_vli_cmp
.global	uECC_vli_modAdd
	.type	uECC_vli_modAdd, @function
uECC_vli_modAdd:
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
/* prologue: function */
/* frame size = 0 */
/* stack size = 14 */
.L__stack_usage = 14
	movw r8,r24
	movw r6,r18
	cp __zero_reg__,r16
	brlt .+2
	rjmp .L356
	movw r30,r22
	movw r26,r20
	movw r14,r24
	ldi r17,lo8(-1)
	add r17,r16
	movw r24,r22
	adiw r24,2
	mov r10,r17
	mov r11,__zero_reg__
	lsl r10
	rol r11
	add r10,r24
	adc r11,r25
	ldi r21,0
	ldi r20,0
.L360:
	ld r18,Z+
	ld r19,Z+
	ld r24,X+
	ld r25,X+
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L357
	ldi r23,0
	ldi r22,0
.L357:
	ldi r28,lo8(1)
	ldi r29,0
	cp r18,r24
	cpc r19,r25
	brne .L358
	ldi r29,0
	ldi r28,0
.L358:
	mul r22,r28
	movw r12,r0
	mul r22,r29
	add r13,r0
	mul r23,r28
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L359
	ldi r23,0
	ldi r22,0
.L359:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r12
	or r20,r18
	or r21,r19
	movw r28,r14
	st Y+,r24
	st Y+,r25
	movw r14,r28
	cp r10,r30
	cpc r11,r31
	brne .L360
	or r20,r21
	brne .+2
	rjmp .L371
.L367:
	movw r26,r8
	ldi r31,0
	ldi r30,0
	ldi r25,0
.L362:
	ld r22,X+
	ld r23,X+
	movw r28,r6
	ld r18,Y+
	ld r19,Y+
	movw r6,r28
	movw r20,r22
	sub r20,r18
	sbc r21,r19
	sub r20,r30
	sbc r21,r31
	ldi r28,lo8(1)
	ldi r29,0
	cp r22,r20
	cpc r23,r21
	brlo .L368
	ldi r29,0
	ldi r28,0
.L368:
	ldi r18,lo8(1)
	ldi r19,0
	cp r22,r20
	cpc r23,r21
	brne .L369
	ldi r19,0
	ldi r18,0
.L369:
	mul r28,r18
	movw r14,r0
	mul r28,r19
	add r15,r0
	mul r29,r18
	add r15,r0
	clr r1
	ldi r28,lo8(1)
	ldi r29,0
	cp r22,r20
	cpc r23,r21
	breq .L370
	ldi r29,0
	ldi r28,0
.L370:
	mul r28,r30
	movw r18,r0
	mul r28,r31
	add r19,r0
	mul r29,r30
	add r19,r0
	clr r1
	movw r30,r14
	or r30,r18
	or r31,r19
	movw r28,r26
	sbiw r28,2
	std Y+1,r21
	st Y,r20
	subi r25,lo8(-(1))
	cp r25,r16
	brlt .L362
.L355:
/* epilogue start */
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	ret
.L356:
	ldi r24,lo8(-1)
	add r24,r16
	ldi r17,lo8(127)
	sbrc r24,7
	rjmp .L355
.L371:
	mov r24,r17
	lsl r24
	sbc r25,r25
	movw r30,r6
	add r30,r24
	adc r31,r25
	ld r18,Z
	ldd r19,Z+1
	add r24,r8
	adc r25,r9
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	cp r24,r18
	cpc r25,r19
	brlo .L355
	cp r18,r24
	cpc r19,r25
	brlo .L364
	subi r17,lo8(-(-1))
	mov r30,r17
	mov __tmp_reg__,r17
	lsl r0
	sbc r31,r31
	adiw r30,1
	lsl r30
	rol r31
	movw r26,r6
	add r26,r30
	adc r27,r31
	add r30,r8
	adc r31,r9
	rjmp .L365
.L366:
	ld r19,-X
	ld r18,-X
	ld r25,-Z
	ld r24,-Z
	cp r24,r18
	cpc r25,r19
	brlo .L355
	cp r18,r24
	cpc r19,r25
	brlo .L364
	subi r17,lo8(-(-1))
.L365:
	cpi r17,lo8(-1)
	brne .L366
.L364:
	cp __zero_reg__,r16
	brge .+2
	rjmp .L367
	rjmp .L355
	.size	uECC_vli_modAdd, .-uECC_vli_modAdd
.global	double_jacobian_default
	.type	double_jacobian_default, @function
double_jacobian_default:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	subi r28,83
	sbc r29,__zero_reg__
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 83 */
/* stack size = 101 */
.L__stack_usage = 101
	movw r26,r18
	ld r7,X
	cp __zero_reg__,r7
	brge .L375
	adiw r28,76-62
	std Y+63,r21
	std Y+62,r20
	sbiw r28,76-62
	ldi r30,lo8(-1)
	add r30,r7
	mov r26,r30
	ldi r27,0
	adiw r28,74-62
	std Y+63,r27
	std Y+62,r26
	sbiw r28,74-62
	lsl r26
	rol r27
	adiw r28,67-62
	std Y+63,r27
	std Y+62,r26
	sbiw r28,67-62
	movw r16,r20
	subi r16,-2
	sbci r17,-1
	add r16,r26
	adc r17,r27
	movw r14,r20
	ldi r27,0
	ldi r26,0
.L377:
	movw r30,r14
	ld r12,Z+
	ld r13,Z+
	movw r14,r30
	or r26,r12
	or r27,r13
	cp r16,r30
	cpc r17,r31
	brne .L377
	or r26,r27
	brne .L470
.L375:
/* epilogue start */
	subi r28,-83
	sbci r29,-1
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
.L470:
	adiw r28,65-62
	std Y+63,r19
	std Y+62,r18
	sbiw r28,65-62
	movw r10,r20
	adiw r28,73-63
	std Y+63,r23
	sbiw r28,73-63
	mov r6,r22
	movw r4,r24
	mov r18,r7
	mov r20,r22
	mov r21,r23
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,65-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,65-62
	subi r22,-88
	sbci r23,-1
	adiw r28,69-62
	std Y+63,r23
	std Y+62,r22
	sbiw r28,69-62
	movw r26,r22
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	adiw r24,49
	icall
	adiw r28,65-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,65-62
	ld r18,Z
	movw r20,r28
	subi r20,-49
	sbci r21,-1
	movw r22,r4
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,69-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,69-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	adiw r24,33
	icall
	adiw r28,65-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,65-62
	ld r18,Z
	movw r20,r28
	subi r20,-49
	sbci r21,-1
	movw r22,r20
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,69-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,69-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	adiw r24,49
	icall
	adiw r28,65-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,65-62
	ld r18,Z
	movw r20,r10
	mov r22,r6
	adiw r28,73-63
	ldd r23,Y+63
	sbiw r28,73-63
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,69-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,69-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	mov r24,r6
	adiw r28,73-63
	ldd r25,Y+63
	sbiw r28,73-63
	icall
	adiw r28,65-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,65-62
	ld r18,Z
	movw r20,r10
	movw r22,r10
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,69-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,69-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r10
	icall
	adiw r28,65-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,65-62
	adiw r30,4
	adiw r28,71-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,71-62
	mov r16,r7
	movw r18,r30
	movw r20,r10
	movw r22,r4
	movw r24,r4
	call uECC_vli_modAdd
	adiw r28,71-62
	ldd r18,Y+62
	ldd r19,Y+63
	sbiw r28,71-62
	movw r20,r10
	movw r22,r10
	movw r24,r10
	call uECC_vli_modAdd
	adiw r28,80-62
	std Y+63,r5
	std Y+62,r4
	sbiw r28,80-62
	movw r12,r4
	ldi r31,2
	add r12,r31
	adc r13,__zero_reg__
	adiw r28,67-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,67-62
	add r12,r22
	adc r13,r23
	movw r30,r10
	movw r2,r4
	ldi r21,0
	ldi r20,0
.L381:
	movw r26,r2
	ld r18,X+
	ld r19,X+
	movw r2,r26
	ld r24,Z+
	ld r25,Z+
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L378
	ldi r23,0
	ldi r22,0
.L378:
	ldi r16,lo8(1)
	ldi r17,0
	cp r18,r24
	cpc r19,r25
	brne .L379
	ldi r17,0
	ldi r16,0
.L379:
	mul r22,r16
	movw r26,r0
	mul r22,r17
	add r27,r0
	mul r23,r16
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L380
	ldi r23,0
	ldi r22,0
.L380:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r26
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r12,r2
	cpc r13,r3
	brne .L381
	or r20,r21
	brne .+2
	rjmp .L382
	adiw r28,71-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,71-62
	movw r30,r10
	ldi r21,0
	ldi r20,0
.L386:
	ld r18,Z+
	ld r19,Z+
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L383
	ldi r23,0
	ldi r22,0
.L383:
	clr r12
	inc r12
	mov r13,__zero_reg__
	cp r18,r24
	cpc r19,r25
	brne .L384
	mov r13,__zero_reg__
	mov r12,__zero_reg__
.L384:
	mul r22,r12
	movw r26,r0
	mul r22,r13
	add r27,r0
	mul r23,r12
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L385
	ldi r23,0
	ldi r22,0
.L385:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r26
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r14,r30
	cpc r15,r31
	brne .L386
.L382:
	adiw r28,65-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,65-62
	ld r18,Z
	movw r20,r10
	movw r22,r4
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,69-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,69-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r4
	icall
	mov r16,r7
	adiw r28,71-62
	ldd r18,Y+62
	ldd r19,Y+63
	sbiw r28,71-62
	movw r20,r4
	movw r22,r4
	movw r24,r10
	call uECC_vli_modAdd
	adiw r28,71-62
	ldd r18,Y+62
	ldd r19,Y+63
	sbiw r28,71-62
	movw r20,r10
	movw r22,r4
	movw r24,r4
	call uECC_vli_modAdd
	mov r24,r7
	lsl r24
	sbc r25,r25
	movw r8,r4
	add r8,r24
	adc r9,r25
	movw r30,r4
	ld r24,Z
	sbrs r24,0
	rjmp .L387
	adiw r28,71-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,71-62
	ldi r21,0
	ldi r20,0
.L391:
	ld r18,Z+
	ld r19,Z+
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L388
	ldi r23,0
	ldi r22,0
.L388:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L389
	ldi r27,0
	ldi r26,0
.L389:
	mul r22,r26
	movw r12,r0
	mul r22,r27
	add r13,r0
	mul r23,r26
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L390
	ldi r23,0
	ldi r22,0
.L390:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r12
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r2,r30
	cpc r3,r31
	brne .L391
	cp r4,r8
	cpc r5,r9
	brsh .L392
	movw r30,r8
.L393:
	ld r25,-Z
	ld r24,-Z
	lsr r25
	ror r24
	std Z+1,r25
	st Z,r24
	cp r4,r30
	cpc r5,r31
	brlo .L393
.L392:
	adiw r28,65-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,65-62
	ld r18,Z
	movw r20,r4
	movw r22,r4
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,69-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,69-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r10
	icall
	movw r30,r28
	adiw r30,33
	adiw r28,82-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,82-62
	movw r26,r30
	movw r8,r10
	ldi r21,0
	ldi r20,0
.L398:
	movw r30,r8
	ld r18,Z+
	ld r19,Z+
	movw r8,r30
	ld r24,X+
	ld r25,X+
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L395
	ldi r23,0
	ldi r22,0
.L395:
	ldi r16,lo8(1)
	ldi r17,0
	cp r18,r24
	cpc r19,r25
	brne .L396
	ldi r17,0
	ldi r16,0
.L396:
	mul r22,r16
	movw r30,r0
	mul r22,r17
	add r31,r0
	mul r23,r16
	add r31,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L397
	ldi r23,0
	ldi r22,0
.L397:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r30
	or r20,r18
	or r21,r19
	movw r30,r8
	sbiw r30,2
	std Z+1,r25
	st Z,r24
	cp r14,r8
	cpc r15,r9
	brne .L398
	or r20,r21
	brne .+2
	rjmp .L399
	adiw r28,71-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,71-62
	movw r30,r10
	ldi r21,0
	ldi r20,0
.L403:
	ld r18,Z+
	ld r19,Z+
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L400
	ldi r23,0
	ldi r22,0
.L400:
	clr r14
	inc r14
	mov r15,__zero_reg__
	cp r18,r24
	cpc r19,r25
	brne .L401
	mov r15,__zero_reg__
	mov r14,__zero_reg__
.L401:
	mul r22,r14
	movw r26,r0
	mul r22,r15
	add r27,r0
	mul r23,r14
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L402
	ldi r23,0
	ldi r22,0
.L402:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r26
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r8,r30
	cpc r9,r31
	brne .L403
.L399:
	movw r16,r28
	subi r16,-33
	sbci r17,-1
	movw r30,r10
	ldi r21,0
	ldi r20,0
.L407:
	ld r18,Z+
	ld r19,Z+
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L404
	ldi r23,0
	ldi r22,0
.L404:
	clr r14
	inc r14
	mov r15,__zero_reg__
	cp r18,r24
	cpc r19,r25
	brne .L405
	mov r15,__zero_reg__
	mov r14,__zero_reg__
.L405:
	mul r22,r14
	movw r26,r0
	mul r22,r15
	add r27,r0
	mul r23,r14
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L406
	ldi r23,0
	ldi r22,0
.L406:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r26
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r8,r30
	cpc r9,r31
	brne .L407
	or r20,r21
	brne .+2
	rjmp .L408
	adiw r28,71-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,71-62
	movw r30,r10
	ldi r21,0
	ldi r20,0
.L412:
	ld r18,Z+
	ld r19,Z+
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L409
	ldi r23,0
	ldi r22,0
.L409:
	clr r14
	inc r14
	mov r15,__zero_reg__
	cp r18,r24
	cpc r19,r25
	brne .L410
	mov r15,__zero_reg__
	mov r14,__zero_reg__
.L410:
	mul r22,r14
	movw r26,r0
	mul r22,r15
	add r27,r0
	mul r23,r14
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L411
	ldi r23,0
	ldi r22,0
.L411:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r26
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r8,r30
	cpc r9,r31
	brne .L412
.L408:
	ldi r22,lo8(33)
	ldi r23,0
	add r22,r28
	adc r23,r29
	subi r22,-2
	sbci r23,-1
	adiw r28,67-62
	ldd r24,Y+62
	ldd r25,Y+63
	sbiw r28,67-62
	add r24,r22
	adc r25,r23
	movw r14,r10
	movw r30,r28
	adiw r30,33
	ldi r21,0
	ldi r20,0
	adiw r28,67-62
	std Y+63,r23
	std Y+62,r22
	sbiw r28,67-62
	mov r23,r7
	adiw r28,78-62
	std Y+63,r11
	std Y+62,r10
	sbiw r28,78-62
	mov r11,r6
	movw r6,r24
.L416:
	ld r18,Z+
	ld r19,Z+
	movw r26,r14
	ld r24,X+
	ld r25,X+
	movw r14,r26
	movw r26,r18
	sub r26,r24
	sbc r27,r25
	movw r24,r26
	sub r24,r20
	sbc r25,r21
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brlo .L413
	ldi r27,0
	ldi r26,0
.L413:
	ldi r16,lo8(1)
	ldi r17,0
	cp r18,r24
	cpc r19,r25
	brne .L414
	ldi r17,0
	ldi r16,0
.L414:
	mul r26,r16
	movw r12,r0
	mul r26,r17
	add r13,r0
	mul r27,r16
	add r13,r0
	clr r1
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	breq .L415
	ldi r27,0
	ldi r26,0
.L415:
	mul r26,r20
	movw r18,r0
	mul r26,r21
	add r19,r0
	mul r27,r20
	add r19,r0
	clr r1
	movw r20,r12
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r6,r30
	cpc r7,r31
	brne .L416
	mov r7,r23
	adiw r28,67-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,67-62
	mov r6,r11
	adiw r28,78-62
	ldd r10,Y+62
	ldd r11,Y+63
	sbiw r28,78-62
	or r20,r21
	brne .+2
	rjmp .L417
	adiw r28,71-62
	ldd r12,Y+62
	ldd r13,Y+63
	sbiw r28,71-62
	ldi r21,0
	ldi r20,0
	adiw r28,67-62
	std Y+63,r9
	std Y+62,r8
	sbiw r28,67-62
	mov r9,r6
	mov r11,r7
	adiw r28,82-62
	ldd r6,Y+62
	ldd r7,Y+63
	sbiw r28,82-62
	rjmp .L421
.L471:
	subi r22,-2
	sbci r23,-1
.L421:
	movw r26,r6
	ld r18,X+
	ld r19,X
	movw r6,r22
	movw r26,r12
	ld r24,X+
	ld r25,X+
	movw r12,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r26,lo8(1)
	ldi r27,0
	cp r24,r18
	cpc r25,r19
	brlo .L418
	ldi r27,0
	ldi r26,0
.L418:
	ldi r16,lo8(1)
	ldi r17,0
	cp r18,r24
	cpc r19,r25
	brne .L419
	ldi r17,0
	ldi r16,0
.L419:
	mul r26,r16
	movw r14,r0
	mul r26,r17
	add r15,r0
	mul r27,r16
	add r15,r0
	clr r1
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	breq .L420
	ldi r27,0
	ldi r26,0
.L420:
	mul r26,r20
	movw r18,r0
	mul r26,r21
	add r19,r0
	mul r27,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r26,r22
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r30,r22
	cpc r31,r23
	brne .L471
	mov r7,r11
	mov r6,r9
	adiw r28,67-62
	ldd r8,Y+62
	ldd r9,Y+63
	sbiw r28,67-62
	adiw r28,78-62
	ldd r10,Y+62
	ldd r11,Y+63
	sbiw r28,78-62
.L417:
	adiw r28,65-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,65-62
	ld r18,Z
	movw r20,r28
	subi r20,-33
	sbci r21,-1
	movw r22,r4
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,69-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,69-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r4
	icall
	movw r30,r28
	adiw r30,49
	movw r12,r30
	movw r26,r30
	ldi r21,0
	ldi r20,0
.L425:
	movw r30,r4
	ld r18,Z+
	ld r19,Z+
	movw r4,r30
	ld r24,X+
	ld r25,X+
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L422
	ldi r23,0
	ldi r22,0
.L422:
	clr r14
	inc r14
	mov r15,__zero_reg__
	cp r18,r24
	cpc r19,r25
	brne .L423
	mov r15,__zero_reg__
	mov r14,__zero_reg__
.L423:
	mul r22,r14
	movw r16,r0
	mul r22,r15
	add r17,r0
	mul r23,r14
	add r17,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L424
	ldi r23,0
	ldi r22,0
.L424:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r16
	or r20,r18
	or r21,r19
	movw r18,r26
	subi r18,2
	sbc r19,__zero_reg__
	movw r30,r18
	std Z+1,r25
	st Z,r24
	cp r2,r4
	cpc r3,r5
	brne .L425
	or r20,r21
	breq .L426
	adiw r28,71-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,71-62
	ldi r21,0
	ldi r20,0
	mov r15,__zero_reg__
.L430:
	movw r26,r12
	ld r18,X+
	ld r19,X+
	movw r12,r26
	ld r24,Z+
	ld r25,Z+
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L427
	ldi r23,0
	ldi r22,0
.L427:
	ldi r16,lo8(1)
	ldi r17,0
	cp r18,r24
	cpc r19,r25
	brne .L428
	ldi r17,0
	ldi r16,0
.L428:
	mul r22,r16
	movw r26,r0
	mul r22,r17
	add r27,r0
	mul r23,r16
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L429
	ldi r23,0
	ldi r22,0
.L429:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r26
	or r20,r18
	or r21,r19
	movw r26,r12
	sbiw r26,2
	st X+,r24
	st X,r25
	inc r15
	cp r15,r7
	brlt .L430
.L426:
	movw r30,r10
	adiw r28,80-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,80-62
.L431:
	ld r24,Z+
	ld r25,Z+
	st X+,r24
	st X+,r25
	cp r8,r30
	cpc r9,r31
	brne .L431
	mov r30,r6
	adiw r28,73-63
	ldd r31,Y+63
	sbiw r28,73-63
	ldi r24,0
	adiw r28,76-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,76-62
.L432:
	ld r18,Z+
	ld r19,Z+
	st X+,r18
	st X+,r19
	subi r24,lo8(-(1))
	cp r24,r7
	brlt .L432
	ldi r20,lo8(2)
	ldi r21,0
	cp __zero_reg__,r7
	brge .L434
	adiw r28,74-62
	ldd r20,Y+62
	ldd r21,Y+63
	sbiw r28,74-62
	subi r20,-1
	sbci r21,-1
	lsl r20
	rol r21
.L434:
	movw r22,r28
	subi r22,-49
	sbci r23,-1
	mov r24,r6
	adiw r28,73-63
	ldd r25,Y+63
	sbiw r28,73-63
	call memcpy
	rjmp .L375
.L387:
	cp r4,r8
	cpc r5,r9
	brlo .+2
	rjmp .L392
	movw r30,r8
.L394:
	ld r25,-Z
	ld r24,-Z
	lsr r25
	ror r24
	std Z+1,r25
	st Z,r24
	cp r4,r30
	cpc r5,r31
	brlo .L394
	rjmp .L392
	.size	double_jacobian_default, .-double_jacobian_default
.global	x_side_default
	.type	x_side_default, @function
x_side_default:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,51
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 51 */
/* stack size = 69 */
.L__stack_usage = 69
	movw r14,r24
	movw r4,r22
	movw r6,r20
	movw r30,r28
	adiw r30,35
	ldi r24,lo8(14)
	movw r26,r30
	0:
	st X+,__zero_reg__
	dec r24
	brne 0b
	ldi r24,lo8(3)
	ldi r25,0
	std Y+34,r25
	std Y+33,r24
	movw r30,r20
	ld r31,Z
	std Y+49,r31
	mov r18,r31
	movw r20,r22
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	movw r22,r6
	subi r22,-88
	sbci r23,-1
	std Y+51,r23
	std Y+50,r22
	movw r26,r22
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r14
	icall
	movw r2,r6
	ldi r27,4
	add r2,r27
	adc r3,__zero_reg__
	ldd r30,Y+49
	cp __zero_reg__,r30
	brlt .+2
	rjmp .L473
	movw r16,r14
	movw r12,r28
	ldi r31,33
	add r12,r31
	adc r13,__zero_reg__
	mov r8,r30
	dec r8
	mov r9,__zero_reg__
	lsl r8
	rol r9
	movw r24,r14
	adiw r24,2
	add r8,r24
	adc r9,r25
	movw r30,r14
	ldi r21,0
	ldi r20,0
.L477:
	ld r18,Z+
	ld r19,Z+
	movw r26,r12
	ld r24,X+
	ld r25,X+
	movw r12,r26
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L474
	ldi r23,0
	ldi r22,0
.L474:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L475
	ldi r27,0
	ldi r26,0
.L475:
	mul r22,r26
	movw r10,r0
	mul r22,r27
	add r11,r0
	mul r23,r26
	add r11,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L476
	ldi r23,0
	ldi r22,0
.L476:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r10
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r8,r30
	cpc r9,r31
	brne .L477
	or r20,r21
	breq .L473
	movw r12,r2
	ldi r21,0
	ldi r20,0
.L481:
	movw r26,r16
	ld r18,X+
	ld r19,X+
	movw r16,r26
	movw r26,r12
	ld r24,X+
	ld r25,X+
	movw r12,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L478
	ldi r23,0
	ldi r22,0
.L478:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L479
	ldi r27,0
	ldi r26,0
.L479:
	mul r22,r26
	movw r10,r0
	mul r22,r27
	add r11,r0
	mul r23,r26
	add r11,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L480
	ldi r23,0
	ldi r22,0
.L480:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r10
	or r20,r18
	or r21,r19
	movw r26,r16
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r30,r16
	cpc r31,r17
	brne .L481
.L473:
	movw r30,r6
	ld r18,Z
	movw r20,r4
	movw r22,r14
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	ldd r26,Y+50
	ldd r27,Y+51
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r14
	icall
	movw r20,r6
	subi r20,-68
	sbci r21,-1
	ldd r16,Y+49
	movw r18,r2
	movw r22,r14
	movw r24,r14
	call uECC_vli_modAdd
/* epilogue start */
	adiw r28,51
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
	.size	x_side_default, .-x_side_default
	.type	XYcZ_addC, @function
XYcZ_addC:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	subi r28,109
	sbc r29,__zero_reg__
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 109 */
/* stack size = 127 */
.L__stack_usage = 127
	adiw r28,86-62
	std Y+63,r25
	std Y+62,r24
	sbiw r28,86-62
	adiw r28,92-63
	std Y+63,r22
	sbiw r28,92-63
	adiw r28,93-63
	std Y+63,r23
	sbiw r28,93-63
	movw r2,r20
	adiw r28,83-62
	std Y+63,r19
	std Y+62,r18
	sbiw r28,83-62
	adiw r28,81-62
	std Y+63,r17
	std Y+62,r16
	sbiw r28,81-62
	movw r26,r16
	ld r27,X
	adiw r28,85-63
	std Y+63,r27
	sbiw r28,85-63
	movw r30,r16
	adiw r30,4
	adiw r28,90-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,90-62
	cp __zero_reg__,r27
	brlt .+2
	rjmp .L624
	movw r14,r24
	mov r12,r27
	movw r30,r20
	movw r4,r28
	ldi r23,65
	add r4,r23
	adc r5,__zero_reg__
	movw r8,r4
	dec r12
	mov r6,r12
	mov r7,__zero_reg__
	lsl r6
	rol r7
	movw r10,r20
	ldi r24,2
	add r10,r24
	adc r11,__zero_reg__
	add r10,r6
	adc r11,r7
	movw r16,r4
	ldi r21,0
	ldi r20,0
.L492:
	ld r18,Z+
	ld r19,Z+
	movw r26,r14
	ld r24,X+
	ld r25,X+
	movw r14,r26
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brlo .L489
	ldi r27,0
	ldi r26,0
.L489:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brne .L490
	ldi r23,0
	ldi r22,0
.L490:
	mul r26,r22
	movw r12,r0
	mul r26,r23
	add r13,r0
	mul r27,r22
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L491
	ldi r23,0
	ldi r22,0
.L491:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r12
	or r20,r18
	or r21,r19
	movw r26,r16
	st X+,r24
	st X+,r25
	movw r16,r26
	cp r10,r30
	cpc r11,r31
	brne .L492
	or r20,r21
	brne .+2
	rjmp .L488
	adiw r28,90-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,90-62
	movw r18,r4
	subi r18,-2
	sbci r19,-1
	add r6,r18
	adc r7,r19
	ldi r23,0
	ldi r22,0
	rjmp .L496
.L625:
	subi r18,-2
	sbci r19,-1
.L496:
	movw r30,r8
	ld r20,Z
	ldd r21,Z+1
	movw r8,r18
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	add r24,r20
	adc r25,r21
	add r24,r22
	adc r25,r23
	ldi r30,lo8(1)
	ldi r31,0
	cp r24,r20
	cpc r25,r21
	brlo .L493
	ldi r31,0
	ldi r30,0
.L493:
	clr r14
	inc r14
	mov r15,__zero_reg__
	cp r20,r24
	cpc r21,r25
	brne .L494
	mov r15,__zero_reg__
	mov r14,__zero_reg__
.L494:
	mul r30,r14
	movw r26,r0
	mul r30,r15
	add r27,r0
	mul r31,r14
	add r27,r0
	clr r1
	ldi r30,lo8(1)
	ldi r31,0
	cp r20,r24
	cpc r21,r25
	breq .L495
	ldi r31,0
	ldi r30,0
.L495:
	mul r30,r22
	movw r20,r0
	mul r30,r23
	add r21,r0
	mul r31,r22
	add r21,r0
	clr r1
	movw r22,r26
	or r22,r20
	or r23,r21
	movw r30,r18
	sbiw r30,2
	std Z+1,r25
	st Z,r24
	cp r6,r18
	cpc r7,r19
	brne .L625
.L488:
	adiw r28,85-63
	ldd r18,Y+63
	sbiw r28,85-63
	movw r20,r4
	movw r22,r4
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,81-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,81-62
	subi r30,-88
	sbci r31,-1
	adiw r28,88-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,88-62
	ld __tmp_reg__,Z+
	ld r31,Z
	mov r30,__tmp_reg__
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r4
	icall
	adiw r28,81-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,81-62
	ld r18,X
	movw r20,r4
	adiw r28,86-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,86-62
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	adiw r28,86-62
	ldd r24,Y+62
	ldd r25,Y+63
	sbiw r28,86-62
	icall
	adiw r28,81-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,81-62
	ld r18,Z
	movw r20,r4
	movw r22,r2
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r2
	icall
	adiw r28,85-63
	ldd r16,Y+63
	sbiw r28,85-63
	adiw r28,90-62
	ldd r18,Y+62
	ldd r19,Y+63
	sbiw r28,90-62
	adiw r28,92-63
	ldd r20,Y+63
	sbiw r28,92-63
	adiw r28,93-63
	ldd r21,Y+63
	sbiw r28,93-63
	adiw r28,83-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,83-62
	movw r24,r4
	call uECC_vli_modAdd
	adiw r28,85-63
	ldd r16,Y+63
	sbiw r28,85-63
	cp __zero_reg__,r16
	brlt .+2
	rjmp .L497
	adiw r28,83-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,83-62
	adiw r28,106-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,106-62
	adiw r28,92-63
	ldd r31,Y+63
	sbiw r28,92-63
	adiw r28,96-63
	std Y+63,r31
	sbiw r28,96-63
	adiw r28,93-63
	ldd r22,Y+63
	sbiw r28,93-63
	adiw r28,97-63
	std Y+63,r22
	sbiw r28,97-63
	mov r20,r16
	subi r20,lo8(-(-1))
	mov r24,r20
	ldi r25,0
	adiw r28,98-62
	std Y+63,r25
	std Y+62,r24
	sbiw r28,98-62
	lsl r24
	rol r25
	adiw r28,94-62
	std Y+63,r25
	std Y+62,r24
	sbiw r28,94-62
	adiw r28,83-62
	ldd r14,Y+62
	ldd r15,Y+63
	sbiw r28,83-62
	ldi r25,2
	add r14,r25
	adc r15,__zero_reg__
	adiw r28,94-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,94-62
	add r14,r26
	adc r15,r27
	mov r30,r31
	mov r31,r22
	adiw r28,83-62
	ldd r8,Y+62
	ldd r9,Y+63
	sbiw r28,83-62
	ldi r21,0
	ldi r20,0
.L501:
	movw r26,r8
	ld r18,X+
	ld r19,X+
	movw r8,r26
	ld r24,Z+
	ld r25,Z+
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L498
	ldi r23,0
	ldi r22,0
.L498:
	ldi r16,lo8(1)
	ldi r17,0
	cp r18,r24
	cpc r19,r25
	brne .L499
	ldi r17,0
	ldi r16,0
.L499:
	mul r22,r16
	movw r26,r0
	mul r22,r17
	add r27,r0
	mul r23,r16
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L500
	ldi r23,0
	ldi r22,0
.L500:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r26
	or r20,r18
	or r21,r19
	movw r26,r8
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r14,r8
	cpc r15,r9
	brne .L501
	or r20,r21
	brne .+2
	rjmp .L502
	adiw r28,90-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,90-62
	adiw r28,83-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,83-62
	ldi r21,0
	ldi r20,0
.L506:
	ld r18,Z+
	ld r19,Z+
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L503
	ldi r23,0
	ldi r22,0
.L503:
	clr r14
	inc r14
	mov r15,__zero_reg__
	cp r18,r24
	cpc r19,r25
	brne .L504
	mov r15,__zero_reg__
	mov r14,__zero_reg__
.L504:
	mul r22,r14
	movw r26,r0
	mul r22,r15
	add r27,r0
	mul r23,r14
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L505
	ldi r23,0
	ldi r22,0
.L505:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r26
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r8,r30
	cpc r9,r31
	brne .L506
.L502:
	adiw r28,100-62
	std Y+63,r3
	std Y+62,r2
	sbiw r28,100-62
	adiw r28,86-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,86-62
	adiw r28,102-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,102-62
	movw r22,r28
	subi r22,-49
	sbci r23,-1
	adiw r28,104-62
	std Y+63,r23
	std Y+62,r22
	sbiw r28,104-62
	movw r12,r2
	ldi r23,2
	add r12,r23
	adc r13,__zero_reg__
	adiw r28,94-62
	ldd r24,Y+62
	ldd r25,Y+63
	sbiw r28,94-62
	add r12,r24
	adc r13,r25
	movw r16,r28
	subi r16,-49
	sbci r17,-1
	movw r26,r30
	movw r10,r2
	ldi r21,0
	ldi r20,0
.L510:
	movw r30,r10
	ld r18,Z+
	ld r19,Z+
	movw r10,r30
	ld r24,X+
	ld r25,X+
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L507
	ldi r23,0
	ldi r22,0
.L507:
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r24
	cpc r19,r25
	brne .L508
	ldi r31,0
	ldi r30,0
.L508:
	mul r22,r30
	movw r14,r0
	mul r22,r31
	add r15,r0
	mul r23,r30
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L509
	ldi r23,0
	ldi r22,0
.L509:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r30,r16
	st Z+,r24
	st Z+,r25
	movw r16,r30
	cp r12,r10
	cpc r13,r11
	brne .L510
	or r20,r21
	brne .+2
	rjmp .L511
	adiw r28,90-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,90-62
	ldi r24,lo8(49)
	mov r6,r24
	mov r7,__zero_reg__
	add r6,r28
	adc r7,r29
	ldi r31,2
	add r6,r31
	adc r7,__zero_reg__
	adiw r28,94-62
	ldd r12,Y+62
	ldd r13,Y+63
	sbiw r28,94-62
	add r12,r6
	adc r13,r7
	movw r30,r28
	adiw r30,49
	ldi r21,0
	ldi r20,0
	adiw r28,108-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,108-62
.L515:
	adiw r28,108-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,108-62
	ld r24,X+
	ld r25,X+
	adiw r28,108-62
	std Y+63,r27
	std Y+62,r26
	sbiw r28,108-62
	movw r30,r16
	ld r18,Z+
	ld r19,Z+
	movw r16,r30
	movw r26,r18
	add r26,r24
	adc r27,r25
	add r26,r20
	adc r27,r21
	ldi r18,lo8(1)
	ldi r19,0
	cp r26,r24
	cpc r27,r25
	brlo .L512
	ldi r19,0
	ldi r18,0
.L512:
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r26
	cpc r25,r27
	brne .L513
	ldi r23,0
	ldi r22,0
.L513:
	mul r18,r22
	movw r14,r0
	mul r18,r23
	add r15,r0
	mul r19,r22
	add r15,r0
	clr r1
	ldi r18,lo8(1)
	ldi r19,0
	cp r24,r26
	cpc r25,r27
	breq .L514
	ldi r19,0
	ldi r18,0
.L514:
	mul r18,r20
	movw r24,r0
	mul r18,r21
	add r25,r0
	mul r19,r20
	add r25,r0
	clr r1
	movw r20,r14
	or r20,r24
	or r21,r25
	adiw r28,108-62
	ldd r24,Y+62
	ldd r25,Y+63
	sbiw r28,108-62
	sbiw r24,2
	movw r30,r24
	std Z+1,r27
	st Z,r26
	adiw r28,108-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,108-62
	cp r12,r22
	cpc r13,r23
	breq .+2
	rjmp .L515
	adiw r28,81-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,81-62
	ld r18,Z
	movw r20,r28
	subi r20,-49
	sbci r21,-1
	adiw r28,92-63
	ldd r22,Y+63
	sbiw r28,92-63
	adiw r28,93-63
	ldd r23,Y+63
	sbiw r28,93-63
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	adiw r28,92-63
	ldd r24,Y+63
	sbiw r28,92-63
	adiw r28,93-63
	ldd r25,Y+63
	sbiw r28,93-63
	icall
	adiw r28,85-63
	ldd r16,Y+63
	sbiw r28,85-63
	adiw r28,90-62
	ldd r18,Y+62
	ldd r19,Y+63
	sbiw r28,90-62
	movw r20,r2
	adiw r28,86-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,86-62
	movw r24,r28
	adiw r24,49
	call uECC_vli_modAdd
	adiw r28,81-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,81-62
	ld r18,Z
	adiw r28,83-62
	ldd r20,Y+62
	ldd r21,Y+63
	sbiw r28,83-62
	movw r22,r20
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r2
	icall
.L574:
	movw r16,r28
	subi r16,-49
	sbci r17,-1
	movw r30,r2
	ldi r21,0
	ldi r20,0
.L520:
	ld r18,Z+
	ld r19,Z+
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L517
	ldi r23,0
	ldi r22,0
.L517:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L518
	ldi r27,0
	ldi r26,0
.L518:
	mul r22,r26
	movw r14,r0
	mul r22,r27
	add r15,r0
	mul r23,r26
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L519
	ldi r23,0
	ldi r22,0
.L519:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r10,r30
	cpc r11,r31
	brne .L520
	or r20,r21
	brne .+2
	rjmp .L521
	adiw r28,90-62
	ldd r14,Y+62
	ldd r15,Y+63
	sbiw r28,90-62
	movw r26,r2
	ldi r21,0
	ldi r20,0
	movw r10,r30
.L525:
	ld r18,X+
	ld r19,X+
	movw r30,r14
	ld r24,Z+
	ld r25,Z+
	movw r14,r30
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L522
	ldi r23,0
	ldi r22,0
.L522:
	clr r12
	inc r12
	mov r13,__zero_reg__
	cp r18,r24
	cpc r19,r25
	brne .L523
	mov r13,__zero_reg__
	mov r12,__zero_reg__
.L523:
	mul r22,r12
	movw r16,r0
	mul r22,r13
	add r17,r0
	mul r23,r12
	add r17,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L524
	ldi r23,0
	ldi r22,0
.L524:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r16
	or r20,r18
	or r21,r19
	movw r18,r26
	subi r18,2
	sbc r19,__zero_reg__
	movw r30,r18
	std Z+1,r25
	st Z,r24
	cp r10,r26
	cpc r11,r27
	brne .L525
.L521:
	movw r22,r28
	subi r22,-33
	sbci r23,-1
	movw r2,r22
	adiw r28,86-62
	ldd r12,Y+62
	ldd r13,Y+63
	sbiw r28,86-62
	ldi r23,2
	add r12,r23
	adc r13,__zero_reg__
	adiw r28,94-62
	ldd r24,Y+62
	ldd r25,Y+63
	sbiw r28,94-62
	add r12,r24
	adc r13,r25
	movw r16,r2
	adiw r28,86-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,86-62
	ldi r21,0
	ldi r20,0
	adiw r28,100-62
	ldd r10,Y+62
	ldd r11,Y+63
	sbiw r28,100-62
.L529:
	ld r18,Z+
	ld r19,Z+
	movw r26,r10
	ld r24,X+
	ld r25,X+
	movw r10,r26
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L526
	ldi r23,0
	ldi r22,0
.L526:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L527
	ldi r27,0
	ldi r26,0
.L527:
	mul r22,r26
	movw r14,r0
	mul r22,r27
	add r15,r0
	mul r23,r26
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L528
	ldi r23,0
	ldi r22,0
.L528:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r26,r16
	st X+,r24
	st X+,r25
	movw r16,r26
	cp r12,r30
	cpc r13,r31
	brne .L529
	or r20,r21
	brne .+2
	rjmp .L530
	adiw r28,90-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,90-62
	ldi r27,lo8(33)
	mov r10,r27
	mov r11,__zero_reg__
	add r10,r28
	adc r11,r29
	ldi r27,2
	add r10,r27
	adc r11,__zero_reg__
	adiw r28,94-62
	ldd r12,Y+62
	ldd r13,Y+63
	sbiw r28,94-62
	add r12,r10
	adc r13,r11
	movw r30,r28
	adiw r30,33
	ldi r21,0
	ldi r20,0
	adiw r28,100-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,100-62
.L534:
	adiw r28,100-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,100-62
	ld r24,Z+
	ld r25,Z+
	adiw r28,100-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,100-62
	movw r26,r16
	ld r18,X+
	ld r19,X+
	movw r16,r26
	movw r26,r18
	add r26,r24
	adc r27,r25
	add r26,r20
	adc r27,r21
	ldi r18,lo8(1)
	ldi r19,0
	cp r26,r24
	cpc r27,r25
	brlo .L531
	ldi r19,0
	ldi r18,0
.L531:
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r26
	cpc r25,r27
	brne .L532
	ldi r23,0
	ldi r22,0
.L532:
	mul r18,r22
	movw r14,r0
	mul r18,r23
	add r15,r0
	mul r19,r22
	add r15,r0
	clr r1
	ldi r18,lo8(1)
	ldi r19,0
	cp r24,r26
	cpc r25,r27
	breq .L533
	ldi r19,0
	ldi r18,0
.L533:
	mul r18,r20
	movw r24,r0
	mul r18,r21
	add r25,r0
	mul r19,r20
	add r25,r0
	clr r1
	movw r20,r14
	or r20,r24
	or r21,r25
	adiw r28,100-62
	ldd r24,Y+62
	ldd r25,Y+63
	sbiw r28,100-62
	sbiw r24,2
	movw r30,r24
	std Z+1,r27
	st Z,r26
	adiw r28,100-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,100-62
	cp r12,r22
	cpc r13,r23
	breq .+2
	rjmp .L534
	adiw r28,81-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,81-62
	ld r18,Z
	movw r20,r28
	subi r20,-33
	sbci r21,-1
	adiw r28,83-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,83-62
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	adiw r28,83-62
	ldd r24,Y+62
	ldd r25,Y+63
	sbiw r28,83-62
	icall
.L576:
	adiw r28,92-63
	ldd r26,Y+63
	sbiw r28,92-63
	adiw r28,93-63
	ldd r27,Y+63
	sbiw r28,93-63
	adiw r28,83-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,83-62
	ldi r21,0
	ldi r20,0
	movw r12,r26
.L539:
	ld r18,Z+
	ld r19,Z+
	movw r26,r12
	ld r24,X+
	ld r25,X+
	movw r12,r26
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L536
	ldi r23,0
	ldi r22,0
.L536:
	ldi r16,lo8(1)
	ldi r17,0
	cp r18,r24
	cpc r19,r25
	brne .L537
	ldi r17,0
	ldi r16,0
.L537:
	mul r22,r16
	movw r14,r0
	mul r22,r17
	add r15,r0
	mul r23,r16
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L538
	ldi r23,0
	ldi r22,0
.L538:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r18,r30
	subi r18,2
	sbc r19,__zero_reg__
	movw r26,r18
	st X+,r24
	st X,r25
	cp r8,r30
	cpc r9,r31
	brne .L539
	or r20,r21
	brne .+2
	rjmp .L540
	adiw r28,90-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,90-62
	ldi r21,0
	ldi r20,0
	adiw r28,106-62
	ldd r12,Y+62
	ldd r13,Y+63
	sbiw r28,106-62
.L544:
	movw r26,r12
	ld r18,X+
	ld r19,X+
	movw r12,r26
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L541
	ldi r23,0
	ldi r22,0
.L541:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L542
	ldi r27,0
	ldi r26,0
.L542:
	mul r22,r26
	movw r14,r0
	mul r22,r27
	add r15,r0
	mul r23,r26
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L543
	ldi r23,0
	ldi r22,0
.L543:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r26,r12
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r30,r12
	cpc r31,r13
	brne .L544
.L540:
	adiw r28,81-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,81-62
	ld r18,Z
	movw r20,r4
	movw r22,r4
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	adiw r24,33
	icall
	adiw r28,94-62
	ldd r12,Y+62
	ldd r13,Y+63
	sbiw r28,94-62
	add r12,r10
	adc r13,r11
	movw r16,r28
	subi r16,-49
	sbci r17,-1
	movw r30,r28
	adiw r30,33
	ldi r21,0
	ldi r20,0
.L548:
	ld r18,Z+
	ld r19,Z+
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L545
	ldi r23,0
	ldi r22,0
.L545:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L546
	ldi r27,0
	ldi r26,0
.L546:
	mul r22,r26
	movw r14,r0
	mul r22,r27
	add r15,r0
	mul r23,r26
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L547
	ldi r23,0
	ldi r22,0
.L547:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r12,r30
	cpc r13,r31
	brne .L548
	or r20,r21
	brne .+2
	rjmp .L549
	adiw r28,90-62
	ldd r14,Y+62
	ldd r15,Y+63
	sbiw r28,90-62
	movw r26,r28
	adiw r26,33
	ldi r21,0
	ldi r20,0
	movw r8,r30
.L553:
	ld r18,X+
	ld r19,X+
	movw r30,r14
	ld r24,Z+
	ld r25,Z+
	movw r14,r30
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L550
	ldi r23,0
	ldi r22,0
.L550:
	ldi r16,lo8(1)
	ldi r17,0
	cp r18,r24
	cpc r19,r25
	brne .L551
	ldi r17,0
	ldi r16,0
.L551:
	mul r22,r16
	movw r12,r0
	mul r22,r17
	add r13,r0
	mul r23,r16
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L552
	ldi r23,0
	ldi r22,0
.L552:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r12
	or r20,r18
	or r21,r19
	movw r18,r26
	subi r18,2
	sbc r19,__zero_reg__
	movw r30,r18
	std Z+1,r25
	st Z,r24
	cp r8,r26
	cpc r9,r27
	brne .L553
	movw r30,r8
.L549:
	movw r16,r28
	subi r16,-49
	sbci r17,-1
	ldi r21,0
	ldi r20,0
	adiw r28,102-62
	ldd r12,Y+62
	ldd r13,Y+63
	sbiw r28,102-62
	rjmp .L557
.L626:
	movw r22,r10
	subi r22,-2
	sbci r23,-1
	movw r10,r22
.L557:
	movw r26,r2
	ld r18,X+
	ld r19,X
	movw r2,r10
	movw r26,r12
	ld r24,X+
	ld r25,X+
	movw r12,r26
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L554
	ldi r23,0
	ldi r22,0
.L554:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L555
	ldi r27,0
	ldi r26,0
.L555:
	mul r22,r26
	movw r14,r0
	mul r22,r27
	add r15,r0
	mul r23,r26
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L556
	ldi r23,0
	ldi r22,0
.L556:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r26,r16
	st X+,r24
	st X+,r25
	movw r16,r26
	cp r30,r10
	cpc r31,r11
	brne .L626
	or r20,r21
	brne .+2
	rjmp .L558
	adiw r28,90-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,90-62
	movw r30,r28
	adiw r30,49
	ldi r21,0
	ldi r20,0
	mov r13,__zero_reg__
	adiw r28,85-63
	ldd r12,Y+63
	sbiw r28,85-63
.L562:
	ld r18,Z+
	ld r19,Z+
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L559
	ldi r23,0
	ldi r22,0
.L559:
	clr r14
	inc r14
	mov r15,__zero_reg__
	cp r18,r24
	cpc r19,r25
	brne .L560
	mov r15,__zero_reg__
	mov r14,__zero_reg__
.L560:
	mul r22,r14
	movw r26,r0
	mul r22,r15
	add r27,r0
	mul r23,r14
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L561
	ldi r23,0
	ldi r22,0
.L561:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r26
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	inc r13
	cp r13,r12
	brlt .L562
.L558:
	adiw r28,81-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,81-62
	ld r18,Z
	movw r20,r4
	movw r22,r28
	subi r22,-49
	sbci r23,-1
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	adiw r24,49
	icall
	adiw r28,94-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,94-62
	add r26,r6
	adc r27,r7
	adiw r28,92-63
	ldd r30,Y+63
	sbiw r28,92-63
	adiw r28,93-63
	ldd r31,Y+63
	sbiw r28,93-63
	ldi r21,0
	ldi r20,0
	movw r10,r26
	adiw r28,104-62
	ldd r14,Y+62
	ldd r15,Y+63
	sbiw r28,104-62
	rjmp .L567
.L627:
	movw r22,r6
	subi r22,-2
	sbci r23,-1
	movw r6,r22
.L567:
	movw r26,r14
	ld r18,X+
	ld r19,X
	movw r14,r6
	ld r24,Z+
	ld r25,Z+
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L564
	ldi r23,0
	ldi r22,0
.L564:
	ldi r16,lo8(1)
	ldi r17,0
	cp r18,r24
	cpc r19,r25
	brne .L565
	ldi r17,0
	ldi r16,0
.L565:
	mul r22,r16
	movw r12,r0
	mul r22,r17
	add r13,r0
	mul r23,r16
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L566
	ldi r23,0
	ldi r22,0
.L566:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r12
	or r20,r18
	or r21,r19
	movw r18,r30
	subi r18,2
	sbc r19,__zero_reg__
	movw r26,r18
	st X+,r24
	st X,r25
	cp r10,r6
	cpc r11,r7
	brne .L627
	or r20,r21
	brne .+2
	rjmp .L569
	adiw r28,90-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,90-62
	ldi r21,0
	ldi r20,0
	mov r15,__zero_reg__
	adiw r28,85-63
	ldd r14,Y+63
	sbiw r28,85-63
	movw r10,r26
	adiw r28,96-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,96-62
.L573:
	ld r18,Z+
	ld r19,Z+
	movw r26,r10
	ld r24,X+
	ld r25,X+
	movw r10,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L570
	ldi r23,0
	ldi r22,0
.L570:
	ldi r16,lo8(1)
	ldi r17,0
	cp r18,r24
	cpc r19,r25
	brne .L571
	ldi r17,0
	ldi r16,0
.L571:
	mul r22,r16
	movw r12,r0
	mul r22,r17
	add r13,r0
	mul r23,r16
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L572
	ldi r23,0
	ldi r22,0
.L572:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r12
	or r20,r18
	or r21,r19
	movw r18,r30
	subi r18,2
	sbc r19,__zero_reg__
	movw r26,r18
	st X+,r24
	st X,r25
	inc r15
	cp r15,r14
	brlt .L573
.L569:
	adiw r28,85-63
	ldd r27,Y+63
	sbiw r28,85-63
	ldi r20,lo8(2)
	ldi r21,0
	cp __zero_reg__,r27
	brge .L579
	adiw r28,98-62
	ldd r20,Y+62
	ldd r21,Y+63
	sbiw r28,98-62
	subi r20,-1
	sbci r21,-1
	lsl r20
	rol r21
.L579:
	movw r22,r28
	subi r22,-33
	sbci r23,-1
	adiw r28,86-62
	ldd r24,Y+62
	ldd r25,Y+63
	sbiw r28,86-62
	call memcpy
.L487:
/* epilogue start */
	subi r28,-109
	sbci r29,-1
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
.L530:
	adiw r28,81-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,81-62
	ld r18,X
	movw r20,r28
	subi r20,-33
	sbci r21,-1
	adiw r28,83-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,83-62
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	adiw r28,83-62
	ldd r24,Y+62
	ldd r25,Y+63
	sbiw r28,83-62
	icall
	ldi r30,lo8(33)
	ldi r31,0
	add r30,r28
	adc r31,r29
	adiw r30,2
	movw r10,r30
	rjmp .L576
.L511:
	adiw r28,81-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,81-62
	ld r18,X
	movw r20,r28
	subi r20,-49
	sbci r21,-1
	adiw r28,92-63
	ldd r22,Y+63
	sbiw r28,92-63
	adiw r28,93-63
	ldd r23,Y+63
	sbiw r28,93-63
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	adiw r28,92-63
	ldd r24,Y+63
	sbiw r28,92-63
	adiw r28,93-63
	ldd r25,Y+63
	sbiw r28,93-63
	icall
	adiw r28,85-63
	ldd r16,Y+63
	sbiw r28,85-63
	adiw r28,90-62
	ldd r18,Y+62
	ldd r19,Y+63
	sbiw r28,90-62
	movw r20,r2
	adiw r28,86-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,86-62
	movw r24,r28
	adiw r24,49
	call uECC_vli_modAdd
	adiw r28,81-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,81-62
	ld r18,Z
	adiw r28,83-62
	ldd r20,Y+62
	ldd r21,Y+63
	sbiw r28,83-62
	movw r22,r20
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r2
	icall
	ldi r30,lo8(49)
	ldi r31,0
	add r30,r28
	adc r31,r29
	adiw r30,2
	movw r6,r30
	rjmp .L574
.L497:
	adiw r28,81-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,81-62
	ld r18,Z
	movw r20,r28
	subi r20,-49
	sbci r21,-1
	adiw r28,92-63
	ldd r22,Y+63
	sbiw r28,92-63
	adiw r28,93-63
	ldd r23,Y+63
	sbiw r28,93-63
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	adiw r28,92-63
	ldd r24,Y+63
	sbiw r28,92-63
	adiw r28,93-63
	ldd r25,Y+63
	sbiw r28,93-63
	icall
	adiw r28,85-63
	ldd r16,Y+63
	sbiw r28,85-63
	adiw r28,90-62
	ldd r18,Y+62
	ldd r19,Y+63
	sbiw r28,90-62
	movw r20,r2
	adiw r28,86-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,86-62
	movw r24,r28
	adiw r24,49
	call uECC_vli_modAdd
	adiw r28,81-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,81-62
	ld r18,Z
	adiw r28,83-62
	ldd r20,Y+62
	ldd r21,Y+63
	sbiw r28,83-62
	movw r22,r20
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r2
	icall
	adiw r28,81-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,81-62
	ld r18,Z
	movw r20,r28
	subi r20,-33
	sbci r21,-1
	adiw r28,83-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,83-62
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	adiw r28,83-62
	ldd r24,Y+62
	ldd r25,Y+63
	sbiw r28,83-62
	icall
	adiw r28,81-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,81-62
	ld r18,Z
	movw r20,r4
	movw r22,r4
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	adiw r24,33
	icall
	adiw r28,81-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,81-62
	ld r18,Z
	movw r20,r4
	movw r22,r28
	subi r22,-49
	sbci r23,-1
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	adiw r24,49
	icall
	rjmp .L487
.L624:
	movw r22,r28
	subi r22,-65
	sbci r23,-1
	movw r4,r22
	rjmp .L488
	.size	XYcZ_addC, .-XYcZ_addC
.global	uECC_vli_modSub
	.type	uECC_vli_modSub, @function
uECC_vli_modSub:
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
/* prologue: function */
/* frame size = 0 */
/* stack size = 16 */
.L__stack_usage = 16
	movw r8,r24
	mov r5,r18
	mov r4,r19
	cp __zero_reg__,r16
	brlt .+2
	rjmp .L628
	movw r30,r22
	movw r26,r20
	movw r14,r24
	subi r16,lo8(-(-1))
	mov r6,r16
	mov r7,__zero_reg__
	lsl r6
	rol r7
	movw r10,r22
	ldi r22,2
	add r10,r22
	adc r11,__zero_reg__
	add r10,r6
	adc r11,r7
	movw r16,r8
	ldi r21,0
	ldi r20,0
.L633:
	ld r18,Z+
	ld r19,Z+
	ld r24,X+
	ld r25,X+
	movw r28,r18
	sub r28,r24
	sbc r29,r25
	movw r24,r28
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L630
	ldi r23,0
	ldi r22,0
.L630:
	ldi r28,lo8(1)
	ldi r29,0
	cp r18,r24
	cpc r19,r25
	brne .L631
	ldi r29,0
	ldi r28,0
.L631:
	mul r22,r28
	movw r12,r0
	mul r22,r29
	add r13,r0
	mul r23,r28
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L632
	ldi r23,0
	ldi r22,0
.L632:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r12
	or r20,r18
	or r21,r19
	movw r28,r16
	st Y+,r24
	st Y+,r25
	movw r16,r28
	cp r10,r30
	cpc r11,r31
	brne .L633
	or r20,r21
	brne .+2
	rjmp .L628
	mov r30,r5
	mov r31,r4
	add r8,r6
	adc r9,r7
	ldi r29,2
	add r8,r29
	adc r9,__zero_reg__
	ldi r23,0
	ldi r22,0
.L637:
	movw r26,r14
	ld r20,X+
	ld r21,X+
	movw r14,r26
	ld r18,Z+
	ld r19,Z+
	add r18,r20
	adc r19,r21
	add r18,r22
	adc r19,r23
	ldi r24,lo8(1)
	ldi r25,0
	cp r18,r20
	cpc r19,r21
	brlo .L634
	ldi r25,0
	ldi r24,0
.L634:
	ldi r26,lo8(1)
	ldi r27,0
	cp r20,r18
	cpc r21,r19
	brne .L635
	ldi r27,0
	ldi r26,0
.L635:
	mul r24,r26
	movw r28,r0
	mul r24,r27
	add r29,r0
	mul r25,r26
	add r29,r0
	clr r1
	ldi r26,lo8(1)
	ldi r27,0
	cp r20,r18
	cpc r21,r19
	breq .L636
	ldi r27,0
	ldi r26,0
.L636:
	mul r26,r22
	movw r24,r0
	mul r26,r23
	add r25,r0
	mul r27,r22
	add r25,r0
	clr r1
	movw r22,r28
	or r22,r24
	or r23,r25
	movw r26,r14
	sbiw r26,2
	st X+,r18
	st X,r19
	cp r8,r14
	cpc r9,r15
	brne .L637
.L628:
/* epilogue start */
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	ret
	.size	uECC_vli_modSub, .-uECC_vli_modSub
.global	uECC_vli_mmod
	.type	uECC_vli_mmod, @function
uECC_vli_mmod:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	subi r28,74
	sbc r29,__zero_reg__
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 74 */
/* stack size = 92 */
.L__stack_usage = 92
	adiw r28,73-63
	std Y+63,r24
	sbiw r28,73-63
	adiw r28,74-63
	std Y+63,r25
	sbiw r28,74-63
	mov r2,r22
	mov r6,r23
	movw r14,r20
	mov r3,r18
	movw r18,r28
	subi r18,-1
	sbci r19,-1
	movw r10,r18
	adiw r28,65-62
	std Y+63,r19
	std Y+62,r18
	sbiw r28,65-62
	adiw r28,67-63
	std Y+63,r22
	sbiw r28,67-63
	adiw r28,68-63
	std Y+63,r23
	sbiw r28,68-63
	mov r16,r3
	mov __tmp_reg__,r3
	lsl r0
	sbc r17,r17
	movw r4,r16
	clr __tmp_reg__
	lsr r5
	ror r4
	ror __tmp_reg__
	lsr r5
	ror r4
	ror __tmp_reg__
	mov r5,r4
	mov r4,__tmp_reg__
	clr r7
	dec r7
	add r7,r3
	mov r24,r7
	sbrc r7,7
	rjmp .L644
	mov r30,r7
	lsl r30
	sbc r31,r31
	add r30,r20
	adc r31,r21
	ld r18,Z
	ldd r19,Z+1
	or r18,r19
	breq .+2
	rjmp .L644
	ldi r30,lo8(-2)
	add r30,r3
	mov __tmp_reg__,r30
	lsl r0
	sbc r31,r31
	adiw r30,1
	lsl r30
	rol r31
	add r30,r20
	adc r31,r21
	rjmp .L646
.L739:
	ld r19,-Z
	ld r18,-Z
	or r18,r19
	breq .+2
	rjmp .L644
.L646:
	subi r24,1
	brcc .L739
.L645:
	movw r24,r4
	sbrc r5,7
	adiw r24,31
.L673:
	asr r25
	ror r24
	asr r25
	ror r24
	asr r25
	ror r24
	asr r25
	ror r24
	asr r25
	ror r24
	mov r20,r24
	mov r12,r24
	mov r13,__zero_reg__
	cp __zero_reg__,r24
	brlt .+2
	rjmp .L652
.L674:
	subi r20,lo8(-(-1))
	ldi r21,0
	subi r20,-1
	sbci r21,-1
	lsl r20
	rol r21
	ldi r23,0
	ldi r22,0
	movw r24,r28
	adiw r24,33
	call memset
.L651:
	cp __zero_reg__,r13
	brlt .+2
	rjmp .L652
	cp r16,__zero_reg__
	cpc r17,__zero_reg__
	brne .+2
	rjmp .L653
	mov r20,r13
	mov __tmp_reg__,r13
	lsl r0
	sbc r21,r21
	ldi r18,lo8(32)
	ldi r19,0
	sub r18,r20
	sbc r19,r21
	mov r24,r12
	lsl r12
	sbc r25,r25
	movw r26,r14
	ld r22,X+
	ld r23,X
	movw r30,r24
	lsl r30
	rol r31
	add r30,r10
	adc r31,r11
	movw r26,r22
	mov r0,r13
	rjmp 2f
	1:
	lsl r26
	rol r27
	2:
	dec r0
	brpl 1b
	std Z+33,r27
	std Z+32,r26
	mov r0,r18
	rjmp 2f
	1:
	lsr r23
	ror r22
	2:
	dec r0
	brpl 1b
	cpi r16,2
	cpc r17,__zero_reg__
	brsh .+2
	rjmp .L654
	movw r30,r14
	ldd r26,Z+2
	ldd r27,Z+3
	movw r30,r24
	adiw r30,1
	lsl r30
	rol r31
	add r30,r10
	adc r31,r11
	movw r8,r26
	rjmp 2f
	1:
	lsl r8
	rol r9
	2:
	dec r13
	brpl 1b
	movw r12,r8
	or r22,r8
	or r23,r13
	std Z+33,r23
	std Z+32,r22
	mov r0,r18
	rjmp 2f
	1:
	lsr r27
	ror r26
	2:
	dec r0
	brpl 1b
	cpi r16,2
	cpc r17,__zero_reg__
	brne .+2
	rjmp .L654
	movw r30,r14
	ldd r22,Z+4
	ldd r23,Z+5
	movw r30,r24
	adiw r30,2
	lsl r30
	rol r31
	add r30,r10
	adc r31,r11
	movw r12,r22
	mov r0,r20
	rjmp 2f
	1:
	lsl r12
	rol r13
	2:
	dec r0
	brpl 1b
	or r26,r12
	or r27,r13
	std Z+33,r27
	std Z+32,r26
	mov r0,r18
	rjmp 2f
	1:
	lsr r23
	ror r22
	2:
	dec r0
	brpl 1b
	cpi r16,3
	cpc r17,__zero_reg__
	brne .+2
	rjmp .L654
	movw r26,r14
	adiw r26,6
	ld r30,X+
	ld r31,X
	movw r12,r24
	ldi r27,3
	add r12,r27
	adc r13,__zero_reg__
	lsl r12
	rol r13
	add r12,r10
	adc r13,r11
	movw r26,r30
	mov r0,r20
	rjmp 2f
	1:
	lsl r26
	rol r27
	2:
	dec r0
	brpl 1b
	or r22,r26
	or r23,r27
	movw r26,r12
	adiw r26,32+1
	st X,r23
	st -X,r22
	sbiw r26,32
	mov r0,r18
	rjmp 2f
	1:
	lsr r31
	ror r30
	2:
	dec r0
	brpl 1b
	cpi r16,4
	cpc r17,__zero_reg__
	brne .+2
	rjmp .L654
	movw r26,r14
	adiw r26,8
	ld r22,X+
	ld r23,X
	movw r12,r24
	ldi r27,4
	add r12,r27
	adc r13,__zero_reg__
	lsl r12
	rol r13
	add r12,r10
	adc r13,r11
	movw r26,r22
	mov r0,r20
	rjmp 2f
	1:
	lsl r26
	rol r27
	2:
	dec r0
	brpl 1b
	or r30,r26
	or r31,r27
	movw r26,r12
	adiw r26,32+1
	st X,r31
	st -X,r30
	sbiw r26,32
	mov r0,r18
	rjmp 2f
	1:
	lsr r23
	ror r22
	2:
	dec r0
	brpl 1b
	cpi r16,5
	cpc r17,__zero_reg__
	brne .+2
	rjmp .L654
	movw r26,r14
	adiw r26,10
	ld r30,X+
	ld r31,X
	movw r12,r24
	ldi r27,5
	add r12,r27
	adc r13,__zero_reg__
	lsl r12
	rol r13
	add r12,r10
	adc r13,r11
	movw r26,r30
	mov r0,r20
	rjmp 2f
	1:
	lsl r26
	rol r27
	2:
	dec r0
	brpl 1b
	or r22,r26
	or r23,r27
	movw r26,r12
	adiw r26,32+1
	st X,r23
	st -X,r22
	sbiw r26,32
	mov r0,r18
	rjmp 2f
	1:
	lsr r31
	ror r30
	2:
	dec r0
	brpl 1b
	cpi r16,6
	cpc r17,__zero_reg__
	brne .+2
	rjmp .L654
	movw r26,r14
	adiw r26,12
	ld r22,X+
	ld r23,X
	movw r12,r24
	ldi r27,6
	add r12,r27
	adc r13,__zero_reg__
	lsl r12
	rol r13
	add r12,r10
	adc r13,r11
	movw r26,r22
	mov r0,r20
	rjmp 2f
	1:
	lsl r26
	rol r27
	2:
	dec r0
	brpl 1b
	or r30,r26
	or r31,r27
	movw r26,r12
	adiw r26,32+1
	st X,r31
	st -X,r30
	sbiw r26,32
	mov r0,r18
	rjmp 2f
	1:
	lsr r23
	ror r22
	2:
	dec r0
	brpl 1b
	cpi r16,7
	cpc r17,__zero_reg__
	brne .+2
	rjmp .L654
	movw r26,r14
	adiw r26,14
	ld r30,X+
	ld r31,X
	movw r12,r24
	ldi r27,7
	add r12,r27
	adc r13,__zero_reg__
	lsl r12
	rol r13
	add r12,r10
	adc r13,r11
	movw r26,r30
	mov r0,r20
	rjmp 2f
	1:
	lsl r26
	rol r27
	2:
	dec r0
	brpl 1b
	or r22,r26
	or r23,r27
	movw r26,r12
	adiw r26,32+1
	st X,r23
	st -X,r22
	sbiw r26,32
	mov r0,r18
	rjmp 2f
	1:
	lsr r31
	ror r30
	2:
	dec r0
	brpl 1b
	cpi r16,8
	cpc r17,__zero_reg__
	brne .+2
	rjmp .L654
	movw r26,r14
	adiw r26,16
	ld r22,X+
	ld r23,X
	movw r12,r24
	ldi r27,8
	add r12,r27
	adc r13,__zero_reg__
	lsl r12
	rol r13
	add r12,r10
	adc r13,r11
	movw r26,r22
	mov r0,r20
	rjmp 2f
	1:
	lsl r26
	rol r27
	2:
	dec r0
	brpl 1b
	or r30,r26
	or r31,r27
	movw r26,r12
	adiw r26,32+1
	st X,r31
	st -X,r30
	sbiw r26,32
	mov r0,r18
	rjmp 2f
	1:
	lsr r23
	ror r22
	2:
	dec r0
	brpl 1b
	cpi r16,9
	cpc r17,__zero_reg__
	brne .+2
	rjmp .L654
	movw r30,r14
	ldd r26,Z+18
	ldd r27,Z+19
	movw r12,r24
	ldi r31,9
	add r12,r31
	adc r13,__zero_reg__
	lsl r12
	rol r13
	add r12,r10
	adc r13,r11
	movw r30,r26
	mov r0,r20
	rjmp 2f
	1:
	lsl r30
	rol r31
	2:
	dec r0
	brpl 1b
	or r22,r30
	or r23,r31
	movw r30,r12
	std Z+33,r23
	std Z+32,r22
	movw r8,r26
	mov r0,r18
	rjmp 2f
	1:
	lsr r9
	ror r8
	2:
	dec r0
	brpl 1b
	cpi r16,10
	cpc r17,__zero_reg__
	brne .+2
	rjmp .L654
	movw r26,r14
	adiw r26,20
	ld r30,X+
	ld r31,X
	movw r22,r24
	subi r22,-10
	sbci r23,-1
	lsl r22
	rol r23
	movw r12,r10
	add r12,r22
	adc r13,r23
	movw r22,r30
	mov r0,r20
	rjmp 2f
	1:
	lsl r22
	rol r23
	2:
	dec r0
	brpl 1b
	or r22,r8
	or r23,r9
	movw r26,r12
	adiw r26,32+1
	st X,r23
	st -X,r22
	sbiw r26,32
	movw r8,r30
	mov r0,r18
	rjmp 2f
	1:
	lsr r9
	ror r8
	2:
	dec r0
	brpl 1b
	cpi r16,11
	cpc r17,__zero_reg__
	brne .+2
	rjmp .L654
	movw r26,r14
	adiw r26,22
	ld r30,X+
	ld r31,X
	movw r22,r24
	subi r22,-11
	sbci r23,-1
	lsl r22
	rol r23
	movw r12,r10
	add r12,r22
	adc r13,r23
	movw r22,r30
	mov r0,r20
	rjmp 2f
	1:
	lsl r22
	rol r23
	2:
	dec r0
	brpl 1b
	or r22,r8
	or r23,r9
	movw r26,r12
	adiw r26,32+1
	st X,r23
	st -X,r22
	sbiw r26,32
	movw r26,r30
	mov r0,r18
	rjmp 2f
	1:
	lsr r27
	ror r26
	2:
	dec r0
	brpl 1b
	cpi r16,12
	cpc r17,__zero_reg__
	brne .+2
	rjmp .L654
	movw r30,r14
	ldd r22,Z+24
	ldd r23,Z+25
	movw r30,r24
	adiw r30,12
	lsl r30
	rol r31
	movw r12,r10
	add r12,r30
	adc r13,r31
	movw r30,r22
	mov r0,r20
	rjmp 2f
	1:
	lsl r30
	rol r31
	2:
	dec r0
	brpl 1b
	or r30,r26
	or r31,r27
	movw r26,r12
	adiw r26,32+1
	st X,r31
	st -X,r30
	sbiw r26,32
	mov r0,r18
	rjmp 2f
	1:
	lsr r23
	ror r22
	2:
	dec r0
	brpl 1b
	cpi r16,13
	cpc r17,__zero_reg__
	brne .+2
	rjmp .L654
	movw r30,r14
	ldd r26,Z+26
	ldd r27,Z+27
	movw r30,r24
	adiw r30,13
	lsl r30
	rol r31
	movw r12,r10
	add r12,r30
	adc r13,r31
	movw r30,r26
	mov r0,r20
	rjmp 2f
	1:
	lsl r30
	rol r31
	2:
	dec r0
	brpl 1b
	or r22,r30
	or r23,r31
	movw r30,r12
	std Z+33,r23
	std Z+32,r22
	mov r0,r18
	rjmp 2f
	1:
	lsr r27
	ror r26
	2:
	dec r0
	brpl 1b
	cpi r16,14
	cpc r17,__zero_reg__
	breq .L654
	movw r30,r14
	ldd r22,Z+28
	ldd r23,Z+29
	movw r30,r24
	adiw r30,14
	lsl r30
	rol r31
	movw r12,r10
	add r12,r30
	adc r13,r31
	movw r30,r22
	mov r0,r20
	rjmp 2f
	1:
	lsl r30
	rol r31
	2:
	dec r0
	brpl 1b
	or r26,r30
	or r27,r31
	movw r30,r12
	std Z+33,r27
	std Z+32,r26
	rjmp 2f
	1:
	lsr r23
	ror r22
	2:
	dec r18
	brpl 1b
	cpi r16,15
	cpc r17,__zero_reg__
	breq .L654
	movw r30,r24
	adiw r30,15
	lsl r30
	rol r31
	add r30,r10
	adc r31,r11
	movw r26,r14
	adiw r26,30
	ld r24,X+
	ld r25,X
	rjmp 2f
	1:
	lsl r24
	rol r25
	2:
	dec r20
	brpl 1b
	or r22,r24
	or r23,r25
	std Z+33,r23
	std Z+32,r22
.L654:
	clr r6
	inc r6
	mov r7,__zero_reg__
	sbrc r5,7
	rjmp .L658
	movw r30,r28
	adiw r30,33
	movw r8,r30
.L657:
	lsl r16
	rol r17
	movw r30,r8
	add r30,r16
	adc r31,r17
	movw r18,r30
	add r18,r16
	adc r19,r17
	adiw r28,71-62
	std Y+63,r19
	std Y+62,r18
	sbiw r28,71-62
	clr r6
	inc r6
	mov r7,__zero_reg__
	adiw r28,69-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,69-62
.L669:
	ldi r23,0
	ldi r22,0
	cp __zero_reg__,r16
	cpc __zero_reg__,r17
	brlt .+2
	rjmp .L663
	movw r26,r6
	lsl r26
	rol r27
	ldi r18,lo8(65)
	ldi r19,0
	add r18,r28
	adc r19,r29
	add r26,r18
	adc r27,r19
	ld __tmp_reg__,X+
	ld r27,X
	mov r26,__tmp_reg__
	ldi r24,lo8(1)
	ldi r25,0
	sub r24,r6
	sbc r25,r7
	lsl r24
	rol r25
	add r24,r18
	adc r25,r19
	movw r30,r24
	ld r14,Z
	ldd r15,Z+1
	mov r2,__zero_reg__
	ldi r23,0
	ldi r22,0
	ldi r19,0
	ldi r18,0
	ldi r25,0
	ldi r24,0
.L659:
	lsl r24
	rol r25
	movw r20,r26
	add r20,r24
	adc r21,r25
	movw r30,r20
	ld r20,Z
	ldd r21,Z+1
	lsl r18
	rol r19
	add r18,r10
	adc r19,r11
	movw r30,r18
	ldd r18,Z+32
	ldd r19,Z+33
	movw r30,r20
	sub r30,r18
	sbc r31,r19
	movw r18,r30
	sub r18,r22
	sbc r19,r23
	cp r18,r20
	cpc r19,r21
	brne .+2
	rjmp .L660
	ldi r31,lo8(1)
	mov r13,__zero_reg__
	cp r20,r18
	cpc r21,r19
	brlo .L661
	ldi r31,0
.L661:
	mov r22,r31
	mov r23,r13
	add r24,r14
	adc r25,r15
	movw r30,r24
	std Z+1,r19
	st Z,r18
	inc r2
	mov r24,r2
	mov __tmp_reg__,r2
	lsl r0
	sbc r25,r25
	movw r18,r24
	cp r24,r16
	cpc r25,r17
	brlt .L659
.L663:
	ldi r24,lo8(1)
	cp r6,r22
	cpc r7,r23
	breq .L664
	ldi r24,0
.L664:
	mov r6,r24
	mov r7,__zero_reg__
	adiw r28,69-62
	ldd r18,Y+62
	ldd r19,Y+63
	sbiw r28,69-62
	cp r8,r18
	cpc r9,r19
	brsh .L665
	movw r26,r18
.L666:
	ld r25,-X
	ld r24,-X
	lsr r25
	ror r24
	adiw r26,1
	st X,r25
	st -X,r24
	cp r8,r26
	cpc r9,r27
	brlo .L666
.L665:
	adiw r28,71-62
	ldd r24,Y+62
	ldd r25,Y+63
	sbiw r28,71-62
	adiw r28,69-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,69-62
	cp r26,r24
	cpc r27,r25
	brsh .L667
	movw r30,r26
	movw r26,r24
.L668:
	ld r25,-X
	ld r24,-X
	lsr r25
	ror r24
	adiw r26,1
	st X,r25
	st -X,r24
	cp r30,r26
	cpc r31,r27
	brlo .L668
.L667:
	ldi r27,1
	sub r4,r27
	sbc r5,__zero_reg__
	brcs .+2
	rjmp .L669
.L658:
	lsl r6
	rol r7
	ldi r30,lo8(65)
	ldi r31,0
	add r30,r28
	adc r31,r29
	add r30,r6
	adc r31,r7
	ld r2,Z
	ldd r6,Z+1
	cp __zero_reg__,r3
	brge .L643
.L656:
	mov r26,r2
	mov r27,r6
	adiw r28,73-63
	ldd r30,Y+63
	sbiw r28,73-63
	adiw r28,74-63
	ldd r31,Y+63
	sbiw r28,74-63
	ldi r24,0
.L672:
	ld r18,X+
	ld r19,X+
	st Z+,r18
	st Z+,r19
	subi r24,lo8(-(1))
	cp r24,r3
	brlt .L672
.L643:
/* epilogue start */
	subi r28,-74
	sbci r29,-1
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
.L644:
	subi r24,lo8(-(1))
	brne .+2
	rjmp .L645
	mov __tmp_reg__,r24
	lsl r0
	sbc r25,r25
	movw r30,r24
	subi r30,1
	sbci r31,-128
	lsl r30
	rol r31
	add r30,r14
	adc r31,r15
	ld r18,Z
	ldd r19,Z+1
	ldi r21,0
	ldi r20,0
	cp r18,__zero_reg__
	cpc r19,__zero_reg__
	breq .L647
.L648:
	lsr r19
	ror r18
	subi r20,-1
	sbci r21,-1
	cp r18,__zero_reg__
	cpc r19,__zero_reg__
	brne .L648
.L647:
	sbiw r24,1
	lsl r24
	rol r25
	swap r24
	swap r25
	andi r25,0xf0
	eor r25,r24
	andi r24,0xf0
	eor r25,r24
	add r24,r20
	adc r25,r21
	sub r4,r24
	sbc r5,r25
	movw r24,r4
	andi r24,31
	andi r25,128
	sbrc r25,7
	rjmp .L740
	mov r13,r24
	movw r24,r4
	sbrc r5,7
	rjmp .L741
.L650:
	asr r25
	ror r24
	asr r25
	ror r24
	asr r25
	ror r24
	asr r25
	ror r24
	asr r25
	ror r24
	mov r20,r24
	mov r12,r24
	cp __zero_reg__,r24
	brge .+2
	rjmp .L674
	rjmp .L651
.L660:
	add r24,r14
	adc r25,r15
	movw r30,r24
	std Z+1,r19
	st Z,r18
	inc r2
	mov r24,r2
	mov __tmp_reg__,r2
	lsl r0
	sbc r25,r25
	movw r18,r24
	cp r24,r16
	cpc r25,r17
	brge .+2
	rjmp .L659
	rjmp .L663
.L652:
	cp __zero_reg__,r3
	brge .L653
	movw r8,r28
	ldi r27,33
	add r8,r27
	adc r9,__zero_reg__
	mov r24,r12
	lsl r24
	sbc r25,r25
	mov r20,r7
	ldi r21,0
	subi r20,-1
	sbci r21,-1
	lsl r20
	rol r21
	movw r22,r14
	add r24,r8
	adc r25,r9
	call memcpy
	sbrs r5,7
	rjmp .L657
	rjmp .L656
.L740:
	sbiw r24,1
	ori r24,224
	ori r25,255
	adiw r24,1
	mov r13,r24
	movw r24,r4
	sbrs r5,7
	rjmp .L650
.L741:
	adiw r24,31
	rjmp .L650
.L653:
	sbrc r5,7
	rjmp .L643
	movw r24,r28
	adiw r24,33
	movw r8,r24
	rjmp .L657
	.size	uECC_vli_mmod, .-uECC_vli_mmod
.global	uECC_vli_modMult
	.type	uECC_vli_modMult, @function
uECC_vli_modMult:
	push r12
	push r13
	push r14
	push r15
	push r16
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,32
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 32 */
/* stack size = 39 */
.L__stack_usage = 39
	movw r14,r24
	movw r12,r18
	mov r18,r16
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	mov r18,r16
	movw r20,r12
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r14
	call uECC_vli_mmod
/* epilogue start */
	adiw r28,32
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	ret
	.size	uECC_vli_modMult, .-uECC_vli_modMult
.global	uECC_vli_modMult_fast
	.type	uECC_vli_modMult_fast, @function
uECC_vli_modMult_fast:
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,32
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 32 */
/* stack size = 38 */
.L__stack_usage = 38
	movw r14,r24
	movw r16,r18
	movw r30,r18
	ld r18,Z
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	movw r30,r16
	subi r30,-88
	sbci r31,-1
	ld __tmp_reg__,Z+
	ld r31,Z
	mov r30,__tmp_reg__
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r14
	icall
/* epilogue start */
	adiw r28,32
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	ret
	.size	uECC_vli_modMult_fast, .-uECC_vli_modMult_fast
.global	uECC_vli_modInv
	.type	uECC_vli_modInv, @function
uECC_vli_modInv:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	subi r28,109
	sbc r29,__zero_reg__
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 109 */
/* stack size = 127 */
.L__stack_usage = 127
	cp __zero_reg__,r18
	brlt .+2
	rjmp .L744
	movw r30,r22
	ldi r19,lo8(-1)
	add r19,r18
	adiw r28,67-63
	std Y+63,r19
	sbiw r28,67-63
	mov r14,r19
	mov r15,__zero_reg__
	movw r12,r14
	lsl r12
	rol r13
	movw r10,r22
	ldi r26,2
	add r10,r26
	adc r11,__zero_reg__
	add r10,r12
	adc r11,r13
	ldi r27,0
	ldi r26,0
.L746:
	ld r16,Z+
	ld r17,Z+
	or r26,r16
	or r27,r17
	cp r10,r30
	cpc r11,r31
	brne .L746
	or r26,r27
	brne .+2
	rjmp .L747
	mov r6,r18
	adiw r28,81-63
	std Y+63,r21
	sbiw r28,81-63
	adiw r28,80-63
	std Y+63,r20
	sbiw r28,80-63
	adiw r28,96-62
	std Y+63,r25
	std Y+62,r24
	sbiw r28,96-62
	movw r24,r14
	adiw r24,1
	movw r30,r24
	lsl r30
	rol r31
	adiw r28,70-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,70-62
	movw r10,r28
	ldi r31,49
	add r10,r31
	adc r11,__zero_reg__
	adiw r28,70-62
	ldd r20,Y+62
	ldd r21,Y+63
	sbiw r28,70-62
	movw r24,r10
	call memcpy
	movw r4,r28
	ldi r18,33
	add r4,r18
	adc r5,__zero_reg__
	adiw r28,70-62
	ldd r20,Y+62
	ldd r21,Y+63
	sbiw r28,70-62
	adiw r28,80-63
	ldd r22,Y+63
	sbiw r28,80-63
	adiw r28,81-63
	ldd r23,Y+63
	sbiw r28,81-63
	movw r24,r4
	call memcpy
	movw r16,r28
	subi r16,-17
	sbci r17,-1
	adiw r28,70-62
	ldd r20,Y+62
	ldd r21,Y+63
	sbiw r28,70-62
	ldi r23,0
	ldi r22,0
	movw r24,r16
	call memset
	ldi r24,lo8(1)
	ldi r25,0
	std Y+18,r25
	std Y+17,r24
	movw r20,r28
	subi r20,-1
	sbci r21,-1
	movw r8,r20
	adiw r28,70-62
	ldd r20,Y+62
	ldd r21,Y+63
	sbiw r28,70-62
	ldi r23,0
	ldi r22,0
	movw r24,r8
	call memset
	lsl r14
	rol r15
	movw r22,r10
	add r22,r14
	adc r23,r15
	adiw r28,82-62
	std Y+63,r23
	std Y+62,r22
	sbiw r28,82-62
	movw r24,r4
	add r24,r14
	adc r25,r15
	adiw r28,88-62
	std Y+63,r25
	std Y+62,r24
	sbiw r28,88-62
	mov r24,r6
	lsl r24
	sbc r25,r25
	movw r26,r4
	add r26,r24
	adc r27,r25
	adiw r28,84-62
	std Y+63,r27
	std Y+62,r26
	sbiw r28,84-62
	movw r30,r8
	add r30,r14
	adc r31,r15
	adiw r28,90-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,90-62
	movw r18,r16
	add r18,r14
	adc r19,r15
	adiw r28,92-62
	std Y+63,r19
	std Y+62,r18
	sbiw r28,92-62
	movw r20,r8
	add r20,r24
	adc r21,r25
	adiw r28,86-62
	std Y+63,r21
	std Y+62,r20
	sbiw r28,86-62
	movw r22,r10
	add r22,r24
	adc r23,r25
	adiw r28,72-62
	std Y+63,r23
	std Y+62,r22
	sbiw r28,72-62
	movw r26,r16
	add r26,r24
	adc r27,r25
	adiw r28,74-62
	std Y+63,r27
	std Y+62,r26
	sbiw r28,74-62
	ldi r24,lo8(-2)
	add r24,r6
	mov __tmp_reg__,r24
	lsl r0
	sbc r25,r25
	adiw r24,1
	lsl r24
	rol r25
	movw r30,r10
	add r30,r24
	adc r31,r25
	adiw r28,78-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,78-62
	movw r18,r4
	add r18,r24
	adc r19,r25
	adiw r28,76-62
	std Y+63,r19
	std Y+62,r18
	sbiw r28,76-62
	ldi r20,lo8(35)
	ldi r21,0
	add r20,r28
	adc r21,r29
	add r20,r12
	adc r21,r13
	adiw r28,106-62
	std Y+63,r21
	std Y+62,r20
	sbiw r28,106-62
	movw r22,r8
	add r22,r24
	adc r23,r25
	adiw r28,100-62
	std Y+63,r23
	std Y+62,r22
	sbiw r28,100-62
	movw r26,r16
	add r26,r24
	adc r27,r25
	adiw r28,98-62
	std Y+63,r27
	std Y+62,r26
	sbiw r28,98-62
	ldi r30,lo8(3)
	ldi r31,0
	add r30,r28
	adc r31,r29
	add r30,r12
	adc r31,r13
	adiw r28,104-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,104-62
	ldi r18,lo8(51)
	ldi r19,0
	add r18,r28
	adc r19,r29
	add r18,r12
	adc r19,r13
	adiw r28,102-62
	std Y+63,r19
	std Y+62,r18
	sbiw r28,102-62
	ldi r20,lo8(19)
	ldi r21,0
	add r20,r28
	adc r21,r29
	add r20,r12
	adc r21,r13
	adiw r28,94-62
	std Y+63,r21
	std Y+62,r20
	sbiw r28,94-62
	ldi r21,lo8(1)
	adiw r28,68-63
	std Y+63,r21
	sbiw r28,68-63
	adiw r28,82-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,82-62
	ld r2,X+
	ld r3,X
	adiw r28,88-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,88-62
	ld __tmp_reg__,Z+
	ld r31,Z
	mov r30,__tmp_reg__
	adiw r28,65-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,65-62
	mov r7,r6
.L748:
	adiw r28,65-62
	ldd r18,Y+62
	ldd r19,Y+63
	sbiw r28,65-62
	cp r18,r2
	cpc r19,r3
	brsh .+2
	rjmp .L828
	cp r2,r18
	cpc r3,r19
	brsh .+2
	rjmp .L829
	adiw r28,76-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,76-62
	adiw r28,78-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,78-62
	adiw r28,67-63
	ldd r20,Y+63
	sbiw r28,67-63
	rjmp .L820
.L821:
	ld r19,-Z
	ld r18,-Z
	ld r25,-X
	ld r24,-X
	cp r24,r18
	cpc r25,r19
	brlo .L828
	cp r18,r24
	cpc r19,r25
	brsh .+2
	rjmp .L829
.L820:
	subi r20,1
	brcc .L821
	adiw r28,70-62
	ldd r20,Y+62
	ldd r21,Y+63
	sbiw r28,70-62
	movw r22,r16
	adiw r28,96-62
	ldd r24,Y+62
	ldd r25,Y+63
	sbiw r28,96-62
	call memcpy
.L744:
/* epilogue start */
	subi r28,-109
	sbci r29,-1
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
.L828:
	ldi r25,lo8(1)
	ldd r24,Y+49
	sbrs r24,0
	rjmp .L867
.L863:
	ldd r24,Y+33
	sbrs r24,0
	rjmp .L868
	cpi r25,lo8(1)
	breq .+2
	rjmp .L825
	movw r12,r4
	movw r30,r10
	ldi r21,0
	ldi r20,0
	mov r3,r7
	adiw r28,102-62
	ldd r6,Y+62
	ldd r7,Y+63
	sbiw r28,102-62
.L772:
	ld r18,Z+
	ld r19,Z+
	movw r26,r12
	ld r24,X+
	ld r25,X+
	movw r12,r26
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L769
	ldi r23,0
	ldi r22,0
.L769:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L770
	ldi r27,0
	ldi r26,0
.L770:
	mul r22,r26
	movw r14,r0
	mul r22,r27
	add r15,r0
	mul r23,r26
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L771
	ldi r23,0
	ldi r22,0
.L771:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r6,r30
	cpc r7,r31
	brne .L772
	mov r7,r3
	adiw r28,72-62
	ldd r24,Y+62
	ldd r25,Y+63
	sbiw r28,72-62
	cp r10,r24
	cpc r11,r25
	brsh .L773
	movw r30,r24
.L774:
	ld r25,-Z
	ld r24,-Z
	lsr r25
	ror r24
	std Z+1,r25
	st Z,r24
	cp r10,r30
	cpc r11,r31
	brlo .L774
.L773:
	adiw r28,92-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,92-62
	ld r24,X+
	ld r25,X
	adiw r28,90-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,90-62
	ld r18,Z
	ldd r19,Z+1
	cp r18,r24
	cpc r19,r25
	brlo .L775
	cp r24,r18
	cpc r25,r19
	brsh .+2
	rjmp .L776
	adiw r28,100-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,100-62
	adiw r28,98-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,98-62
	adiw r28,67-63
	ldd r20,Y+63
	sbiw r28,67-63
	rjmp .L777
.L780:
	ld r19,-Z
	ld r18,-Z
	ld r25,-X
	ld r24,-X
	cp r24,r18
	cpc r25,r19
	brlo .L775
	cp r18,r24
	cpc r19,r25
	brsh .+2
	rjmp .L776
.L777:
	subi r20,1
	brcc .L780
.L775:
	movw r12,r8
	movw r30,r16
	ldi r21,0
	ldi r20,0
	mov r3,r7
	adiw r28,94-62
	ldd r6,Y+62
	ldd r7,Y+63
	sbiw r28,94-62
.L779:
	ld r18,Z+
	ld r19,Z+
	movw r26,r12
	ld r24,X+
	ld r25,X+
	movw r12,r26
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L785
	ldi r23,0
	ldi r22,0
.L785:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L786
	ldi r27,0
	ldi r26,0
.L786:
	mul r22,r26
	movw r14,r0
	mul r22,r27
	add r15,r0
	mul r23,r26
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L787
	ldi r23,0
	ldi r22,0
.L787:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r30,r6
	cpc r31,r7
	brne .L779
	mov r7,r3
	ldd r24,Y+17
	sbrs r24,0
	rjmp .L788
	adiw r28,80-63
	ldd r12,Y+63
	sbiw r28,80-63
	adiw r28,81-63
	ldd r13,Y+63
	sbiw r28,81-63
	movw r30,r16
	ldi r21,0
	ldi r20,0
	mov r3,__zero_reg__
.L792:
	ld r18,Z+
	ld r19,Z+
	movw r26,r12
	ld r24,X+
	ld r25,X+
	movw r12,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L789
	ldi r23,0
	ldi r22,0
.L789:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L790
	ldi r27,0
	ldi r26,0
.L790:
	mul r22,r26
	movw r14,r0
	mul r22,r27
	add r15,r0
	mul r23,r26
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L791
	ldi r23,0
	ldi r22,0
.L791:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	inc r3
	cp r3,r7
	brlt .L792
.L788:
	adiw r28,74-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,74-62
	cp r16,r30
	cpc r17,r31
	brlo .+2
	rjmp .L869
.L794:
	ld r25,-Z
	ld r24,-Z
	lsr r25
	ror r24
	std Z+1,r25
	st Z,r24
	cp r16,r30
	cpc r17,r31
	brlo .L794
	ldd r27,Y+17
	adiw r28,68-63
	std Y+63,r27
	sbiw r28,68-63
	adiw r28,82-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,82-62
	ld r2,Z
	ldd r3,Z+1
	rjmp .L748
.L829:
	ldi r25,lo8(-1)
	ldd r24,Y+49
	sbrc r24,0
	rjmp .L863
.L867:
	adiw r28,72-62
	ldd r18,Y+62
	ldd r19,Y+63
	sbiw r28,72-62
	cp r10,r18
	cpc r11,r19
	brsh .L749
	movw r30,r18
.L750:
	ld r25,-Z
	ld r24,-Z
	lsr r25
	ror r24
	std Z+1,r25
	st Z,r24
	cp r10,r30
	cpc r11,r31
	brlo .L750
	adiw r28,82-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,82-62
	ld r2,X+
	ld r3,X
.L749:
	adiw r28,68-63
	ldd r27,Y+63
	sbiw r28,68-63
	sbrs r27,0
	rjmp .L751
	adiw r28,80-63
	ldd r12,Y+63
	sbiw r28,80-63
	adiw r28,81-63
	ldd r13,Y+63
	sbiw r28,81-63
	movw r30,r16
	mov r15,__zero_reg__
	mov r14,__zero_reg__
	adiw r28,68-62
	std Y+63,r17
	std Y+62,r16
	sbiw r28,68-62
	mov r17,r7
	adiw r28,94-62
	ldd r6,Y+62
	ldd r7,Y+63
	sbiw r28,94-62
.L755:
	ld r18,Z+
	ld r19,Z+
	movw r26,r12
	ld r24,X+
	ld r25,X+
	movw r12,r26
	add r24,r18
	adc r25,r19
	add r24,r14
	adc r25,r15
	ldi r20,lo8(1)
	ldi r21,0
	cp r24,r18
	cpc r25,r19
	brlo .L752
	ldi r21,0
	ldi r20,0
.L752:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brne .L753
	ldi r23,0
	ldi r22,0
.L753:
	mul r20,r22
	movw r26,r0
	mul r20,r23
	add r27,r0
	mul r21,r22
	add r27,r0
	clr r1
	ldi r20,lo8(1)
	ldi r21,0
	cp r18,r24
	cpc r19,r25
	breq .L754
	ldi r21,0
	ldi r20,0
.L754:
	mul r20,r14
	movw r18,r0
	mul r20,r15
	add r19,r0
	mul r21,r14
	add r19,r0
	clr r1
	movw r14,r26
	or r14,r18
	or r15,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r30,r6
	cpc r31,r7
	brne .L755
	mov r7,r17
	adiw r28,68-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,68-62
.L751:
	adiw r28,74-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,74-62
	cp r16,r30
	cpc r17,r31
	brsh .L756
.L757:
	ld r25,-Z
	ld r24,-Z
	lsr r25
	ror r24
	std Z+1,r25
	st Z,r24
	cp r16,r30
	cpc r17,r31
	brlo .L757
.L756:
	ldd r31,Y+17
	adiw r28,68-63
	std Y+63,r31
	sbiw r28,68-63
	rjmp .L748
.L868:
	adiw r28,84-62
	ldd r18,Y+62
	ldd r19,Y+63
	sbiw r28,84-62
	cp r4,r18
	cpc r5,r19
	brsh .L760
	movw r30,r18
.L761:
	ld r25,-Z
	ld r24,-Z
	lsr r25
	ror r24
	std Z+1,r25
	st Z,r24
	cp r4,r30
	cpc r5,r31
	brlo .L761
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld __tmp_reg__,X+
	ld r27,X
	mov r26,__tmp_reg__
	adiw r28,65-62
	std Y+63,r27
	std Y+62,r26
	sbiw r28,65-62
.L760:
	ldd r24,Y+1
	sbrs r24,0
	rjmp .L762
	adiw r28,80-63
	ldd r12,Y+63
	sbiw r28,80-63
	adiw r28,81-63
	ldd r13,Y+63
	sbiw r28,81-63
	movw r30,r8
	mov r15,__zero_reg__
	mov r14,__zero_reg__
	adiw r28,108-62
	std Y+63,r17
	std Y+62,r16
	sbiw r28,108-62
	mov r17,r7
	adiw r28,104-62
	ldd r6,Y+62
	ldd r7,Y+63
	sbiw r28,104-62
.L766:
	ld r18,Z+
	ld r19,Z+
	movw r26,r12
	ld r24,X+
	ld r25,X+
	movw r12,r26
	add r24,r18
	adc r25,r19
	add r24,r14
	adc r25,r15
	ldi r20,lo8(1)
	ldi r21,0
	cp r24,r18
	cpc r25,r19
	brlo .L763
	ldi r21,0
	ldi r20,0
.L763:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brne .L764
	ldi r23,0
	ldi r22,0
.L764:
	mul r20,r22
	movw r26,r0
	mul r20,r23
	add r27,r0
	mul r21,r22
	add r27,r0
	clr r1
	ldi r20,lo8(1)
	ldi r21,0
	cp r18,r24
	cpc r19,r25
	breq .L765
	ldi r21,0
	ldi r20,0
.L765:
	mul r20,r14
	movw r18,r0
	mul r20,r15
	add r19,r0
	mul r21,r14
	add r19,r0
	clr r1
	movw r14,r26
	or r14,r18
	or r15,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r30,r6
	cpc r31,r7
	brne .L766
	mov r7,r17
	adiw r28,108-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,108-62
.L762:
	adiw r28,86-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,86-62
	cp r8,r30
	cpc r9,r31
	brlo .+2
	rjmp .L748
.L767:
	ld r25,-Z
	ld r24,-Z
	lsr r25
	ror r24
	std Z+1,r25
	st Z,r24
	cp r8,r30
	cpc r9,r31
	brlo .L767
	rjmp .L748
.L825:
	movw r12,r10
	movw r30,r4
	mov r15,__zero_reg__
	mov r14,__zero_reg__
	adiw r28,65-62
	std Y+63,r17
	std Y+62,r16
	sbiw r28,65-62
	mov r17,r7
	adiw r28,106-62
	ldd r6,Y+62
	ldd r7,Y+63
	sbiw r28,106-62
.L768:
	ld r18,Z+
	ld r19,Z+
	movw r26,r12
	ld r24,X+
	ld r25,X+
	movw r12,r26
	movw r20,r18
	sub r20,r24
	sbc r21,r25
	movw r24,r20
	sub r24,r14
	sbc r25,r15
	ldi r20,lo8(1)
	ldi r21,0
	cp r18,r24
	cpc r19,r25
	brlo .L795
	ldi r21,0
	ldi r20,0
.L795:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brne .L796
	ldi r23,0
	ldi r22,0
.L796:
	mul r20,r22
	movw r26,r0
	mul r20,r23
	add r27,r0
	mul r21,r22
	add r27,r0
	clr r1
	ldi r20,lo8(1)
	ldi r21,0
	cp r18,r24
	cpc r19,r25
	breq .L797
	ldi r21,0
	ldi r20,0
.L797:
	mul r20,r14
	movw r18,r0
	mul r20,r15
	add r19,r0
	mul r21,r14
	add r19,r0
	clr r1
	movw r14,r26
	or r14,r18
	or r15,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r6,r30
	cpc r7,r31
	brne .L768
	mov r7,r17
	adiw r28,65-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,65-62
	adiw r28,84-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,84-62
	cp r4,r22
	cpc r5,r23
	brsh .L798
	movw r30,r22
.L799:
	ld r25,-Z
	ld r24,-Z
	lsr r25
	ror r24
	std Z+1,r25
	st Z,r24
	cp r4,r30
	cpc r5,r31
	brlo .L799
.L798:
	adiw r28,90-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,90-62
	ld r18,X+
	ld r19,X
	adiw r28,92-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,92-62
	ld r24,Z
	ldd r25,Z+1
	cp r24,r18
	cpc r25,r19
	brlo .L804
	cp r18,r24
	cpc r19,r25
	brsh .+2
	rjmp .L802
	adiw r28,98-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,98-62
	adiw r28,100-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,100-62
	adiw r28,67-63
	ldd r20,Y+63
	sbiw r28,67-63
	rjmp .L803
.L805:
	ld r19,-Z
	ld r18,-Z
	ld r25,-X
	ld r24,-X
	cp r24,r18
	cpc r25,r19
	brlo .L804
	cp r18,r24
	cpc r19,r25
	brsh .+2
	rjmp .L802
.L803:
	subi r20,1
	brcc .L805
.L804:
	movw r12,r16
	movw r30,r8
	mov r15,__zero_reg__
	mov r14,__zero_reg__
	adiw r28,65-62
	std Y+63,r17
	std Y+62,r16
	sbiw r28,65-62
	mov r17,r7
	adiw r28,104-62
	ldd r6,Y+62
	ldd r7,Y+63
	sbiw r28,104-62
.L801:
	ld r18,Z+
	ld r19,Z+
	movw r26,r12
	ld r24,X+
	ld r25,X+
	movw r12,r26
	movw r20,r18
	sub r20,r24
	sbc r21,r25
	movw r24,r20
	sub r24,r14
	sbc r25,r15
	ldi r20,lo8(1)
	ldi r21,0
	cp r18,r24
	cpc r19,r25
	brlo .L810
	ldi r21,0
	ldi r20,0
.L810:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brne .L811
	ldi r23,0
	ldi r22,0
.L811:
	mul r20,r22
	movw r26,r0
	mul r20,r23
	add r27,r0
	mul r21,r22
	add r27,r0
	clr r1
	ldi r20,lo8(1)
	ldi r21,0
	cp r18,r24
	cpc r19,r25
	breq .L812
	ldi r21,0
	ldi r20,0
.L812:
	mul r20,r14
	movw r18,r0
	mul r20,r15
	add r19,r0
	mul r21,r14
	add r19,r0
	clr r1
	movw r14,r26
	or r14,r18
	or r15,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r6,r30
	cpc r7,r31
	brne .L801
	mov r7,r17
	adiw r28,65-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,65-62
	ldd r24,Y+1
	sbrs r24,0
	rjmp .L813
	adiw r28,80-63
	ldd r12,Y+63
	sbiw r28,80-63
	adiw r28,81-63
	ldd r13,Y+63
	sbiw r28,81-63
	movw r14,r8
	ldi r21,0
	ldi r20,0
	mov r6,__zero_reg__
.L817:
	movw r26,r14
	ld r18,X+
	ld r19,X+
	movw r14,r26
	movw r30,r12
	ld r24,Z+
	ld r25,Z+
	movw r12,r30
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L814
	ldi r23,0
	ldi r22,0
.L814:
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r24
	cpc r19,r25
	brne .L815
	ldi r31,0
	ldi r30,0
.L815:
	mul r22,r30
	movw r26,r0
	mul r22,r31
	add r27,r0
	mul r23,r30
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L816
	ldi r23,0
	ldi r22,0
.L816:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r26
	or r20,r18
	or r21,r19
	movw r30,r14
	sbiw r30,2
	std Z+1,r25
	st Z,r24
	inc r6
	cp r6,r7
	brlt .L817
.L813:
	adiw r28,86-62
	ldd r18,Y+62
	ldd r19,Y+63
	sbiw r28,86-62
	movw r30,r18
	cp r8,r18
	cpc r9,r19
	brlo .+2
	rjmp .L870
.L818:
	ld r25,-Z
	ld r24,-Z
	lsr r25
	ror r24
	std Z+1,r25
	st Z,r24
	cp r8,r30
	cpc r9,r31
	brlo .L818
	adiw r28,88-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,88-62
	ld __tmp_reg__,Z+
	ld r31,Z
	mov r30,__tmp_reg__
	adiw r28,65-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,65-62
	rjmp .L748
.L747:
	movw r20,r14
	subi r20,-1
	sbci r21,-1
	lsl r20
	rol r21
	ldi r23,0
	ldi r22,0
/* epilogue start */
	subi r28,-109
	sbci r29,-1
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	jmp memset
.L776:
	adiw r28,80-63
	ldd r12,Y+63
	sbiw r28,80-63
	adiw r28,81-63
	ldd r13,Y+63
	sbiw r28,81-63
	movw r30,r16
	ldi r21,0
	ldi r20,0
	mov r3,__zero_reg__
.L784:
	ld r18,Z+
	ld r19,Z+
	movw r26,r12
	ld r24,X+
	ld r25,X+
	movw r12,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L781
	ldi r23,0
	ldi r22,0
.L781:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L782
	ldi r27,0
	ldi r26,0
.L782:
	mul r22,r26
	movw r14,r0
	mul r22,r27
	add r15,r0
	mul r23,r26
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L783
	ldi r23,0
	ldi r22,0
.L783:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	inc r3
	cp r3,r7
	brlt .L784
	rjmp .L775
.L802:
	adiw r28,80-63
	ldd r12,Y+63
	sbiw r28,80-63
	adiw r28,81-63
	ldd r13,Y+63
	sbiw r28,81-63
	movw r30,r8
	mov r15,__zero_reg__
	mov r14,__zero_reg__
	mov r6,__zero_reg__
.L809:
	ld r18,Z+
	ld r19,Z+
	movw r26,r12
	ld r24,X+
	ld r25,X+
	movw r12,r26
	add r24,r18
	adc r25,r19
	add r24,r14
	adc r25,r15
	ldi r20,lo8(1)
	ldi r21,0
	cp r24,r18
	cpc r25,r19
	brlo .L806
	ldi r21,0
	ldi r20,0
.L806:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brne .L807
	ldi r23,0
	ldi r22,0
.L807:
	mul r20,r22
	movw r26,r0
	mul r20,r23
	add r27,r0
	mul r21,r22
	add r27,r0
	clr r1
	ldi r20,lo8(1)
	ldi r21,0
	cp r18,r24
	cpc r19,r25
	breq .L808
	ldi r21,0
	ldi r20,0
.L808:
	mul r20,r14
	movw r18,r0
	mul r20,r15
	add r19,r0
	mul r21,r14
	add r19,r0
	clr r1
	movw r14,r26
	or r14,r18
	or r15,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	inc r6
	cp r6,r7
	brlt .L809
	rjmp .L804
.L869:
	ldd r31,Y+17
	adiw r28,68-63
	std Y+63,r31
	sbiw r28,68-63
	adiw r28,82-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,82-62
	ld r2,X+
	ld r3,X
	rjmp .L748
.L870:
	adiw r28,88-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,88-62
	ld __tmp_reg__,X+
	ld r27,X
	mov r26,__tmp_reg__
	adiw r28,65-62
	std Y+63,r27
	std Y+62,r26
	sbiw r28,65-62
	rjmp .L748
	.size	uECC_vli_modInv, .-uECC_vli_modInv
.global	uECC_secp256r1
	.type	uECC_secp256r1, @function
uECC_secp256r1:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	ldi r24,lo8(curve_secp256r1)
	ldi r25,hi8(curve_secp256r1)
/* epilogue start */
	ret
	.size	uECC_secp256r1, .-uECC_secp256r1
.global	EccPoint_isZero
	.type	EccPoint_isZero, @function
EccPoint_isZero:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	movw r30,r22
	ld r18,Z
	lsl r18
	cp __zero_reg__,r18
	brge .L876
	movw r30,r24
	subi r18,lo8(-(-1))
	mov r24,r18
	ldi r25,0
	lsl r24
	rol r25
	movw r18,r30
	subi r18,-2
	sbci r19,-1
	add r24,r18
	adc r25,r19
	ldi r19,0
	ldi r18,0
.L874:
	ld r20,Z+
	ld r21,Z+
	or r18,r20
	or r19,r21
	cp r24,r30
	cpc r25,r31
	brne .L874
	ldi r24,lo8(1)
	ldi r25,0
	or r18,r19
	brne .L881
/* epilogue start */
	ret
.L881:
	ldi r24,0
	ret
.L876:
	ldi r24,lo8(1)
	ldi r25,0
/* epilogue start */
	ret
	.size	EccPoint_isZero, .-EccPoint_isZero
.global	apply_z
	.type	apply_z, @function
apply_z:
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,48
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 48 */
/* stack size = 60 */
.L__stack_usage = 60
	movw r8,r24
	movw r10,r22
	movw r12,r20
	movw r16,r18
	movw r26,r18
	ld r18,X
	movw r22,r20
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	movw r14,r16
	ldi r27,88
	add r14,r27
	adc r15,__zero_reg__
	movw r26,r14
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	adiw r24,33
	icall
	movw r30,r16
	ld r18,Z
	movw r20,r28
	subi r20,-33
	sbci r21,-1
	movw r22,r8
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	movw r26,r14
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r8
	icall
	movw r30,r16
	ld r18,Z
	movw r20,r12
	movw r22,r28
	subi r22,-33
	sbci r23,-1
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	movw r26,r14
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	adiw r24,33
	icall
	movw r30,r16
	ld r18,Z
	movw r20,r28
	subi r20,-33
	sbci r21,-1
	movw r22,r10
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	movw r26,r14
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r10
	icall
/* epilogue start */
	adiw r28,48
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	ret
	.size	apply_z, .-apply_z
.global	XYcZ_add
	.type	XYcZ_add, @function
XYcZ_add:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	subi r28,75
	sbc r29,__zero_reg__
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 75 */
/* stack size = 93 */
.L__stack_usage = 93
	std Y+54,r25
	std Y+53,r24
	std Y+61,r22
	std Y+62,r23
	movw r2,r20
	std Y+52,r19
	std Y+51,r18
	std Y+50,r17
	std Y+49,r16
	movw r26,r16
	ld r27,X
	std Y+63,r27
	movw r30,r16
	adiw r30,4
	std Y+58,r31
	std Y+57,r30
	cp __zero_reg__,r27
	brlt .+2
	rjmp .L884
	adiw r28,72-62
	std Y+63,r21
	std Y+62,r20
	sbiw r28,72-62
	movw r4,r24
	movw r22,r28
	subi r22,-33
	sbci r23,-1
	adiw r28,68-62
	std Y+63,r23
	std Y+62,r22
	sbiw r28,68-62
	mov r20,r27
	subi r20,lo8(-(-1))
	mov r24,r20
	ldi r25,0
	adiw r28,66-62
	std Y+63,r25
	std Y+62,r24
	sbiw r28,66-62
	lsl r24
	rol r25
	std Y+60,r25
	std Y+59,r24
	movw r12,r2
	ldi r25,2
	add r12,r25
	adc r13,__zero_reg__
	ldd r26,Y+59
	ldd r27,Y+60
	add r12,r26
	adc r13,r27
	movw r16,r22
	movw r26,r4
	movw r8,r2
	ldi r21,0
	ldi r20,0
.L888:
	movw r30,r8
	ld r18,Z+
	ld r19,Z+
	movw r8,r30
	ld r24,X+
	ld r25,X+
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L885
	ldi r23,0
	ldi r22,0
.L885:
	clr r14
	inc r14
	mov r15,__zero_reg__
	cp r18,r24
	cpc r19,r25
	brne .L886
	mov r15,__zero_reg__
	mov r14,__zero_reg__
.L886:
	mul r22,r14
	movw r30,r0
	mul r22,r15
	add r31,r0
	mul r23,r14
	add r31,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L887
	ldi r23,0
	ldi r22,0
.L887:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r30
	or r20,r18
	or r21,r19
	movw r30,r16
	st Z+,r24
	st Z+,r25
	movw r16,r30
	cp r12,r8
	cpc r13,r9
	brne .L888
	or r20,r21
	brne .+2
	rjmp .L985
	ldd r16,Y+57
	ldd r17,Y+58
	ldi r27,lo8(33)
	mov r6,r27
	mov r7,__zero_reg__
	add r6,r28
	adc r7,r29
	ldi r23,2
	add r6,r23
	adc r7,__zero_reg__
	ldd r12,Y+59
	ldd r13,Y+60
	add r12,r6
	adc r13,r7
	movw r30,r28
	adiw r30,33
	ldi r21,0
	ldi r20,0
.L893:
	ld r18,Z+
	ld r19,Z+
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L890
	ldi r23,0
	ldi r22,0
.L890:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L891
	ldi r27,0
	ldi r26,0
.L891:
	mul r22,r26
	movw r14,r0
	mul r22,r27
	add r15,r0
	mul r23,r26
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L892
	ldi r23,0
	ldi r22,0
.L892:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r12,r30
	cpc r13,r31
	brne .L893
.L889:
	ldd r18,Y+63
	movw r20,r28
	subi r20,-33
	sbci r21,-1
	movw r22,r20
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	ldd r30,Y+49
	ldd r31,Y+50
	subi r30,-88
	sbci r31,-1
	std Y+56,r31
	std Y+55,r30
	ld __tmp_reg__,Z+
	ld r31,Z
	mov r30,__tmp_reg__
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	adiw r24,33
	icall
	ldd r26,Y+49
	ldd r27,Y+50
	ld r18,X
	movw r20,r28
	subi r20,-33
	sbci r21,-1
	ldd r22,Y+53
	ldd r23,Y+54
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	ldd r26,Y+55
	ldd r27,Y+56
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	ldd r24,Y+53
	ldd r25,Y+54
	icall
	ldd r30,Y+49
	ldd r31,Y+50
	ld r18,Z
	movw r20,r28
	subi r20,-33
	sbci r21,-1
	movw r22,r2
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	ldd r26,Y+55
	ldd r27,Y+56
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r2
	icall
	ldd r30,Y+51
	ldd r31,Y+52
	adiw r28,70-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,70-62
	ldd r31,Y+61
	adiw r28,64-63
	std Y+63,r31
	sbiw r28,64-63
	ldd r22,Y+62
	adiw r28,65-63
	std Y+63,r22
	sbiw r28,65-63
	ldd r14,Y+51
	ldd r15,Y+52
	ldi r23,2
	add r14,r23
	adc r15,__zero_reg__
	ldd r24,Y+59
	ldd r25,Y+60
	add r14,r24
	adc r15,r25
	mov r30,r31
	mov r31,r22
	ldd r10,Y+51
	ldd r11,Y+52
	ldi r21,0
	ldi r20,0
.L897:
	movw r26,r10
	ld r18,X+
	ld r19,X+
	movw r10,r26
	ld r24,Z+
	ld r25,Z+
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L894
	ldi r23,0
	ldi r22,0
.L894:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L895
	ldi r27,0
	ldi r26,0
.L895:
	mul r22,r26
	movw r16,r0
	mul r22,r27
	add r17,r0
	mul r23,r26
	add r17,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L896
	ldi r23,0
	ldi r22,0
.L896:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r16
	or r20,r18
	or r21,r19
	movw r26,r10
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r14,r10
	cpc r15,r11
	brne .L897
	or r20,r21
	breq .L898
	ldd r16,Y+57
	ldd r17,Y+58
	ldd r30,Y+51
	ldd r31,Y+52
	ldi r21,0
	ldi r20,0
.L902:
	ld r18,Z+
	ld r19,Z+
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L899
	ldi r23,0
	ldi r22,0
.L899:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L900
	ldi r27,0
	ldi r26,0
.L900:
	mul r22,r26
	movw r14,r0
	mul r22,r27
	add r15,r0
	mul r23,r26
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L901
	ldi r23,0
	ldi r22,0
.L901:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r10,r30
	cpc r11,r31
	brne .L902
.L898:
	ldd r30,Y+49
	ldd r31,Y+50
	ld r18,Z
	ldd r20,Y+51
	ldd r21,Y+52
	movw r22,r20
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	ldd r26,Y+55
	ldd r27,Y+56
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	adiw r24,33
	icall
	ldd r12,Y+59
	ldd r13,Y+60
	add r12,r6
	adc r13,r7
	ldd r16,Y+53
	ldd r17,Y+54
	movw r30,r28
	adiw r30,33
	ldi r21,0
	ldi r20,0
	adiw r28,74-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,74-62
.L906:
	adiw r28,74-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,74-62
	ld r24,Z+
	ld r25,Z+
	adiw r28,74-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,74-62
	movw r26,r16
	ld r18,X+
	ld r19,X+
	movw r16,r26
	movw r26,r24
	sub r26,r18
	sbc r27,r19
	sub r26,r20
	sbc r27,r21
	ldi r18,lo8(1)
	ldi r19,0
	cp r24,r26
	cpc r25,r27
	brlo .L903
	ldi r19,0
	ldi r18,0
.L903:
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r26
	cpc r25,r27
	brne .L904
	ldi r23,0
	ldi r22,0
.L904:
	mul r18,r22
	movw r14,r0
	mul r18,r23
	add r15,r0
	mul r19,r22
	add r15,r0
	clr r1
	ldi r18,lo8(1)
	ldi r19,0
	cp r24,r26
	cpc r25,r27
	breq .L905
	ldi r19,0
	ldi r18,0
.L905:
	mul r18,r20
	movw r24,r0
	mul r18,r21
	add r25,r0
	mul r19,r20
	add r25,r0
	clr r1
	movw r20,r14
	or r20,r24
	or r21,r25
	adiw r28,74-62
	ldd r24,Y+62
	ldd r25,Y+63
	sbiw r28,74-62
	sbiw r24,2
	movw r30,r24
	std Z+1,r27
	st Z,r26
	adiw r28,74-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,74-62
	cp r12,r22
	cpc r13,r23
	breq .+2
	rjmp .L906
	movw r30,r22
	or r20,r21
	brne .+2
	rjmp .L907
	ldd r14,Y+57
	ldd r15,Y+58
	movw r26,r28
	adiw r26,33
	ldi r21,0
	ldi r20,0
.L911:
	ld r24,X+
	ld r25,X+
	movw r30,r14
	ld r16,Z+
	ld r17,Z+
	movw r14,r30
	add r16,r24
	adc r17,r25
	add r16,r20
	adc r17,r21
	ldi r18,lo8(1)
	ldi r19,0
	cp r16,r24
	cpc r17,r25
	brlo .L908
	ldi r19,0
	ldi r18,0
.L908:
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r16
	cpc r25,r17
	brne .L909
	ldi r23,0
	ldi r22,0
.L909:
	mul r18,r22
	movw r12,r0
	mul r18,r23
	add r13,r0
	mul r19,r22
	add r13,r0
	clr r1
	ldi r18,lo8(1)
	ldi r19,0
	cp r24,r16
	cpc r25,r17
	breq .L910
	ldi r19,0
	ldi r18,0
.L910:
	mul r18,r20
	movw r24,r0
	mul r18,r21
	add r25,r0
	mul r19,r20
	add r25,r0
	clr r1
	movw r20,r12
	or r20,r24
	or r21,r25
	movw r24,r26
	sbiw r24,2
	movw r30,r24
	std Z+1,r17
	st Z,r16
	adiw r28,74-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,74-62
	cp r22,r26
	cpc r23,r27
	brne .L911
	movw r30,r22
.L907:
	movw r14,r2
	movw r26,r28
	adiw r26,33
	ldi r21,0
	ldi r20,0
	adiw r28,74-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,74-62
.L915:
	ld r24,X+
	ld r25,X+
	movw r30,r14
	ld r18,Z+
	ld r19,Z+
	movw r14,r30
	movw r16,r24
	sub r16,r18
	sbc r17,r19
	sub r16,r20
	sbc r17,r21
	ldi r18,lo8(1)
	ldi r19,0
	cp r24,r16
	cpc r25,r17
	brlo .L912
	ldi r19,0
	ldi r18,0
.L912:
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r16
	cpc r25,r17
	brne .L913
	ldi r23,0
	ldi r22,0
.L913:
	mul r18,r22
	movw r12,r0
	mul r18,r23
	add r13,r0
	mul r19,r22
	add r13,r0
	clr r1
	ldi r18,lo8(1)
	ldi r19,0
	cp r24,r16
	cpc r25,r17
	breq .L914
	ldi r19,0
	ldi r18,0
.L914:
	mul r18,r20
	movw r24,r0
	mul r18,r21
	add r25,r0
	mul r19,r20
	add r25,r0
	clr r1
	movw r20,r12
	or r20,r24
	or r21,r25
	movw r24,r26
	sbiw r24,2
	movw r30,r24
	std Z+1,r17
	st Z,r16
	adiw r28,74-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,74-62
	cp r22,r26
	cpc r23,r27
	brne .L915
	or r20,r21
	brne .+2
	rjmp .L916
	ldd r14,Y+57
	ldd r15,Y+58
	movw r30,r28
	adiw r30,33
	ldi r21,0
	ldi r20,0
	adiw r28,74-62
	std Y+63,r27
	std Y+62,r26
	sbiw r28,74-62
.L920:
	ld r24,Z+
	ld r25,Z+
	movw r26,r14
	ld r16,X+
	ld r17,X+
	movw r14,r26
	add r16,r24
	adc r17,r25
	add r16,r20
	adc r17,r21
	ldi r18,lo8(1)
	ldi r19,0
	cp r16,r24
	cpc r17,r25
	brlo .L917
	ldi r19,0
	ldi r18,0
.L917:
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r16
	cpc r25,r17
	brne .L918
	ldi r23,0
	ldi r22,0
.L918:
	mul r18,r22
	movw r12,r0
	mul r18,r23
	add r13,r0
	mul r19,r22
	add r13,r0
	clr r1
	ldi r18,lo8(1)
	ldi r19,0
	cp r24,r16
	cpc r25,r17
	breq .L919
	ldi r19,0
	ldi r18,0
.L919:
	mul r18,r20
	movw r24,r0
	mul r18,r21
	add r25,r0
	mul r19,r20
	add r25,r0
	clr r1
	movw r20,r12
	or r20,r24
	or r21,r25
	movw r24,r30
	sbiw r24,2
	movw r26,r24
	st X+,r16
	st X,r17
	adiw r28,74-62
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,74-62
	cp r22,r30
	cpc r23,r31
	brne .L920
.L916:
	ldd r26,Y+53
	ldd r27,Y+54
	movw r16,r2
	ldi r21,0
	ldi r20,0
.L924:
	movw r30,r16
	ld r18,Z+
	ld r19,Z+
	movw r16,r30
	ld r24,X+
	ld r25,X+
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L921
	ldi r23,0
	ldi r22,0
.L921:
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r24
	cpc r19,r25
	brne .L922
	ldi r31,0
	ldi r30,0
.L922:
	mul r22,r30
	movw r14,r0
	mul r22,r31
	add r15,r0
	mul r23,r30
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L923
	ldi r23,0
	ldi r22,0
.L923:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r30,r16
	sbiw r30,2
	std Z+1,r25
	st Z,r24
	cp r8,r16
	cpc r9,r17
	brne .L924
	or r20,r21
	breq .L925
	ldd r14,Y+57
	ldd r15,Y+58
	movw r30,r2
	ldi r21,0
	ldi r20,0
.L929:
	ld r18,Z+
	ld r19,Z+
	movw r26,r14
	ld r24,X+
	ld r25,X+
	movw r14,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L926
	ldi r23,0
	ldi r22,0
.L926:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L927
	ldi r27,0
	ldi r26,0
.L927:
	mul r22,r26
	movw r12,r0
	mul r22,r27
	add r13,r0
	mul r23,r26
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L928
	ldi r23,0
	ldi r22,0
.L928:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r12
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r16,r30
	cpc r17,r31
	brne .L929
.L925:
	ldd r30,Y+49
	ldd r31,Y+50
	ld r18,Z
	movw r20,r2
	ldd r22,Y+61
	ldd r23,Y+62
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	ldd r26,Y+55
	ldd r27,Y+56
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	ldd r24,Y+61
	ldd r25,Y+62
	icall
	ldd r12,Y+53
	ldd r13,Y+54
	ldi r27,2
	add r12,r27
	adc r13,__zero_reg__
	ldd r30,Y+59
	ldd r31,Y+60
	add r12,r30
	adc r13,r31
	movw r26,r2
	ldi r21,0
	ldi r20,0
	adiw r28,68-62
	ldd r8,Y+62
	ldd r9,Y+63
	sbiw r28,68-62
	rjmp .L934
.L986:
	movw r24,r6
	adiw r24,2
	movw r6,r24
.L934:
	movw r30,r4
	ld r18,Z+
	ld r19,Z+
	movw r4,r30
	movw r30,r8
	ld r24,Z
	ldd r25,Z+1
	movw r8,r6
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L931
	ldi r23,0
	ldi r22,0
.L931:
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r24
	cpc r19,r25
	brne .L932
	ldi r31,0
	ldi r30,0
.L932:
	mul r22,r30
	movw r14,r0
	mul r22,r31
	add r15,r0
	mul r23,r30
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L933
	ldi r23,0
	ldi r22,0
.L933:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	st X+,r24
	st X+,r25
	cp r12,r4
	cpc r13,r5
	brne .L986
	or r20,r21
	brne .+2
	rjmp .L935
	ldd r26,Y+57
	ldd r27,Y+58
	ldi r21,0
	ldi r20,0
	movw r8,r26
	adiw r28,72-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,72-62
.L939:
	ld r18,Z+
	ld r19,Z+
	movw r26,r8
	ld r24,X+
	ld r25,X+
	movw r8,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L936
	ldi r23,0
	ldi r22,0
.L936:
	clr r12
	inc r12
	mov r13,__zero_reg__
	cp r18,r24
	cpc r19,r25
	brne .L937
	mov r13,__zero_reg__
	mov r12,__zero_reg__
.L937:
	mul r22,r12
	movw r14,r0
	mul r22,r13
	add r15,r0
	mul r23,r12
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L938
	ldi r23,0
	ldi r22,0
.L938:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r18,r30
	subi r18,2
	sbc r19,__zero_reg__
	movw r26,r18
	st X+,r24
	st X,r25
	cp r16,r30
	cpc r17,r31
	brne .L939
.L935:
	ldd r30,Y+49
	ldd r31,Y+50
	ld r18,Z
	movw r20,r2
	ldd r22,Y+51
	ldd r23,Y+52
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	ldd r26,Y+55
	ldd r27,Y+56
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	ldd r24,Y+51
	ldd r25,Y+52
	icall
	ldd r30,Y+51
	ldd r31,Y+52
	ldi r21,0
	ldi r20,0
	adiw r28,64-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,64-62
.L943:
	ld r18,Z+
	ld r19,Z+
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brlo .L940
	ldi r23,0
	ldi r22,0
.L940:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L941
	ldi r27,0
	ldi r26,0
.L941:
	mul r22,r26
	movw r14,r0
	mul r22,r27
	add r15,r0
	mul r23,r26
	add r15,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L942
	ldi r23,0
	ldi r22,0
.L942:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r14
	or r20,r18
	or r21,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	cp r10,r30
	cpc r11,r31
	brne .L943
	or r20,r21
	brne .+2
	rjmp .L944
	ldd r26,Y+57
	ldd r27,Y+58
	ldi r21,0
	ldi r20,0
	mov r15,__zero_reg__
	ldd r14,Y+63
	movw r10,r26
	adiw r28,70-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,70-62
.L948:
	ld r18,Z+
	ld r19,Z+
	movw r26,r10
	ld r24,X+
	ld r25,X+
	movw r10,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L945
	ldi r23,0
	ldi r22,0
.L945:
	ldi r16,lo8(1)
	ldi r17,0
	cp r18,r24
	cpc r19,r25
	brne .L946
	ldi r17,0
	ldi r16,0
.L946:
	mul r22,r16
	movw r12,r0
	mul r22,r17
	add r13,r0
	mul r23,r16
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L947
	ldi r23,0
	ldi r22,0
.L947:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r12
	or r20,r18
	or r21,r19
	movw r18,r30
	subi r18,2
	sbc r19,__zero_reg__
	movw r26,r18
	st X+,r24
	st X,r25
	inc r15
	cp r15,r14
	brlt .L948
.L944:
	adiw r28,66-62
	ldd r20,Y+62
	ldd r21,Y+63
	sbiw r28,66-62
	subi r20,-1
	sbci r21,-1
	lsl r20
	rol r21
	movw r22,r28
	subi r22,-33
	sbci r23,-1
	movw r24,r2
	call memcpy
.L883:
/* epilogue start */
	subi r28,-75
	sbci r29,-1
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
.L985:
	ldi r22,lo8(33)
	ldi r23,0
	add r22,r28
	adc r23,r29
	subi r22,-2
	sbci r23,-1
	movw r6,r22
	rjmp .L889
.L884:
	mov r18,r27
	movw r20,r28
	subi r20,-33
	sbci r21,-1
	movw r22,r20
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	ldd r16,Y+49
	ldd r17,Y+50
	subi r16,-88
	sbci r17,-1
	movw r26,r16
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	adiw r24,33
	icall
	ldd r30,Y+49
	ldd r31,Y+50
	ld r18,Z
	movw r20,r28
	subi r20,-33
	sbci r21,-1
	ldd r22,Y+53
	ldd r23,Y+54
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	movw r26,r16
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	ldd r24,Y+53
	ldd r25,Y+54
	icall
	ldd r30,Y+49
	ldd r31,Y+50
	ld r18,Z
	movw r20,r28
	subi r20,-33
	sbci r21,-1
	movw r22,r2
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	movw r26,r16
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r2
	icall
	ldd r30,Y+49
	ldd r31,Y+50
	ld r18,Z
	ldd r20,Y+51
	ldd r21,Y+52
	movw r22,r20
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	movw r26,r16
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	adiw r24,33
	icall
	ldd r30,Y+49
	ldd r31,Y+50
	ld r18,Z
	movw r20,r2
	ldd r22,Y+61
	ldd r23,Y+62
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	movw r26,r16
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	ldd r24,Y+61
	ldd r25,Y+62
	icall
	ldd r30,Y+49
	ldd r31,Y+50
	ld r18,Z
	movw r20,r2
	ldd r22,Y+51
	ldd r23,Y+52
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	movw r26,r16
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	ldd r24,Y+51
	ldd r25,Y+52
	icall
	rjmp .L883
	.size	XYcZ_add, .-XYcZ_add
.global	EccPoint_mult
	.type	EccPoint_mult, @function
EccPoint_mult:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	subi r28,-105
	sbc r29,__zero_reg__
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 151 */
/* stack size = 169 */
.L__stack_usage = 169
	subi r28,lo8(-146)
	sbci r29,hi8(-146)
	std Y+1,r25
	st Y,r24
	subi r28,lo8(146)
	sbci r29,hi8(146)
	subi r28,lo8(-140)
	sbci r29,hi8(-140)
	std Y+1,r23
	st Y,r22
	subi r28,lo8(140)
	sbci r29,hi8(140)
	subi r28,lo8(-137)
	sbci r29,hi8(-137)
	std Y+1,r21
	st Y,r20
	subi r28,lo8(137)
	sbci r29,hi8(137)
	movw r12,r18
	movw r8,r16
	movw r6,r14
	movw r26,r14
	ld r27,X
	subi r28,lo8(-139)
	sbci r29,hi8(-139)
	st Y,r27
	subi r28,lo8(139)
	sbci r29,hi8(139)
	mov r30,r27
	lsl r30
	sbc r31,r31
	subi r28,lo8(-142)
	sbci r29,hi8(-142)
	std Y+1,r31
	st Y,r30
	subi r28,lo8(142)
	sbci r29,hi8(142)
	add r22,r30
	adc r23,r31
	subi r28,lo8(-144)
	sbci r29,hi8(-144)
	std Y+1,r23
	st Y,r22
	subi r28,lo8(144)
	sbci r29,hi8(144)
	cp __zero_reg__,r27
	brlt .+2
	rjmp .L988
	mov r16,r27
	subi r16,lo8(-(-1))
	mov r10,r16
	mov r11,__zero_reg__
	ldi r31,-1
	sub r10,r31
	sbc r11,r31
	lsl r10
	rol r11
	movw r2,r28
	ldi r18,65
	add r2,r18
	adc r3,__zero_reg__
	movw r20,r10
	subi r28,lo8(-140)
	sbci r29,hi8(-140)
	ld r22,Y
	ldd r23,Y+1
	subi r28,lo8(140)
	sbci r29,hi8(140)
	movw r24,r2
	adiw r24,16
	call memcpy
	movw r14,r28
	ldi r19,49
	add r14,r19
	adc r15,__zero_reg__
	movw r20,r10
	subi r28,lo8(-144)
	sbci r29,hi8(-144)
	ld r22,Y
	ldd r23,Y+1
	subi r28,lo8(144)
	sbci r29,hi8(144)
	movw r24,r14
	call memcpy
	cp r12,__zero_reg__
	cpc r13,__zero_reg__
	brne .+2
	rjmp .L989
	movw r20,r28
	subi r20,-113
	sbci r21,-1
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	std Y+1,r21
	st Y,r20
	subi r28,lo8(129)
	sbci r29,hi8(129)
	movw r20,r10
	movw r22,r12
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r24,Y
	ldd r25,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	call memcpy
.L1006:
	subi r28,lo8(-139)
	sbci r29,hi8(-139)
	ld r21,Y
	subi r28,lo8(139)
	sbci r29,hi8(139)
	cp __zero_reg__,r21
	brlt .+2
	rjmp .L990
	ldi r17,0
	subi r16,-1
	sbci r17,-1
	lsl r16
	rol r17
.L991:
	movw r20,r16
	movw r22,r2
	subi r22,-16
	sbci r23,-1
	movw r24,r2
	call memmove
	movw r4,r28
	ldi r22,33
	add r4,r22
	adc r5,__zero_reg__
	movw r20,r16
	movw r22,r14
	movw r24,r4
	call memmove
	movw r26,r6
	ld r18,X
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r20,Y
	ldd r21,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
.L1005:
	movw r22,r20
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	movw r26,r6
	subi r26,-88
	sbci r27,-1
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	std Y+1,r27
	st Y,r26
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	subi r24,-97
	sbci r25,-1
	icall
	movw r30,r6
	ld r18,Z
	movw r20,r28
	subi r20,-97
	sbci r21,-1
	movw r16,r2
	subi r16,-16
	sbci r17,-1
	movw r22,r16
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r16
	icall
	movw r30,r6
	ld r18,Z
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r20,Y
	ldd r21,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	movw r22,r28
	subi r22,-97
	sbci r23,-1
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	subi r24,-97
	sbci r25,-1
	icall
	movw r30,r6
	ld r18,Z
	movw r20,r28
	subi r20,-97
	sbci r21,-1
	movw r22,r14
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r14
	icall
	movw r30,r6
	subi r30,-84
	sbci r31,-1
	ld __tmp_reg__,Z+
	ld r31,Z
	mov r30,__tmp_reg__
	movw r18,r6
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r20,Y
	ldd r21,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	movw r22,r14
	movw r24,r16
	icall
	movw r30,r6
	ld r18,Z
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r20,Y
	ldd r21,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	movw r22,r20
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	subi r24,-97
	sbci r25,-1
	icall
	movw r30,r6
	ld r18,Z
	movw r20,r28
	subi r20,-97
	sbci r21,-1
	movw r22,r2
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r2
	icall
	movw r30,r6
	ld r18,Z
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r20,Y
	ldd r21,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	movw r22,r28
	subi r22,-97
	sbci r23,-1
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	subi r24,-97
	sbci r25,-1
	icall
	movw r30,r6
	ld r18,Z
	movw r20,r28
	subi r20,-97
	sbci r21,-1
	movw r22,r4
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r4
	icall
	movw r10,r8
	ldi r27,2
	sub r10,r27
	sbc r11,__zero_reg__
	cp __zero_reg__,r10
	cpc __zero_reg__,r11
	brlt .+2
	rjmp .L992
	clr r8
	inc r8
	mov r9,__zero_reg__
.L994:
	movw r30,r10
	asr r31
	ror r30
	asr r31
	ror r30
	asr r31
	ror r30
	asr r31
	ror r30
	asr r31
	ror r30
	lsl r30
	rol r31
	subi r28,lo8(-137)
	sbci r29,hi8(-137)
	ld r18,Y
	ldd r19,Y+1
	subi r28,lo8(137)
	sbci r29,hi8(137)
	add r30,r18
	adc r31,r19
	movw r24,r10
	andi r24,31
	clr r25
	movw r20,r8
	rjmp 2f
	1:
	lsl r20
	rol r21
	2:
	dec r24
	brpl 1b
	movw r24,r20
	ld r18,Z
	ldd r19,Z+1
	and r24,r18
	and r25,r19
	ldi r18,lo8(1)
	ldi r19,0
	or r24,r25
	breq .L993
	ldi r19,0
	ldi r18,0
.L993:
	movw r24,r18
	swap r24
	swap r25
	andi r25,0xf0
	eor r25,r24
	andi r24,0xf0
	eor r25,r24
	movw r22,r4
	add r22,r24
	adc r23,r25
	subi r28,lo8(-131)
	sbci r29,hi8(-131)
	std Y+1,r23
	st Y,r22
	subi r28,lo8(131)
	sbci r29,hi8(131)
	movw r26,r2
	add r26,r24
	adc r27,r25
	subi r28,lo8(-133)
	sbci r29,hi8(-133)
	std Y+1,r27
	st Y,r26
	subi r28,lo8(133)
	sbci r29,hi8(133)
	movw r14,r8
	sub r14,r18
	sbc r15,r19
	swap r14
	swap r15
	ldi r30,0xf0
	and r15,r30
	eor r15,r14
	and r14,r30
	eor r15,r14
	movw r12,r4
	add r12,r14
	adc r13,r15
	add r14,r2
	adc r15,r3
	movw r16,r6
	movw r18,r22
	movw r20,r26
	movw r22,r12
	movw r24,r14
	call XYcZ_addC
	movw r18,r12
	movw r20,r14
	subi r28,lo8(-131)
	sbci r29,hi8(-131)
	ld r22,Y
	ldd r23,Y+1
	subi r28,lo8(131)
	sbci r29,hi8(131)
	subi r28,lo8(-133)
	sbci r29,hi8(-133)
	ld r24,Y
	ldd r25,Y+1
	subi r28,lo8(133)
	sbci r29,hi8(133)
	call XYcZ_add
	ldi r27,1
	sub r10,r27
	sbc r11,__zero_reg__
	breq .+2
	rjmp .L994
.L992:
	subi r28,lo8(-137)
	sbci r29,hi8(-137)
	ld r30,Y
	ldd r31,Y+1
	subi r28,lo8(137)
	sbci r29,hi8(137)
	ld r8,Z
	ldd r9,Z+1
	movw r24,r8
	com r24
	com r25
	andi r24,1
	clr r25
	swap r24
	swap r25
	andi r25,0xf0
	eor r25,r24
	andi r24,0xf0
	eor r25,r24
	movw r18,r4
	add r18,r24
	adc r19,r25
	subi r28,lo8(-133)
	sbci r29,hi8(-133)
	std Y+1,r19
	st Y,r18
	subi r28,lo8(133)
	sbci r29,hi8(133)
	movw r20,r2
	add r20,r24
	adc r21,r25
	subi r28,lo8(-137)
	sbci r29,hi8(-137)
	std Y+1,r21
	st Y,r20
	subi r28,lo8(137)
	sbci r29,hi8(137)
	ldi r21,1
	and r8,r21
	clr r9
	swap r8
	swap r9
	ldi r20,0xf0
	and r9,r20
	eor r9,r8
	and r8,r20
	eor r9,r8
	movw r22,r4
	add r22,r8
	adc r23,r9
	subi r28,lo8(-131)
	sbci r29,hi8(-131)
	std Y+1,r23
	st Y,r22
	subi r28,lo8(131)
	sbci r29,hi8(131)
	add r8,r2
	adc r9,r3
	movw r16,r6
	subi r28,lo8(-137)
	sbci r29,hi8(-137)
	ld r20,Y
	ldd r21,Y+1
	subi r28,lo8(137)
	sbci r29,hi8(137)
	movw r24,r8
	call XYcZ_addC
	movw r24,r6
	adiw r24,4
	subi r28,lo8(-148)
	sbci r29,hi8(-148)
	std Y+1,r25
	st Y,r24
	subi r28,lo8(148)
	sbci r29,hi8(148)
	subi r28,lo8(-139)
	sbci r29,hi8(-139)
	ld r25,Y
	subi r28,lo8(139)
	sbci r29,hi8(139)
	cp __zero_reg__,r25
	brlt .+2
	rjmp .L995
	movw r30,r2
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r10,Y
	ldd r11,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	mov r12,r25
	dec r12
	mov r13,__zero_reg__
	movw r26,r12
	lsl r26
	rol r27
	subi r28,lo8(-150)
	sbci r29,hi8(-150)
	std Y+1,r27
	st Y,r26
	subi r28,lo8(150)
	sbci r29,hi8(150)
	movw r16,r2
	subi r16,-2
	sbci r17,-1
	add r16,r26
	adc r17,r27
	movw r14,r10
	ldi r21,0
	ldi r20,0
.L999:
	ldd r18,Z+16
	ldd r19,Z+17
	ld r24,Z
	ldd r25,Z+1
	adiw r30,2
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brlo .L996
	ldi r27,0
	ldi r26,0
.L996:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brne .L997
	ldi r23,0
	ldi r22,0
.L997:
	mul r26,r22
	movw r12,r0
	mul r26,r23
	add r13,r0
	mul r27,r22
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L998
	ldi r23,0
	ldi r22,0
.L998:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r12
	or r20,r18
	or r21,r19
	movw r26,r14
	st X+,r24
	st X+,r25
	movw r14,r26
	cp r30,r16
	cpc r31,r17
	brne .L999
	or r20,r21
	brne .+2
	rjmp .L995
	subi r28,lo8(-148)
	sbci r29,hi8(-148)
	ld r14,Y
	ldd r15,Y+1
	subi r28,lo8(148)
	sbci r29,hi8(148)
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r18,Y
	ldd r19,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	subi r18,-2
	sbci r19,-1
	subi r28,lo8(-150)
	sbci r29,hi8(-150)
	ld r12,Y
	ldd r13,Y+1
	subi r28,lo8(150)
	sbci r29,hi8(150)
	add r12,r18
	adc r13,r19
	ldi r23,0
	ldi r22,0
	rjmp .L1003
.L1018:
	subi r18,-2
	sbci r19,-1
.L1003:
	movw r30,r10
	ld r24,Z
	ldd r25,Z+1
	movw r10,r18
	movw r30,r14
	ld r26,Z+
	ld r27,Z+
	movw r14,r30
	add r26,r24
	adc r27,r25
	add r26,r22
	adc r27,r23
	ldi r20,lo8(1)
	ldi r21,0
	cp r26,r24
	cpc r27,r25
	brlo .L1000
	ldi r21,0
	ldi r20,0
.L1000:
	ldi r30,lo8(1)
	ldi r31,0
	cp r24,r26
	cpc r25,r27
	brne .L1001
	ldi r31,0
	ldi r30,0
.L1001:
	mul r20,r30
	movw r16,r0
	mul r20,r31
	add r17,r0
	mul r21,r30
	add r17,r0
	clr r1
	ldi r20,lo8(1)
	ldi r21,0
	cp r24,r26
	cpc r25,r27
	breq .L1002
	ldi r21,0
	ldi r20,0
.L1002:
	mul r20,r22
	movw r24,r0
	mul r20,r23
	add r25,r0
	mul r21,r22
	add r25,r0
	clr r1
	movw r22,r16
	or r22,r24
	or r23,r25
	movw r30,r18
	sbiw r30,2
	std Z+1,r27
	st Z,r26
	cp r12,r18
	cpc r13,r19
	brne .L1018
.L995:
	movw r26,r6
	ld r18,X
	subi r28,lo8(-131)
	sbci r29,hi8(-131)
	ld r20,Y
	ldd r21,Y+1
	subi r28,lo8(131)
	sbci r29,hi8(131)
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r22,Y
	ldd r23,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r24,Y
	ldd r25,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	icall
	movw r30,r6
	ld r18,Z
	subi r28,lo8(-140)
	sbci r29,hi8(-140)
	ld r20,Y
	ldd r21,Y+1
	subi r28,lo8(140)
	sbci r29,hi8(140)
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r22,Y
	ldd r23,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r24,Y
	ldd r25,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	icall
	subi r28,lo8(-139)
	sbci r29,hi8(-139)
	ld r18,Y
	subi r28,lo8(139)
	sbci r29,hi8(139)
	subi r28,lo8(-148)
	sbci r29,hi8(-148)
	ld r20,Y
	ldd r21,Y+1
	subi r28,lo8(148)
	sbci r29,hi8(148)
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r22,Y
	ldd r23,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	movw r24,r22
	call uECC_vli_modInv
	movw r30,r6
	ld r18,Z
	subi r28,lo8(-144)
	sbci r29,hi8(-144)
	ld r20,Y
	ldd r21,Y+1
	subi r28,lo8(144)
	sbci r29,hi8(144)
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r22,Y
	ldd r23,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r24,Y
	ldd r25,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	icall
	movw r30,r6
	ld r18,Z
	movw r20,r8
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r22,Y
	ldd r23,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r24,Y
	ldd r25,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	icall
	movw r16,r6
	subi r28,lo8(-131)
	sbci r29,hi8(-131)
	ld r18,Y
	ldd r19,Y+1
	subi r28,lo8(131)
	sbci r29,hi8(131)
	movw r20,r8
	subi r28,lo8(-133)
	sbci r29,hi8(-133)
	ld r22,Y
	ldd r23,Y+1
	subi r28,lo8(133)
	sbci r29,hi8(133)
	subi r28,lo8(-137)
	sbci r29,hi8(-137)
	ld r24,Y
	ldd r25,Y+1
	subi r28,lo8(137)
	sbci r29,hi8(137)
	call XYcZ_add
	movw r30,r6
	ld r18,Z
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r20,Y
	ldd r21,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	movw r22,r20
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	subi r24,-97
	sbci r25,-1
	icall
	movw r30,r6
	ld r18,Z
	movw r20,r28
	subi r20,-97
	sbci r21,-1
	movw r22,r2
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r2
	icall
	movw r30,r6
	ld r18,Z
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r20,Y
	ldd r21,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	movw r22,r28
	subi r22,-97
	sbci r23,-1
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	subi r24,-97
	sbci r25,-1
	icall
	movw r30,r6
	ld r18,Z
	movw r20,r28
	subi r20,-97
	sbci r21,-1
	movw r22,r4
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	subi r28,lo8(-135)
	sbci r29,hi8(-135)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(135)
	sbci r29,hi8(135)
	ld r30,X+
	ld r31,X
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r4
	icall
	subi r28,lo8(-139)
	sbci r29,hi8(-139)
	ld r27,Y
	subi r28,lo8(139)
	sbci r29,hi8(139)
	cp __zero_reg__,r27
	brge .L987
	mov r16,r27
	subi r16,lo8(-(-1))
	ldi r17,0
	subi r16,-1
	sbci r17,-1
	lsl r16
	rol r17
	movw r20,r16
	movw r22,r2
	subi r28,lo8(-146)
	sbci r29,hi8(-146)
	ld r24,Y
	ldd r25,Y+1
	subi r28,lo8(146)
	sbci r29,hi8(146)
	call memcpy
	movw r20,r16
	movw r22,r4
	subi r28,lo8(-146)
	sbci r29,hi8(-146)
	ld r24,Y
	ldd r25,Y+1
	subi r28,lo8(146)
	sbci r29,hi8(146)
	subi r28,lo8(-142)
	sbci r29,hi8(-142)
	ld r30,Y
	ldd r31,Y+1
	subi r28,lo8(142)
	sbci r29,hi8(142)
	add r24,r30
	adc r25,r31
	call memcpy
.L987:
/* epilogue start */
	subi r28,105
	sbci r29,-1
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
.L988:
	or r18,r19
	breq .L1019
	mov r18,r27
	movw r30,r28
	subi r30,-65
	sbci r31,-1
	movw r2,r30
	movw r20,r28
	subi r20,-49
	sbci r21,-1
	movw r14,r20
	movw r22,r28
	subi r22,-113
	sbci r23,-1
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	std Y+1,r23
	st Y,r22
	subi r28,lo8(129)
	sbci r29,hi8(129)
	movw r24,r28
	adiw r24,33
	movw r4,r24
	movw r20,r22
	rjmp .L1005
.L990:
	ldi r16,lo8(2)
	ldi r17,0
	rjmp .L991
.L1019:
	movw r18,r28
	subi r18,-113
	sbci r19,-1
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	std Y+1,r19
	st Y,r18
	subi r28,lo8(129)
	sbci r29,hi8(129)
	ldi r24,lo8(1)
	ldi r25,0
	movw r26,r18
	st X+,r24
	st X,r25
	subi r28,lo8(-139)
	sbci r29,hi8(-139)
	ld r18,Y
	subi r28,lo8(139)
	sbci r29,hi8(139)
	movw r30,r28
	subi r30,-65
	sbci r31,-1
	movw r2,r30
	movw r20,r28
	subi r20,-49
	sbci r21,-1
	movw r14,r20
	movw r22,r28
	subi r22,-33
	sbci r23,-1
	movw r4,r22
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r20,Y
	ldd r21,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	rjmp .L1005
.L989:
	movw r24,r28
	subi r24,-113
	sbci r25,-1
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	std Y+1,r25
	st Y,r24
	subi r28,lo8(129)
	sbci r29,hi8(129)
	movw r20,r10
	ldi r23,0
	ldi r22,0
	call memset
	ldi r24,lo8(1)
	ldi r25,0
	subi r28,lo8(-129)
	sbci r29,hi8(-129)
	ld r26,Y
	ldd r27,Y+1
	subi r28,lo8(129)
	sbci r29,hi8(129)
	st X+,r24
	st X,r25
	rjmp .L1006
	.size	EccPoint_mult, .-EccPoint_mult
.global	regularize_k
	.type	regularize_k, @function
regularize_k:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	rcall .
	push __zero_reg__
	in r28,__SP_L__
	in r29,__SP_H__
/* prologue: function */
/* frame size = 3 */
/* stack size = 21 */
.L__stack_usage = 21
	movw r10,r22
	mov r6,r20
	std Y+1,r21
	movw r26,r18
	adiw r26,2
	ld r8,X+
	ld r9,X
	movw r2,r8
	ldi r27,31
	add r2,r27
	adc r3,__zero_reg__
	sbrs r3,7
	rjmp .L1021
	movw r2,r8
	ldi r30,62
	add r2,r30
	adc r3,__zero_reg__
.L1021:
	asr r3
	ror r2
	asr r3
	ror r2
	asr r3
	ror r2
	asr r3
	ror r2
	asr r3
	ror r2
	mov r7,r2
	movw r4,r18
	ldi r31,20
	add r4,r31
	adc r5,__zero_reg__
	cp __zero_reg__,r2
	brlt .+2
	rjmp .L1030
	movw r30,r24
	movw r16,r4
	std Y+3,r11
	std Y+2,r10
	clr r14
	dec r14
	add r14,r2
	mov r15,__zero_reg__
	lsl r14
	rol r15
	adiw r24,2
	add r14,r24
	adc r15,r25
	ldi r21,0
	ldi r20,0
.L1028:
	ld r18,Z+
	ld r19,Z+
	movw r26,r16
	ld r24,X+
	ld r25,X+
	movw r16,r26
	add r24,r18
	adc r25,r19
	add r24,r20
	adc r25,r21
	ldi r22,lo8(1)
	ldi r23,0
	cp r24,r18
	cpc r25,r19
	brlo .L1025
	ldi r23,0
	ldi r22,0
.L1025:
	ldi r26,lo8(1)
	ldi r27,0
	cp r18,r24
	cpc r19,r25
	brne .L1026
	ldi r27,0
	ldi r26,0
.L1026:
	mul r22,r26
	movw r12,r0
	mul r22,r27
	add r13,r0
	mul r23,r26
	add r13,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L1027
	ldi r23,0
	ldi r22,0
.L1027:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r12
	or r20,r18
	or r21,r19
	ldd r26,Y+2
	ldd r27,Y+3
	st X+,r24
	st X+,r25
	std Y+3,r27
	std Y+2,r26
	cp r14,r30
	cpc r15,r31
	brne .L1028
	ldi r24,lo8(1)
	ldi r25,0
	or r20,r21
	brne .+2
	rjmp .L1030
.L1029:
	mov r16,r6
	ldd r17,Y+1
	mov r13,__zero_reg__
	mov r12,__zero_reg__
	mov r15,__zero_reg__
.L1036:
	movw r26,r10
	ld r30,X+
	ld r31,X+
	movw r10,r26
	movw r26,r4
	ld r20,X+
	ld r21,X+
	movw r4,r26
	add r20,r30
	adc r21,r31
	add r20,r12
	adc r21,r13
	clr r8
	inc r8
	mov r9,__zero_reg__
	cp r20,r30
	cpc r21,r31
	brlo .L1033
	mov r9,__zero_reg__
	mov r8,__zero_reg__
.L1033:
	ldi r18,lo8(1)
	ldi r19,0
	cp r30,r20
	cpc r31,r21
	brne .L1034
	ldi r19,0
	ldi r18,0
.L1034:
	mul r8,r18
	movw r22,r0
	mul r8,r19
	add r23,r0
	mul r9,r18
	add r23,r0
	clr r1
	ldi r18,lo8(1)
	ldi r19,0
	cp r30,r20
	cpc r31,r21
	breq .L1035
	ldi r19,0
	ldi r18,0
.L1035:
	mul r18,r12
	movw r30,r0
	mul r18,r13
	add r31,r0
	mul r19,r12
	add r31,r0
	clr r1
	movw r12,r22
	or r12,r30
	or r13,r31
	movw r30,r16
	st Z+,r20
	st Z+,r21
	movw r16,r30
	inc r15
	cp r15,r7
	brlt .L1036
.L1020:
/* epilogue start */
	pop __tmp_reg__
	pop __tmp_reg__
	pop __tmp_reg__
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
.L1030:
	mov r18,r2
	ldi r19,lo8(32)
	muls r18,r19
	movw r2,r0
	clr __zero_reg__
	ldi r24,0
	ldi r25,0
	cp r8,r2
	cpc r9,r3
	brlt .L1040
.L1024:
	cp __zero_reg__,r7
	brge .+2
	rjmp .L1029
	rjmp .L1020
.L1040:
	movw r30,r8
	asr r31
	ror r30
	asr r31
	ror r30
	asr r31
	ror r30
	asr r31
	ror r30
	asr r31
	ror r30
	lsl r30
	rol r31
	add r30,r10
	adc r31,r11
	ldi r27,31
	and r8,r27
	clr r9
	ldi r18,lo8(1)
	ldi r19,0
	rjmp 2f
	1:
	lsl r18
	rol r19
	2:
	dec r8
	brpl 1b
	ld r24,Z
	ldd r25,Z+1
	and r18,r24
	and r19,r25
	ldi r24,lo8(1)
	ldi r25,0
	or r18,r19
	brne .L1024
	ldi r24,0
	cp __zero_reg__,r7
	brge .+2
	rjmp .L1029
	rjmp .L1020
	.size	regularize_k, .-regularize_k
.global	EccPoint_compute_public_key
	.type	EccPoint_compute_public_key, @function
EccPoint_compute_public_key:
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,36
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 36 */
/* stack size = 46 */
.L__stack_usage = 46
	movw r10,r24
	movw r24,r22
	movw r12,r20
	movw r22,r28
	subi r22,-17
	sbci r23,-1
	std Y+34,r23
	std Y+33,r22
	movw r18,r28
	subi r18,-1
	sbci r19,-1
	movw r14,r18
	std Y+36,r19
	std Y+35,r18
	movw r18,r20
	movw r20,r14
	call regularize_k
	movw r30,r12
	ldd r16,Z+2
	ldd r17,Z+3
	subi r16,-1
	sbci r17,-1
	ldi r18,lo8(1)
	ldi r19,0
	or r24,r25
	breq .L1042
	ldi r19,0
	ldi r18,0
.L1042:
	lsl r18
	rol r19
	add r14,r18
	adc r15,r19
	movw r30,r14
	ldd r20,Z+32
	ldd r21,Z+33
	movw r22,r12
	subi r22,-36
	sbci r23,-1
	movw r14,r12
	ldi r19,0
	ldi r18,0
	movw r24,r10
	call EccPoint_mult
	movw r30,r12
	ld r24,Z
	lsl r24
	cp __zero_reg__,r24
	brge .L1046
	movw r30,r10
	subi r24,lo8(-(-1))
	ldi r25,0
	lsl r24
	rol r25
	movw r18,r10
	subi r18,-2
	sbci r19,-1
	add r24,r18
	adc r25,r19
	ldi r19,0
	ldi r18,0
.L1044:
	ld r20,Z+
	ld r21,Z+
	or r18,r20
	or r19,r21
	cp r24,r30
	cpc r25,r31
	brne .L1044
	ldi r24,lo8(1)
	ldi r25,0
	or r18,r19
	breq .L1051
.L1041:
/* epilogue start */
	adiw r28,36
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	ret
.L1051:
	ldi r24,0
	rjmp .L1041
.L1046:
	ldi r24,0
	ldi r25,0
	rjmp .L1041
	.size	EccPoint_compute_public_key, .-EccPoint_compute_public_key
.global	uECC_vli_nativeToBytes
	.type	uECC_vli_nativeToBytes, @function
uECC_vli_nativeToBytes:
	push r17
	push r28
	push r29
/* prologue: function */
/* frame size = 0 */
/* stack size = 3 */
.L__stack_usage = 3
	cp __zero_reg__,r22
	cpc __zero_reg__,r23
	brge .L1052
	movw r28,r22
	sbiw r28,1
	ldi r17,0
	ldi r19,0
	ldi r18,0
	ldi r31,0
	ldi r30,0
.L1054:
	movw r26,r28
	sub r26,r18
	sbc r27,r19
	movw r18,r26
	add r30,r24
	adc r31,r25
	lsr r27
	ror r26
	lsr r27
	ror r26
	lsl r26
	rol r27
	add r26,r20
	adc r27,r21
	andi r18,3
	clr r19
	lsl r18
	rol r19
	lsl r18
	rol r19
	lsl r18
	rol r19
	ld __tmp_reg__,X+
	ld r27,X
	mov r26,__tmp_reg__
	rjmp 2f
	1:
	lsr r27
	ror r26
	2:
	dec r18
	brpl 1b
	st Z,r26
	subi r17,lo8(-(1))
	mov r30,r17
	mov __tmp_reg__,r17
	lsl r0
	sbc r31,r31
	movw r18,r30
	cp r30,r22
	cpc r31,r23
	brlt .L1054
.L1052:
/* epilogue start */
	pop r29
	pop r28
	pop r17
	ret
	.size	uECC_vli_nativeToBytes, .-uECC_vli_nativeToBytes
.global	uECC_vli_bytesToNative
	.type	uECC_vli_bytesToNative, @function
uECC_vli_bytesToNative:
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
/* prologue: function */
/* frame size = 0 */
/* stack size = 6 */
.L__stack_usage = 6
	movw r16,r24
	movw r14,r22
	movw r28,r20
	movw r24,r20
	adiw r24,3
	sbrc r25,7
	adiw r24,3
.L1057:
	asr r25
	ror r24
	asr r25
	ror r24
	cp __zero_reg__,r24
	brge .L1058
	subi r24,lo8(-(-1))
	mov r20,r24
	ldi r21,0
	subi r20,-1
	sbci r21,-1
	lsl r20
	rol r21
	ldi r23,0
	ldi r22,0
	movw r24,r16
	call memset
.L1058:
	cp __zero_reg__,r28
	cpc __zero_reg__,r29
	brge .L1056
	movw r20,r28
	subi r20,1
	sbc r21,__zero_reg__
	ldi r22,0
	ldi r25,0
	ldi r24,0
	ldi r19,0
	ldi r18,0
.L1060:
	movw r26,r20
	sub r26,r24
	sbc r27,r25
	movw r24,r26
	movw r30,r26
	lsr r31
	ror r30
	lsr r31
	ror r30
	lsl r30
	rol r31
	add r30,r16
	adc r31,r17
	add r18,r14
	adc r19,r15
	movw r26,r18
	ld r18,X
	ldi r19,0
	andi r24,3
	clr r25
	lsl r24
	rol r25
	lsl r24
	rol r25
	lsl r24
	rol r25
	movw r26,r18
	rjmp 2f
	1:
	lsl r26
	rol r27
	2:
	dec r24
	brpl 1b
	movw r24,r26
	ld r18,Z
	ldd r19,Z+1
	or r24,r18
	or r25,r19
	std Z+1,r25
	st Z,r24
	subi r22,lo8(-(1))
	mov r18,r22
	mov __tmp_reg__,r22
	lsl r0
	sbc r19,r19
	movw r24,r18
	cp r18,r28
	cpc r19,r29
	brlt .L1060
.L1056:
/* epilogue start */
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	ret
	.size	uECC_vli_bytesToNative, .-uECC_vli_bytesToNative
.global	uECC_generate_random_int
	.type	uECC_generate_random_int, @function
uECC_generate_random_int:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,25
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 25 */
/* stack size = 43 */
.L__stack_usage = 43
	ldi r21,lo8(-1)
	add r21,r20
	mov r30,r21
	sbrc r21,7
	rjmp .L1063
	mov r26,r21
	lsl r26
	sbc r27,r27
	add r26,r22
	adc r27,r23
	ld r18,X+
	ld r19,X
	or r18,r19
	brne .L1063
	ldi r26,lo8(-2)
	add r26,r20
	mov __tmp_reg__,r26
	lsl r0
	sbc r27,r27
	adiw r26,1
	lsl r26
	rol r27
	add r26,r22
	adc r27,r23
	rjmp .L1065
.L1100:
	ld r19,-X
	ld r18,-X
	or r18,r19
	brne .L1063
.L1065:
	subi r30,1
	brcc .L1100
.L1081:
	ldi r19,0
	ldi r18,0
	lds r30,g_rng_function
	lds r31,g_rng_function+1
	sbiw r30,0
	breq .+2
	rjmp .L1101
.L1068:
	ldi r25,0
	ldi r24,0
.L1062:
/* epilogue start */
	adiw r28,25
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
.L1063:
	subi r30,lo8(-(1))
	breq .L1081
	mov __tmp_reg__,r30
	lsl r0
	sbc r31,r31
	movw r26,r30
	subi r26,1
	sbci r27,-128
	lsl r26
	rol r27
	add r26,r22
	adc r27,r23
	ld __tmp_reg__,X+
	ld r27,X
	mov r26,__tmp_reg__
	ldi r17,0
	ldi r16,0
	sbiw r26,0
	breq .L1066
.L1067:
	lsr r27
	ror r26
	subi r16,-1
	sbci r17,-1
	sbiw r26,0
	brne .L1067
.L1066:
	movw r18,r30
	subi r18,1
	sbc r19,__zero_reg__
	lsl r18
	rol r19
	swap r18
	swap r19
	andi r19,0xf0
	eor r19,r18
	andi r18,0xf0
	eor r19,r18
	add r18,r16
	adc r19,r17
	lds r30,g_rng_function
	lds r31,g_rng_function+1
	sbiw r30,0
	brne .+2
	rjmp .L1068
.L1101:
	std Y+19,r20
	std Y+25,r23
	std Y+24,r22
	movw r2,r24
	mov r24,r20
	lsl r20
	sbc r25,r25
	movw r22,r24
	lsl r22
	rol r23
	lsl r22
	rol r23
	std Y+21,r23
	std Y+20,r22
	movw r22,r24
	subi r22,1
	sbci r23,-128
	lsl r22
	rol r23
	movw r26,r2
	add r26,r22
	adc r27,r23
	std Y+18,r27
	std Y+17,r26
	lsl r24
	rol r25
	swap r24
	swap r25
	andi r25,0xf0
	eor r25,r24
	andi r24,0xf0
	eor r25,r24
	sub r24,r18
	sbc r25,r19
	ldi r18,lo8(-1)
	ldi r19,lo8(-1)
	movw r22,r18
	rjmp 2f
	1:
	lsr r23
	ror r22
	2:
	dec r24
	brpl 1b
	std Y+23,r23
	std Y+22,r22
	mov r4,r21
	mov r5,__zero_reg__
	lsl r4
	rol r5
	movw r10,r2
	ldi r23,2
	add r10,r23
	adc r11,__zero_reg__
	add r10,r4
	adc r11,r5
	ldd r6,Y+24
	ldd r7,Y+25
	ldi r24,2
	add r6,r24
	adc r7,__zero_reg__
	add r6,r4
	adc r7,r5
	ldi r26,lo8(3)
	ldi r27,0
	add r26,r28
	adc r27,r29
	add r4,r26
	adc r5,r27
	ldi r16,lo8(64)
	mov r8,r16
	mov r9,__zero_reg__
.L1079:
	ldd r22,Y+20
	ldd r23,Y+21
	movw r24,r2
	icall
	or r24,r25
	brne .+2
	rjmp .L1068
	ldd r30,Y+17
	ldd r31,Y+18
	ld r24,Z
	ldd r25,Z+1
	ldd r18,Y+22
	ldd r19,Y+23
	and r24,r18
	and r25,r19
	std Z+1,r25
	st Z,r24
	ldd r19,Y+19
	movw r30,r2
	ldi r25,0
	ldi r24,0
	cp __zero_reg__,r19
	brlt .+2
	rjmp .L1071
.L1069:
	ld r18,Z+
	ld r19,Z+
	or r24,r18
	or r25,r19
	cp r10,r30
	cpc r11,r31
	brne .L1069
	or r24,r25
	brne .+2
	rjmp .L1071
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r14,r22
	movw r12,r2
	ldd r16,Y+24
	ldd r17,Y+25
	ldi r21,0
	ldi r20,0
.L1075:
	movw r26,r16
	ld r18,X+
	ld r19,X+
	movw r16,r26
	movw r30,r12
	ld r24,Z+
	ld r25,Z+
	movw r12,r30
	movw r22,r18
	sub r22,r24
	sbc r23,r25
	movw r24,r22
	sub r24,r20
	sbc r25,r21
	ldi r30,lo8(1)
	ldi r31,0
	cp r18,r24
	cpc r19,r25
	brlo .L1072
	ldi r31,0
	ldi r30,0
.L1072:
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	brne .L1073
	ldi r23,0
	ldi r22,0
.L1073:
	mul r30,r22
	movw r26,r0
	mul r30,r23
	add r27,r0
	mul r31,r22
	add r27,r0
	clr r1
	ldi r22,lo8(1)
	ldi r23,0
	cp r18,r24
	cpc r19,r25
	breq .L1074
	ldi r23,0
	ldi r22,0
.L1074:
	mul r22,r20
	movw r18,r0
	mul r22,r21
	add r19,r0
	mul r23,r20
	add r19,r0
	clr r1
	movw r20,r26
	or r20,r18
	or r21,r19
	movw r26,r14
	st X+,r24
	st X+,r25
	movw r14,r26
	cp r6,r16
	cpc r7,r17
	brne .L1075
	movw r30,r28
	adiw r30,1
	ldi r25,0
	ldi r24,0
.L1076:
	ld r18,Z+
	ld r19,Z+
	or r24,r18
	or r25,r19
	cp r30,r4
	cpc r31,r5
	brne .L1076
	ldi r18,lo8(1)
	or r24,r25
	brne .L1078
	ldi r18,0
.L1078:
	lsl r20
	sub r18,r20
	cpi r18,lo8(1)
	breq .L1102
.L1071:
	ldi r20,1
	sub r8,r20
	sbc r9,__zero_reg__
	brne .+2
	rjmp .L1068
	lds r30,g_rng_function
	lds r31,g_rng_function+1
	rjmp .L1079
.L1102:
	ldi r24,lo8(1)
	ldi r25,0
	rjmp .L1062
	.size	uECC_generate_random_int, .-uECC_generate_random_int
.global	uECC_valid_point
	.type	uECC_valid_point, @function
uECC_valid_point:
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,48
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 48 */
/* stack size = 63 */
.L__stack_usage = 63
	movw r26,r22
	ld r18,X
	mov r20,r18
	lsl r20
	cp __zero_reg__,r20
	brlt .+2
	rjmp .L1114
	movw r30,r24
	subi r20,lo8(-(-1))
	ldi r21,0
	lsl r20
	rol r21
	movw r26,r24
	adiw r26,2
	add r20,r26
	adc r21,r27
	ldi r27,0
	ldi r26,0
.L1105:
	ld r14,Z+
	ld r15,Z+
	or r26,r14
	or r27,r15
	cp r30,r20
	cpc r31,r21
	brne .L1105
	or r26,r27
	brne .+2
	rjmp .L1114
	movw r8,r22
	ldi r27,4
	add r8,r27
	adc r9,__zero_reg__
	ldi r17,lo8(-1)
	add r17,r18
	sbrc r17,7
	rjmp .L1120
	mov r6,r17
	mov __tmp_reg__,r17
	lsl r0
	sbc r7,r7
	movw r20,r6
	lsl r20
	rol r21
	movw r30,r8
	add r30,r20
	adc r31,r21
	ld r10,Z
	ldd r11,Z+1
	movw r30,r24
	add r30,r20
	adc r31,r21
	ld __tmp_reg__,Z+
	ld r31,Z
	mov r30,__tmp_reg__
	cp r30,r10
	cpc r31,r11
	brlo .L1106
	cp r10,r30
	cpc r11,r31
	brlo .L1120
	ldi r30,lo8(-2)
	add r30,r18
	mov __tmp_reg__,r30
	lsl r0
	sbc r31,r31
	adiw r30,1
	lsl r30
	rol r31
	movw r12,r8
	add r12,r30
	adc r13,r31
	add r30,r24
	adc r31,r25
	mov r19,r17
	rjmp .L1107
.L1108:
	movw r26,r12
	ld r15,-X
	ld r14,-X
	movw r12,r26
	ld r27,-Z
	ld r26,-Z
	cp r26,r14
	cpc r27,r15
	brlo .L1106
	cp r14,r26
	cpc r15,r27
	brlo .L1120
.L1107:
	subi r19,1
	brcc .L1108
.L1120:
	ldi r24,lo8(-2)
	ldi r25,lo8(-1)
.L1103:
/* epilogue start */
	adiw r28,48
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	ret
.L1106:
	mov r14,r18
	lsl r14
	sbc r15,r15
	movw r4,r24
	add r4,r14
	adc r5,r15
	add r20,r4
	adc r21,r5
	movw r30,r20
	ld r20,Z
	ldd r21,Z+1
	cp r20,r10
	cpc r21,r11
	brlo .L1109
	cp r10,r20
	cpc r11,r21
	brlo .L1120
	ldi r30,lo8(-2)
	add r30,r18
	mov __tmp_reg__,r30
	lsl r0
	sbc r31,r31
	movw r20,r30
	subi r20,-1
	sbci r21,-1
	lsl r20
	rol r21
	movw r26,r8
	add r26,r20
	adc r27,r21
	lsl r30
	rol r31
	ldi r19,2
	add r14,r19
	adc r15,__zero_reg__
	add r30,r14
	adc r31,r15
	add r30,r24
	adc r31,r25
	mov r19,r17
	rjmp .L1112
.L1110:
	ld r15,-X
	ld r14,-X
	ld r21,-Z
	ld r20,-Z
	cp r20,r14
	cpc r21,r15
	brlo .L1109
	cp r14,r20
	cpc r15,r21
	brsh .+2
	rjmp .L1120
.L1112:
	subi r19,1
	brcc .L1110
	rjmp .L1120
.L1109:
	movw r14,r22
	movw r12,r24
	movw r20,r4
	movw r22,r4
	movw r24,r28
	adiw r24,1
	call uECC_vli_mult
	movw r30,r14
	subi r30,-88
	sbci r31,-1
	ld __tmp_reg__,Z+
	ld r31,Z
	mov r30,__tmp_reg__
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	movw r24,r28
	adiw r24,33
	icall
	movw r30,r14
	subi r30,-86
	sbci r31,-1
	ld __tmp_reg__,Z+
	ld r31,Z
	mov r30,__tmp_reg__
	movw r20,r14
	movw r22,r12
	movw r24,r28
	adiw r24,1
	icall
	movw r30,r6
	adiw r30,1
	lsl r30
	rol r31
	ldi r26,lo8(33)
	ldi r27,0
	add r26,r28
	adc r27,r29
	add r26,r30
	adc r27,r31
	ldi r24,lo8(1)
	ldi r25,0
	add r24,r28
	adc r25,r29
	add r30,r24
	adc r31,r25
	ldi r19,0
	ldi r18,0
.L1111:
	ld r25,-X
	ld r24,-X
	ld r21,-Z
	ld r20,-Z
	eor r24,r20
	eor r25,r21
	or r18,r24
	or r19,r25
	subi r17,1
	brcc .L1111
	or r18,r19
	brne .L1119
	ldi r25,0
	ldi r24,0
	rjmp .L1103
.L1114:
	ldi r24,lo8(-1)
	ldi r25,lo8(-1)
	rjmp .L1103
.L1119:
	ldi r24,lo8(-3)
	ldi r25,lo8(-1)
	rjmp .L1103
	.size	uECC_valid_point, .-uECC_valid_point
.global	uECC_valid_public_key
	.type	uECC_valid_public_key, @function
uECC_valid_public_key:
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,32
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 32 */
/* stack size = 46 */
.L__stack_usage = 46
	movw r14,r24
	movw r12,r22
	movw r30,r22
	ldd r16,Z+1
	mov __tmp_reg__,r16
	lsl r0
	sbc r17,r17
	movw r8,r16
	ldi r31,3
	add r8,r31
	adc r9,__zero_reg__
	sbrs r9,7
	rjmp .L1124
	movw r8,r16
	ldi r18,6
	add r8,r18
	adc r9,__zero_reg__
.L1124:
	asr r9
	ror r8
	asr r9
	ror r8
	mov r7,r8
	cp __zero_reg__,r8
	brlt .+2
	rjmp .L1125
	clr r6
	dec r6
	add r6,r8
	mov r20,r6
	ldi r21,0
	subi r20,-1
	sbci r21,-1
	lsl r20
	rol r21
	movw r24,r28
	adiw r24,1
	movw r10,r24
	ldi r23,0
	ldi r22,0
	call memset
	cp __zero_reg__,r16
	cpc __zero_reg__,r17
	brlt .+2
	rjmp .L1126
.L1134:
	movw r20,r16
	subi r20,1
	sbc r21,__zero_reg__
	movw r26,r14
	ldi r22,0
	ldi r25,0
	ldi r24,0
.L1127:
	movw r30,r20
	sub r30,r24
	sbc r31,r25
	movw r24,r30
	lsr r31
	ror r30
	lsr r31
	ror r30
	lsl r30
	rol r31
	add r30,r10
	adc r31,r11
	ld r18,X+
	ldi r19,0
	andi r24,3
	clr r25
	lsl r24
	rol r25
	lsl r24
	rol r25
	lsl r24
	rol r25
	rjmp 2f
	1:
	lsl r18
	rol r19
	2:
	dec r24
	brpl 1b
	ld r24,Z
	ldd r25,Z+1
	or r18,r24
	or r19,r25
	std Z+1,r19
	st Z,r18
	subi r22,lo8(-(1))
	mov r24,r22
	ldi r25,0
	cp r24,r16
	cpc r25,r17
	brlt .L1127
	movw r30,r12
	ld r24,Z
	lsl r24
	sbc r25,r25
	add r10,r24
	adc r11,r25
	cp __zero_reg__,r7
	brge .L1128
	clr r6
	dec r6
	add r6,r8
.L1133:
	mov r20,r6
	ldi r21,0
	subi r20,-1
	sbci r21,-1
	lsl r20
	rol r21
	ldi r23,0
	ldi r22,0
	movw r24,r10
	call memset
	cp __zero_reg__,r16
	cpc __zero_reg__,r17
	brge .L1129
	movw r20,r16
	subi r20,1
	sbc r21,__zero_reg__
.L1128:
	movw r26,r14
	add r26,r16
	adc r27,r17
	ldi r22,0
	ldi r25,0
	ldi r24,0
.L1130:
	movw r18,r20
	sub r18,r24
	sbc r19,r25
	movw r24,r18
	movw r30,r18
	lsr r31
	ror r30
	lsr r31
	ror r30
	lsl r30
	rol r31
	add r30,r10
	adc r31,r11
	ld r18,X+
	ldi r19,0
	andi r24,3
	clr r25
	lsl r24
	rol r25
	lsl r24
	rol r25
	lsl r24
	rol r25
	rjmp 2f
	1:
	lsl r18
	rol r19
	2:
	dec r24
	brpl 1b
	ld r24,Z
	ldd r25,Z+1
	or r18,r24
	or r19,r25
	std Z+1,r19
	st Z,r18
	subi r22,lo8(-(1))
	mov r24,r22
	ldi r25,0
	cp r24,r16
	cpc r25,r17
	brlt .L1130
.L1129:
	ldd r18,Y+31
	ldd r19,Y+32
	movw r30,r12
	subi r30,-66
	sbci r31,-1
	ld r24,Z
	ldd r25,Z+1
	cp r18,r24
	cpc r19,r25
	breq .+2
	rjmp .L1131
	sbiw r30,2
	ld r18,Z
	ldd r19,Z+1
	ldd r24,Y+29
	ldd r25,Y+30
	cp r18,r24
	cpc r19,r25
	breq .+2
	rjmp .L1131
	movw r30,r12
	ldd r18,Z+62
	ldd r19,Z+63
	ldd r24,Y+27
	ldd r25,Y+28
	cp r18,r24
	cpc r19,r25
	breq .+2
	rjmp .L1131
	ldd r18,Z+60
	ldd r19,Z+61
	ldd r24,Y+25
	ldd r25,Y+26
	cp r18,r24
	cpc r19,r25
	breq .+2
	rjmp .L1131
	ldd r18,Z+58
	ldd r19,Z+59
	ldd r24,Y+23
	ldd r25,Y+24
	cp r18,r24
	cpc r19,r25
	breq .+2
	rjmp .L1131
	ldd r18,Z+56
	ldd r19,Z+57
	ldd r24,Y+21
	ldd r25,Y+22
	cp r18,r24
	cpc r19,r25
	breq .+2
	rjmp .L1131
	ldd r18,Z+54
	ldd r19,Z+55
	ldd r24,Y+19
	ldd r25,Y+20
	cp r18,r24
	cpc r19,r25
	breq .+2
	rjmp .L1131
	ldd r18,Z+52
	ldd r19,Z+53
	ldd r24,Y+17
	ldd r25,Y+18
	cp r18,r24
	cpc r19,r25
	brne .L1131
	ldd r18,Z+50
	ldd r19,Z+51
	ldd r24,Y+15
	ldd r25,Y+16
	cp r18,r24
	cpc r19,r25
	brne .L1131
	ldd r18,Z+48
	ldd r19,Z+49
	ldd r24,Y+13
	ldd r25,Y+14
	cp r18,r24
	cpc r19,r25
	brne .L1131
	ldd r18,Z+46
	ldd r19,Z+47
	ldd r24,Y+11
	ldd r25,Y+12
	cp r18,r24
	cpc r19,r25
	brne .L1131
	ldd r18,Z+44
	ldd r19,Z+45
	ldd r24,Y+9
	ldd r25,Y+10
	cp r18,r24
	cpc r19,r25
	brne .L1131
	ldd r18,Y+7
	ldd r19,Y+8
	ldd r24,Z+42
	ldd r25,Z+43
	cp r18,r24
	cpc r19,r25
	brne .L1131
	ldd r18,Y+5
	ldd r19,Y+6
	ldd r24,Z+40
	ldd r25,Z+41
	cp r18,r24
	cpc r19,r25
	brne .L1131
	ldd r18,Y+3
	ldd r19,Y+4
	ldd r24,Z+38
	ldd r25,Z+39
	cp r18,r24
	cpc r19,r25
	brne .L1131
	ldd r18,Y+1
	ldd r19,Y+2
	ldd r24,Z+36
	ldd r25,Z+37
	cp r18,r24
	cpc r19,r25
	brne .L1131
	ldi r24,lo8(-4)
	ldi r25,lo8(-1)
	rjmp .L1123
.L1131:
	movw r22,r12
	movw r24,r28
	adiw r24,1
	call uECC_valid_point
.L1123:
/* epilogue start */
	adiw r28,32
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	ret
.L1125:
	cp __zero_reg__,r16
	cpc __zero_reg__,r17
	brlt .+2
	rjmp .L1129
	movw r18,r28
	subi r18,-1
	sbci r19,-1
	movw r10,r18
	rjmp .L1134
.L1126:
	movw r30,r12
	ld r24,Z
	lsl r24
	sbc r25,r25
	add r10,r24
	adc r11,r25
	rjmp .L1133
	.size	uECC_valid_public_key, .-uECC_valid_public_key
.global	uECC_compute_public_key
	.type	uECC_compute_public_key, @function
uECC_compute_public_key:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	subi r28,90
	sbc r29,__zero_reg__
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 90 */
/* stack size = 108 */
.L__stack_usage = 108
	movw r14,r24
	adiw r28,87-62
	std Y+63,r23
	std Y+62,r22
	sbiw r28,87-62
	movw r2,r20
	movw r26,r20
	adiw r26,2
	ld r12,X+
	ld r13,X
	movw r16,r12
	subi r16,-7
	sbci r17,-1
	sbrs r17,7
	rjmp .L1139
	subi r16,-7
	sbci r17,-1
.L1139:
	asr r17
	ror r16
	asr r17
	ror r16
	asr r17
	ror r16
	movw r24,r16
	adiw r24,3
	sbrc r25,7
	adiw r24,3
.L1140:
	asr r25
	ror r24
	asr r25
	ror r24
	cp __zero_reg__,r24
	brge .L1141
	subi r24,lo8(-(-1))
	mov r20,r24
	ldi r21,0
	subi r20,-1
	sbci r21,-1
	lsl r20
	rol r21
	ldi r23,0
	ldi r22,0
	movw r24,r28
	subi r24,-65
	sbci r25,-1
	call memset
.L1141:
	cp __zero_reg__,r16
	cpc __zero_reg__,r17
	brge .L1142
	movw r22,r16
	subi r22,1
	sbc r23,__zero_reg__
	mov r11,__zero_reg__
	ldi r19,0
	ldi r18,0
	movw r24,r28
	subi r24,-65
	sbci r25,-1
	ldi r21,0
	ldi r20,0
.L1143:
	movw r30,r22
	sub r30,r18
	sbc r31,r19
	movw r18,r30
	lsr r31
	ror r30
	lsr r31
	ror r30
	lsl r30
	rol r31
	add r30,r24
	adc r31,r25
	add r20,r14
	adc r21,r15
	movw r26,r20
	ld r20,X
	ldi r21,0
	andi r18,3
	clr r19
	lsl r18
	rol r19
	lsl r18
	rol r19
	lsl r18
	rol r19
	rjmp 2f
	1:
	lsl r20
	rol r21
	2:
	dec r18
	brpl 1b
	ld r18,Z
	ldd r19,Z+1
	or r20,r18
	or r21,r19
	std Z+1,r21
	st Z,r20
	inc r11
	mov r20,r11
	mov __tmp_reg__,r11
	lsl r0
	sbc r21,r21
	movw r18,r20
	cp r20,r16
	cpc r21,r17
	brlt .L1143
.L1142:
	movw r18,r12
	subi r18,-31
	sbci r19,-1
	sbrs r19,7
	rjmp .L1144
	subi r18,-31
	sbci r19,-1
.L1144:
	asr r19
	ror r18
	asr r19
	ror r18
	asr r19
	ror r18
	asr r19
	ror r18
	asr r19
	ror r18
	cp __zero_reg__,r18
	brlt .+2
	rjmp .L1145
	movw r24,r28
	subi r24,-65
	sbci r25,-1
	movw r12,r24
	subi r18,lo8(-(-1))
	ldi r19,0
	movw r30,r18
	lsl r30
	rol r31
	adiw r28,85-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,85-62
	movw r22,r24
	subi r22,-2
	sbci r23,-1
	movw r26,r30
	add r26,r22
	adc r27,r23
	movw r30,r24
	ldi r19,0
	ldi r18,0
.L1146:
	ld r20,Z+
	ld r21,Z+
	or r18,r20
	or r19,r21
	cp r26,r30
	cpc r27,r31
	brne .L1146
	or r18,r19
	brne .+2
	rjmp .L1145
	movw r10,r2
	ldi r16,20
	add r10,r16
	adc r11,__zero_reg__
	movw r18,r28
	subi r18,-1
	sbci r19,-1
	movw r6,r18
	movw r8,r18
	adiw r28,89-62
	std Y+63,__zero_reg__
	std Y+62,__zero_reg__
	sbiw r28,89-62
	adiw r28,89-62
	ldd r16,Y+62
	ldd r17,Y+63
	sbiw r28,89-62
	rjmp .L1150
.L1177:
	subi r22,-2
	sbci r23,-1
	movw r16,r14
.L1150:
	movw r26,r10
	ld r20,X+
	ld r21,X+
	movw r10,r26
	movw r26,r12
	ld r18,X+
	ld r19,X
	movw r12,r22
	movw r14,r20
	sub r14,r18
	sbc r15,r19
	movw r18,r14
	sub r18,r16
	sbc r19,r17
	ldi r16,lo8(1)
	ldi r17,0
	cp r20,r18
	cpc r21,r19
	brlo .L1147
	ldi r17,0
	ldi r16,0
.L1147:
	clr r14
	inc r14
	mov r15,__zero_reg__
	cp r20,r18
	cpc r21,r19
	brne .L1148
	mov r15,__zero_reg__
	mov r14,__zero_reg__
.L1148:
	mul r16,r14
	movw r4,r0
	mul r16,r15
	add r5,r0
	mul r17,r14
	add r5,r0
	clr r1
	ldi r16,lo8(1)
	ldi r17,0
	cp r20,r18
	cpc r21,r19
	breq .L1149
	ldi r17,0
	ldi r16,0
.L1149:
	adiw r28,89-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,89-62
	mul r16,r26
	movw r20,r0
	mul r16,r27
	add r21,r0
	mul r17,r26
	add r21,r0
	clr r1
	movw r14,r4
	or r14,r20
	or r15,r21
	adiw r28,89-62
	std Y+63,r15
	std Y+62,r14
	sbiw r28,89-62
	movw r26,r8
	st X+,r18
	st X+,r19
	movw r8,r26
	cp r30,r22
	cpc r31,r23
	breq .+2
	rjmp .L1177
	ldi r18,lo8(1)
	ldi r19,0
	add r18,r28
	adc r19,r29
	subi r18,-2
	sbci r19,-1
	adiw r28,85-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,85-62
	add r30,r18
	adc r31,r19
	ldi r21,0
	ldi r20,0
	rjmp .L1151
.L1178:
	subi r18,-2
	sbci r19,-1
.L1151:
	movw r26,r6
	ld r22,X+
	ld r23,X
	movw r6,r18
	or r20,r22
	or r21,r23
	cp r30,r18
	cpc r31,r19
	brne .L1178
	ldi r18,lo8(1)
	or r20,r21
	brne .L1152
	ldi r18,0
.L1152:
	adiw r28,89-63
	ldd r26,Y+63
	sbiw r28,89-63
	lsl r26
	sub r18,r26
	cpi r18,lo8(1)
	breq .L1179
.L1145:
	ldi r25,0
	ldi r24,0
.L1138:
/* epilogue start */
	subi r28,-90
	sbci r29,-1
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
.L1179:
	movw r22,r28
	subi r22,-49
	sbci r23,-1
	adiw r28,81-62
	std Y+63,r23
	std Y+62,r22
	sbiw r28,81-62
	movw r20,r28
	subi r20,-33
	sbci r21,-1
	adiw r28,83-62
	std Y+63,r21
	std Y+62,r20
	sbiw r28,83-62
	movw r18,r2
	call regularize_k
	movw r30,r2
	ldd r16,Z+2
	ldd r17,Z+3
	subi r16,-1
	sbci r17,-1
	ldi r30,lo8(1)
	ldi r31,0
	or r24,r25
	breq .L1153
	ldi r31,0
	ldi r30,0
.L1153:
	lsl r30
	rol r31
	ldi r25,lo8(81)
	mov r14,r25
	mov r15,__zero_reg__
	add r14,r28
	adc r15,r29
	add r30,r14
	adc r31,r15
	ld r20,Z
	ldd r21,Z+1
	movw r14,r2
	ldi r19,0
	ldi r18,0
	movw r22,r2
	subi r22,-36
	sbci r23,-1
	movw r24,r28
	adiw r24,1
	call EccPoint_mult
	movw r26,r2
	ld r24,X
	lsl r24
	cp __zero_reg__,r24
	brlt .+2
	rjmp .L1145
	movw r30,r28
	adiw r30,1
	subi r24,lo8(-(-1))
	ldi r25,0
	lsl r24
	rol r25
	ldi r27,lo8(3)
	mov r14,r27
	mov r15,__zero_reg__
	add r14,r28
	adc r15,r29
	add r24,r14
	adc r25,r15
	ldi r19,0
	ldi r18,0
.L1155:
	ld r20,Z+
	ld r21,Z+
	or r18,r20
	or r19,r21
	cp r24,r30
	cpc r25,r31
	brne .L1155
	or r18,r19
	brne .+2
	rjmp .L1145
	movw r26,r2
	adiw r26,1
	ld r18,X
	mov __tmp_reg__,r18
	lsl r0
	sbc r19,r19
	cp __zero_reg__,r18
	cpc __zero_reg__,r19
	brlt .+2
	rjmp .L1160
	movw r20,r18
	subi r20,1
	sbc r21,__zero_reg__
	adiw r28,87-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,87-62
	ldi r22,0
	ldi r25,0
	ldi r24,0
.L1159:
	movw r30,r20
	sub r30,r24
	sbc r31,r25
	movw r24,r30
	lsr r31
	ror r30
	lsr r31
	ror r30
	lsl r30
	rol r31
	clr r14
	inc r14
	mov r15,__zero_reg__
	add r14,r28
	adc r15,r29
	add r30,r14
	adc r31,r15
	andi r24,3
	clr r25
	lsl r24
	rol r25
	lsl r24
	rol r25
	lsl r24
	rol r25
	ld __tmp_reg__,Z+
	ld r31,Z
	mov r30,__tmp_reg__
	rjmp 2f
	1:
	lsr r31
	ror r30
	2:
	dec r24
	brpl 1b
	st X+,r30
	subi r22,lo8(-(1))
	mov r24,r22
	ldi r25,0
	cp r24,r18
	cpc r25,r19
	brlt .L1159
	movw r26,r2
	ld r20,X
	lsl r20
	sbc r21,r21
	adiw r26,1
	ld r18,X
	mov __tmp_reg__,r18
	lsl r0
	sbc r19,r19
	cp __zero_reg__,r18
	cpc __zero_reg__,r19
	brge .L1160
	movw r22,r18
	subi r22,1
	sbc r23,__zero_reg__
	adiw r28,87-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,87-62
	add r26,r18
	adc r27,r19
	ldi r17,0
	ldi r25,0
	ldi r24,0
.L1161:
	movw r30,r22
	sub r30,r24
	sbc r31,r25
	movw r24,r30
	lsr r31
	ror r30
	lsr r31
	ror r30
	lsl r30
	rol r31
	clr r14
	inc r14
	mov r15,__zero_reg__
	add r14,r28
	adc r15,r29
	add r30,r14
	adc r31,r15
	add r30,r20
	adc r31,r21
	andi r24,3
	clr r25
	lsl r24
	rol r25
	lsl r24
	rol r25
	lsl r24
	rol r25
	ld __tmp_reg__,Z+
	ld r31,Z
	mov r30,__tmp_reg__
	rjmp 2f
	1:
	lsr r31
	ror r30
	2:
	dec r24
	brpl 1b
	st X+,r30
	subi r17,lo8(-(1))
	mov r24,r17
	ldi r25,0
	cp r24,r18
	cpc r25,r19
	brlt .L1161
.L1160:
	ldi r24,lo8(1)
	ldi r25,0
	rjmp .L1138
	.size	uECC_compute_public_key, .-uECC_compute_public_key
	.data
	.type	g_rng_function, @object
	.size	g_rng_function, 2
g_rng_function:
	.word	gs(default_CSPRNG)
	.section	.rodata
	.type	curve_secp256r1, @object
	.size	curve_secp256r1, 90
curve_secp256r1:
	.byte	8
	.byte	32
	.word	256
	.word	-1
	.word	-1
	.word	-1
	.word	0
	.word	0
	.word	0
	.word	1
	.word	-1
	.word	9553
	.word	-13630
	.word	-24956
	.word	-1363
	.word	-1
	.word	-1
	.word	0
	.word	-1
	.word	-15722
	.word	14661
	.word	13216
	.word	32129
	.word	16626
	.word	-6427
	.word	16967
	.word	-11790
	.word	20981
	.word	16488
	.word	24270
	.word	13143
	.word	-25066
	.word	-5302
	.word	32667
	.word	17122
	.word	24651
	.word	15422
	.word	-20234
	.word	1712
	.word	-31044
	.word	-17067
	.word	-27673
	.word	13784
	.word	gs(double_jacobian_default)
	.word	gs(x_side_default)
	.word	gs(vli_mmod_fast_secp256r1)
	.ident	"GCC: (GNU) 7.3.0"
.global __do_copy_data
