--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/Main Project/iseconfig/filter.filter
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml chip.twx chip.ncd -o chip.twr
chip.pcf -ucf chip.ucf

Design file:              chip.ncd
Physical constraint file: chip.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 419901 paths analyzed, 86078 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.482ns.
--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_11628 (SLICE_X75Y6.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_12 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_11628 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.358ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (1.725 - 1.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_12 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_11628
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y152.BQ     Tcko                  0.518   I2S_Input/i2si_Fifo/fifo_out_data<12>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_12
    SLICE_X75Y6.B1       net (fanout=510)     18.747   I2S_Input/i2si_Fifo/fifo_out_data<12>
    SLICE_X75Y6.CLK      Tas                   0.093   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<11632>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux473911
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_11628
    -------------------------------------------------  ---------------------------
    Total                                     19.358ns (0.611ns logic, 18.747ns route)
                                                       (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_11596 (SLICE_X74Y5.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_12 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_11596 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.091ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (1.725 - 1.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_12 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_11596
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y152.BQ     Tcko                  0.518   I2S_Input/i2si_Fifo/fifo_out_data<12>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_12
    SLICE_X74Y5.A4       net (fanout=510)     18.526   I2S_Input/i2si_Fifo/fifo_out_data<12>
    SLICE_X74Y5.CLK      Tas                   0.047   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<11602>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux4771111
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_11596
    -------------------------------------------------  ---------------------------
    Total                                     19.091ns (0.565ns logic, 18.526ns route)
                                                       (3.0% logic, 97.0% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_11601 (SLICE_X74Y5.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_17 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_11601 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.256ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (1.725 - 1.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_17 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_11601
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y137.AQ     Tcko                  0.518   I2S_Input/i2si_Fifo/fifo_out_data<16>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_17
    SLICE_X74Y5.D1       net (fanout=512)     18.700   I2S_Input/i2si_Fifo/fifo_out_data<17>
    SLICE_X74Y5.CLK      Tas                   0.038   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<11602>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux477611
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_11601
    -------------------------------------------------  ---------------------------
    Total                                     19.256ns (0.556ns logic, 18.700ns route)
                                                       (2.9% logic, 97.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_r_21 (SLICE_X50Y110.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp_21 (FF)
  Destination:          Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.772 - 0.504)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp_21 to Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y113.BQ     Tcko                  0.164   Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp<23>
                                                       Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp_21
    SLICE_X50Y110.C6     net (fanout=3)        0.203   Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp<21>
    SLICE_X50Y110.CLK    Tah         (-Th)     0.024   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_r<22>
                                                       Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp<21>_rt
                                                       Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/Madd_ext_acc_in[42]_GND_20_o_add_4_OUT_cy<22>
                                                       Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.140ns logic, 0.203ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_r_25 (SLICE_X50Y111.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp_25 (FF)
  Destination:          Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_r_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.772 - 0.504)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp_25 to Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y114.BQ     Tcko                  0.164   Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp<27>
                                                       Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp_25
    SLICE_X50Y111.C6     net (fanout=3)        0.203   Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp<25>
    SLICE_X50Y111.CLK    Tah         (-Th)     0.024   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_r<26>
                                                       Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp<25>_rt
                                                       Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/Madd_ext_acc_in[42]_GND_20_o_add_4_OUT_cy<26>
                                                       Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_r_25
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.140ns logic, 0.203ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_r_37 (SLICE_X50Y114.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp_37 (FF)
  Destination:          Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_r_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 1)
  Clock Path Skew:      0.267ns (0.769 - 0.502)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp_37 to Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_r_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y117.BQ     Tcko                  0.164   Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp<39>
                                                       Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp_37
    SLICE_X50Y114.C6     net (fanout=3)        0.203   Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp<37>
    SLICE_X50Y114.CLK    Tah         (-Th)     0.024   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_r<38>
                                                       Filter/TOP_FILTER_ACCUMULATOR_LEFT/tmp<37>_rt
                                                       Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/Madd_ext_acc_in[42]_GND_20_o_add_4_OUT_cy<38>
                                                       Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_r_37
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.140ns logic, 0.203ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: I2S_Output/i2so_Fifo/fifo_out_data<5>/CLK
  Logical resource: I2S_Output/i2so_Fifo/Mram_buf_mem9/DP/CLK
  Location pin: SLICE_X8Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: I2S_Output/i2so_Fifo/fifo_out_data<5>/CLK
  Logical resource: I2S_Output/i2so_Fifo/Mram_buf_mem9/DP/CLK
  Location pin: SLICE_X8Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: I2S_Output/i2so_Fifo/fifo_out_data<5>/CLK
  Logical resource: I2S_Output/i2so_Fifo/Mram_buf_mem7/DP/CLK
  Location pin: SLICE_X8Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.482|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 419901 paths, 0 nets, and 135520 connections

Design statistics:
   Minimum period:  19.482ns{1}   (Maximum frequency:  51.329MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 14 14:43:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1200 MB



