<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>25. TSX Async Abort (TAA) mitigation &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=a152c8ac" />
    <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="26. Bus lock detection and handling" href="buslock.html" />
    <link rel="prev" title="24. User Interface for Resource Control feature" href="resctrl.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../index.html">
              <img class="logo" src="../../_static/logo.svg" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.14.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/development-process.html">Development process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/submitting-patches.html">Submitting patches</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">Maintainer handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">All development-process docs</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">Core API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../driver-api/index.html">Driver APIs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../subsystem-apis.html">Subsystems</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../locking/index.html">Locking</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/license-rules.html">Licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">Writing documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">Development tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/testing-overview.html">Testing guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Hacking guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../trace/index.html">Tracing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fault-injection/index.html">Fault injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../livepatch/index.html">Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/index.html">Administration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kbuild/index.html">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/index.html">Userspace tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">Userspace API</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../firmware-guide/index.html">Firmware</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../devicetree/index.html">Firmware and Devicetree</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">CPU architectures</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../arc/index.html">ARC architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arm/index.html">ARM Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arm64/index.html">ARM64 Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../loongarch/index.html">LoongArch Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../m68k/index.html">m68k Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mips/index.html">MIPS-specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../nios2/index.html">Nios II Specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../openrisc/index.html">OpenRISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../parisc/index.html">PA-RISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../powerpc/index.html">powerpc</a></li>
<li class="toctree-l2"><a class="reference internal" href="../riscv/index.html">RISC-V architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../s390/index.html">s390 Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sh/index.html">SuperH Interfaces Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sparc/index.html">Sparc Architecture</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">x86-specific Documentation</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="boot.html">1. The Linux/x86 Boot Protocol</a></li>
<li class="toctree-l3"><a class="reference internal" href="booting-dt.html">2. DeviceTree Booting</a></li>
<li class="toctree-l3"><a class="reference internal" href="cpuinfo.html">3. x86 Feature Flags</a></li>
<li class="toctree-l3"><a class="reference internal" href="topology.html">4. x86 Topology</a></li>
<li class="toctree-l3"><a class="reference internal" href="exception-tables.html">5. Kernel level exception handling</a></li>
<li class="toctree-l3"><a class="reference internal" href="kernel-stacks.html">6. Kernel Stacks</a></li>
<li class="toctree-l3"><a class="reference internal" href="entry_64.html">7. Kernel Entries</a></li>
<li class="toctree-l3"><a class="reference internal" href="earlyprintk.html">8. Early Printk</a></li>
<li class="toctree-l3"><a class="reference internal" href="orc-unwinder.html">9. ORC unwinder</a></li>
<li class="toctree-l3"><a class="reference internal" href="zero-page.html">10. Zero Page</a></li>
<li class="toctree-l3"><a class="reference internal" href="tlb.html">11. The TLB</a></li>
<li class="toctree-l3"><a class="reference internal" href="mtrr.html">12. MTRR (Memory Type Range Register) control</a></li>
<li class="toctree-l3"><a class="reference internal" href="pat.html">13. PAT (Page Attribute Table)</a></li>
<li class="toctree-l3"><a class="reference internal" href="intel-hfi.html">14. Hardware-Feedback Interface for scheduling on Intel Hardware</a></li>
<li class="toctree-l3"><a class="reference internal" href="shstk.html">15. Control-flow Enforcement Technology (CET) Shadow Stack</a></li>
<li class="toctree-l3"><a class="reference internal" href="iommu.html">16. x86 IOMMU Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="intel_txt.html">17. Intel(R) TXT Overview</a></li>
<li class="toctree-l3"><a class="reference internal" href="amd-memory-encryption.html">18. AMD Memory Encryption</a></li>
<li class="toctree-l3"><a class="reference internal" href="amd_hsmp.html">19. AMD HSMP interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="tdx.html">20. Intel Trust Domain Extensions (TDX)</a></li>
<li class="toctree-l3"><a class="reference internal" href="pti.html">21. Page Table Isolation (PTI)</a></li>
<li class="toctree-l3"><a class="reference internal" href="mds.html">22. Microarchitectural Data Sampling (MDS) mitigation</a></li>
<li class="toctree-l3"><a class="reference internal" href="microcode.html">23. The Linux Microcode Loader</a></li>
<li class="toctree-l3"><a class="reference internal" href="resctrl.html">24. User Interface for Resource Control feature</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">25. TSX Async Abort (TAA) mitigation</a></li>
<li class="toctree-l3"><a class="reference internal" href="buslock.html">26. Bus lock detection and handling</a></li>
<li class="toctree-l3"><a class="reference internal" href="usb-legacy-support.html">27. USB Legacy support</a></li>
<li class="toctree-l3"><a class="reference internal" href="i386/index.html">28. i386 Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="x86_64/index.html">29. x86_64 Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="ifs.html">30. In-Field Scan</a></li>
<li class="toctree-l3"><a class="reference internal" href="sva.html">31. Shared Virtual Addressing (SVA) with ENQCMD</a></li>
<li class="toctree-l3"><a class="reference internal" href="sgx.html">32. Software Guard eXtensions (SGX)</a></li>
<li class="toctree-l3"><a class="reference internal" href="features.html">33. Feature status on x86 architecture</a></li>
<li class="toctree-l3"><a class="reference internal" href="elf_auxvec.html">34. x86-specific ELF Auxiliary Vectors</a></li>
<li class="toctree-l3"><a class="reference internal" href="xstate.html">35. Using XSTATE features in user space applications</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../xtensa/index.html">Xtensa Architecture</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html">Unsorted documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  if (currents.length) {
    sbar.scrollTop = currents[currents.length - 1].offsetTop;
  }
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/arch/x86/tsx_async_abort.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <!-- SPDX-License-Identifier: GPL-2.0 -->
<!-- Copyright © 2023, Oracle and/or its affiliates. -->


<section id="tsx-async-abort-taa-mitigation">
<h1><span class="section-number">25. </span>TSX Async Abort (TAA) mitigation<a class="headerlink" href="#tsx-async-abort-taa-mitigation" title="Link to this heading">¶</a></h1>
<section id="overview">
<span id="tsx-async-abort"></span><h2><span class="section-number">25.1. </span>Overview<a class="headerlink" href="#overview" title="Link to this heading">¶</a></h2>
<p>TSX Async Abort (TAA) is a side channel attack on internal buffers in some
Intel processors similar to Microachitectural Data Sampling (MDS).  In this
case certain loads may speculatively pass invalid data to dependent operations
when an asynchronous abort condition is pending in a Transactional
Synchronization Extensions (TSX) transaction.  This includes loads with no
fault or assist condition. Such loads may speculatively expose stale data from
the same uarch data structures as in MDS, with same scope of exposure i.e.
same-thread and cross-thread. This issue affects all current processors that
support TSX.</p>
</section>
<section id="mitigation-strategy">
<h2><span class="section-number">25.2. </span>Mitigation strategy<a class="headerlink" href="#mitigation-strategy" title="Link to this heading">¶</a></h2>
<p>a) TSX disable - one of the mitigations is to disable TSX. A new MSR
IA32_TSX_CTRL will be available in future and current processors after
microcode update which can be used to disable TSX. In addition, it
controls the enumeration of the TSX feature bits (RTM and HLE) in CPUID.</p>
<p>b) Clear CPU buffers - similar to MDS, clearing the CPU buffers mitigates this
vulnerability. More details on this approach can be found in
<a class="reference internal" href="mds.html#mds"><span class="std std-ref">Documentation/admin-guide/hw-vuln/mds.rst</span></a>.</p>
</section>
<section id="kernel-internal-mitigation-modes">
<h2><span class="section-number">25.3. </span>Kernel internal mitigation modes<a class="headerlink" href="#kernel-internal-mitigation-modes" title="Link to this heading">¶</a></h2>
<blockquote>
<div><table class="docutils align-default">
<tbody>
<tr class="row-odd"><td><p>off</p></td>
<td><p>Mitigation is disabled. Either the CPU is not affected or
tsx_async_abort=off is supplied on the kernel command line.</p></td>
</tr>
<tr class="row-even"><td><p>tsx disabled</p></td>
<td><p>Mitigation is enabled. TSX feature is disabled by default at
bootup on processors that support TSX control.</p></td>
</tr>
<tr class="row-odd"><td><p>verw</p></td>
<td><p>Mitigation is enabled. CPU is affected and MD_CLEAR is
advertised in CPUID.</p></td>
</tr>
<tr class="row-even"><td><p>ucode needed</p></td>
<td><p>Mitigation is enabled. CPU is affected and MD_CLEAR is not
advertised in CPUID. That is mainly for virtualization
scenarios where the host has the updated microcode but the
hypervisor does not expose MD_CLEAR in CPUID. It’s a best
effort approach without guarantee.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>If the CPU is affected and the “tsx_async_abort” kernel command line parameter is
not provided then the kernel selects an appropriate mitigation depending on the
status of RTM and MD_CLEAR CPUID bits.</p>
<p>Below tables indicate the impact of tsx=on|off|auto cmdline options on state of
TAA mitigation, VERW behavior and TSX feature for various combinations of
MSR_IA32_ARCH_CAPABILITIES bits.</p>
<ol class="arabic simple">
<li><p>“tsx=off”</p></li>
</ol>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head" colspan="3"><p>MSR_IA32_ARCH_CAPABILITIES bits</p></th>
<th class="head" colspan="4"><p>Result with cmdline tsx=off</p></th>
</tr>
<tr class="row-even"><th class="head"><p>TAA_NO</p></th>
<th class="head"><p>MDS_NO</p></th>
<th class="head"><p>TSX_CTRL_MSR</p></th>
<th class="head"><p>TSX state
after bootup</p></th>
<th class="head"><p>VERW can clear
CPU buffers</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=off</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=full</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>Yes</p></td>
<td><p>Same as MDS</p></td>
<td><p>Same as MDS</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>No</p></td>
<td><p>Need ucode update</p></td>
<td><p>Need ucode update</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>Disabled</p></td>
<td><p>Yes</p></td>
<td><p>TSX disabled</p></td>
<td><p>TSX disabled</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>X</p></td>
<td><p>1</p></td>
<td><p>Disabled</p></td>
<td><p>X</p></td>
<td><p>None needed</p></td>
<td><p>None needed</p></td>
</tr>
</tbody>
</table>
<ol class="arabic simple" start="2">
<li><p>“tsx=on”</p></li>
</ol>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head" colspan="3"><p>MSR_IA32_ARCH_CAPABILITIES bits</p></th>
<th class="head" colspan="4"><p>Result with cmdline tsx=on</p></th>
</tr>
<tr class="row-even"><th class="head"><p>TAA_NO</p></th>
<th class="head"><p>MDS_NO</p></th>
<th class="head"><p>TSX_CTRL_MSR</p></th>
<th class="head"><p>TSX state
after bootup</p></th>
<th class="head"><p>VERW can clear
CPU buffers</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=off</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=full</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>Yes</p></td>
<td><p>Same as MDS</p></td>
<td><p>Same as MDS</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>No</p></td>
<td><p>Need ucode update</p></td>
<td><p>Need ucode update</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>Enabled</p></td>
<td><p>Yes</p></td>
<td><p>None</p></td>
<td><p>Same as MDS</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>X</p></td>
<td><p>1</p></td>
<td><p>Enabled</p></td>
<td><p>X</p></td>
<td><p>None needed</p></td>
<td><p>None needed</p></td>
</tr>
</tbody>
</table>
<ol class="arabic simple" start="3">
<li><p>“tsx=auto”</p></li>
</ol>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head" colspan="3"><p>MSR_IA32_ARCH_CAPABILITIES bits</p></th>
<th class="head" colspan="4"><p>Result with cmdline tsx=auto</p></th>
</tr>
<tr class="row-even"><th class="head"><p>TAA_NO</p></th>
<th class="head"><p>MDS_NO</p></th>
<th class="head"><p>TSX_CTRL_MSR</p></th>
<th class="head"><p>TSX state
after bootup</p></th>
<th class="head"><p>VERW can clear
CPU buffers</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=off</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=full</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>Yes</p></td>
<td><p>Same as MDS</p></td>
<td><p>Same as MDS</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>No</p></td>
<td><p>Need ucode update</p></td>
<td><p>Need ucode update</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>Disabled</p></td>
<td><p>Yes</p></td>
<td><p>TSX disabled</p></td>
<td><p>TSX disabled</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>X</p></td>
<td><p>1</p></td>
<td><p>Enabled</p></td>
<td><p>X</p></td>
<td><p>None needed</p></td>
<td><p>None needed</p></td>
</tr>
</tbody>
</table>
<p>In the tables, TSX_CTRL_MSR is a new bit in MSR_IA32_ARCH_CAPABILITIES that
indicates whether MSR_IA32_TSX_CTRL is supported.</p>
<p>There are two control bits in IA32_TSX_CTRL MSR:</p>
<blockquote>
<div><dl class="simple">
<dt>Bit 0: When set it disables the Restricted Transactional Memory (RTM)</dt><dd><p>sub-feature of TSX (will force all transactions to abort on the
XBEGIN instruction).</p>
</dd>
<dt>Bit 1: When set it disables the enumeration of the RTM and HLE feature</dt><dd><p>(i.e. it will make CPUID(EAX=7).EBX{bit4} and
CPUID(EAX=7).EBX{bit11} read as 0).</p>
</dd>
</dl>
</div></blockquote>
</section>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../_sources/arch/x86/tsx_async_abort.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>