
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Sat Mar 22 21:01:32 2025

Design Information
------------------

Command line:   map -pdc /home/seb/ecam/robot/project/robot/robot.pdc -i
     robot_impl_1_syn.udb -o robot_impl_1_map.udb -mp robot_impl_1.mrp -hierrpt
     -gui -msgset /home/seb/ecam/robot/project/robot/promote.xml

Design Summary
--------------

   Number of slice registers: 114 out of  5280 (2%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           214 out of  5280 (4%)
      Number of logic LUT4s:             104
      Number of inserted feedthru LUT4s:  16
      Number of replicated LUT4s:          4
      Number of ripple logic:             45 (90 LUT4s)
   Number of IO sites used:   12 out of 39 (31%)
      Number of IO sites used for general PIO: 9
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 9 out of 36 (25%)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 12 out of 39 (31%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             1 out of 30 (3%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 93 loads, 93 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  4
      Net uart_inst.RxShiftReg_0_sqmuxa: 8 loads, 8 SLICEs
      Net uart_inst.Tx_Ready_1_sqmuxa_0_i: 9 loads, 9 SLICEs
      Net VCC: 2 loads, 0 SLICEs
      Net olo_base_fifo_sync_inst.RamWr: 2 loads, 0 SLICEs
   Number of LSRs:  4
      Net rstn_c_i: 3 loads, 3 SLICEs
      Net reset: 17 loads, 17 SLICEs
      Net uart_inst.i_strb_tx.SyncLast_RNIOH5M7: 6 loads, 6 SLICEs
      Net uart_inst.i_strb_rx.SyncLast_RNIKJME9: 6 loads, 6 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
   Top 10 highest fanout non-clock nets:
      Net reset: 33 loads
      Net uart_inst.StateTx[0]: 18 loads
      Net olo_base_fifo_sync_inst.RamWr_i: 11 loads
      Net uart_inst.StateRx[0]: 10 loads
      Net uart_inst.StateRx[1]: 9 loads
      Net uart_inst.StateTx[1]: 9 loads
      Net uart_inst.Tx_Ready_1_sqmuxa_0_i: 9 loads
      Net uart_inst.i_strb_rx.Count[11]: 8 loads
      Net uart_inst.i_strb_tx.Count[11]: 8 loads
      Net uart_inst.RxShiftReg_0_sqmuxa: 8 loads





   Number of warnings:  10
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

INFO <52291017> - map: Port 'led_r' is located on BB_OD pad '41'. Its IO buffer
     is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to
     BB_OD.
INFO <52291017> - map: Port 'led_g' is located on BB_OD pad '39'. Its IO buffer
     is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to
     BB_OD.
INFO <52291017> - map: Port 'led_b' is located on BB_OD pad '40'. Its IO buffer
     is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to
     BB_OD.
WARNING <71003020> - map: Top module port 'us_echo' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'quad1[1]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'quad1[0]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'quad2[1]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'quad2[0]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'us_echo' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'quad1[1]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'quad1[0]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'quad2[1]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'quad2[0]' does not connect to
     anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rstn                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| uart_rxd            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| uart_txd            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| us_trig             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pwm_mot1[0]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pwm_mot1[1]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pwm_mot2[0]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pwm_mot2[1]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_r               | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_g               | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_b               | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

ASIC Components
---------------

Instance Name: olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst
         Type: EBR

Constraint Summary
------------------

   Total number of constraints: 15
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 462 MB
Checksum -- map: 68367457525ab2798775adcc05da3b6708db9a0












                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
